//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Mon Dec 11 09:16:04 IST 2023
//
//
// Ports:
// Name                         I/O  size props
// CLK                            I     1 clock
// RST_N                          I     1 reset
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkTb(CLK,
	    RST_N);
  input  CLK;
  input  RST_N;

  // inlined wires
  wire ifc_main_add_s3_add_rg_stage_valid_0_1$whas,
       ifc_main_exp_s2_exp_en_stage1$whas,
       ifc_main_sub_s4_sub_rg_stage_valid_0_1$whas;

  // register ifc_main_add_s3_add1_valid
  reg ifc_main_add_s3_add1_valid;
  wire ifc_main_add_s3_add1_valid$D_IN, ifc_main_add_s3_add1_valid$EN;

  // register ifc_main_add_s3_add2_valid
  reg ifc_main_add_s3_add2_valid;
  wire ifc_main_add_s3_add2_valid$D_IN, ifc_main_add_s3_add2_valid$EN;

  // register ifc_main_add_s3_add3_valid
  reg ifc_main_add_s3_add3_valid;
  wire ifc_main_add_s3_add3_valid$D_IN, ifc_main_add_s3_add3_valid$EN;

  // register ifc_main_add_s3_add4_valid
  reg ifc_main_add_s3_add4_valid;
  wire ifc_main_add_s3_add4_valid$D_IN, ifc_main_add_s3_add4_valid$EN;

  // register ifc_main_add_s3_add_res
  reg [31 : 0] ifc_main_add_s3_add_res;
  wire [31 : 0] ifc_main_add_s3_add_res$D_IN;
  wire ifc_main_add_s3_add_res$EN;

  // register ifc_main_add_s3_add_rg_stage_out_0
  reg [36 : 0] ifc_main_add_s3_add_rg_stage_out_0;
  wire [36 : 0] ifc_main_add_s3_add_rg_stage_out_0$D_IN;
  wire ifc_main_add_s3_add_rg_stage_out_0$EN;

  // register ifc_main_add_s3_add_rg_stage_out_1
  reg [36 : 0] ifc_main_add_s3_add_rg_stage_out_1;
  wire [36 : 0] ifc_main_add_s3_add_rg_stage_out_1$D_IN;
  wire ifc_main_add_s3_add_rg_stage_out_1$EN;

  // register ifc_main_add_s3_add_rg_stage_out_2
  reg [36 : 0] ifc_main_add_s3_add_rg_stage_out_2;
  wire [36 : 0] ifc_main_add_s3_add_rg_stage_out_2$D_IN;
  wire ifc_main_add_s3_add_rg_stage_out_2$EN;

  // register ifc_main_add_s3_add_rg_stage_out_3
  reg [36 : 0] ifc_main_add_s3_add_rg_stage_out_3;
  wire [36 : 0] ifc_main_add_s3_add_rg_stage_out_3$D_IN;
  wire ifc_main_add_s3_add_rg_stage_out_3$EN;

  // register ifc_main_add_s3_add_rg_stage_valid_0
  reg ifc_main_add_s3_add_rg_stage_valid_0;
  wire ifc_main_add_s3_add_rg_stage_valid_0$D_IN,
       ifc_main_add_s3_add_rg_stage_valid_0$EN;

  // register ifc_main_add_s3_add_rg_stage_valid_1
  reg ifc_main_add_s3_add_rg_stage_valid_1;
  wire ifc_main_add_s3_add_rg_stage_valid_1$D_IN,
       ifc_main_add_s3_add_rg_stage_valid_1$EN;

  // register ifc_main_add_s3_add_rg_stage_valid_2
  reg ifc_main_add_s3_add_rg_stage_valid_2;
  wire ifc_main_add_s3_add_rg_stage_valid_2$D_IN,
       ifc_main_add_s3_add_rg_stage_valid_2$EN;

  // register ifc_main_add_s3_add_rg_stage_valid_3
  reg ifc_main_add_s3_add_rg_stage_valid_3;
  wire ifc_main_add_s3_add_rg_stage_valid_3$D_IN,
       ifc_main_add_s3_add_rg_stage_valid_3$EN;

  // register ifc_main_add_s3_exp_pass
  reg [31 : 0] ifc_main_add_s3_exp_pass;
  wire [31 : 0] ifc_main_add_s3_exp_pass$D_IN;
  wire ifc_main_add_s3_exp_pass$EN;

  // register ifc_main_add_s3_in
  reg [31 : 0] ifc_main_add_s3_in;
  wire [31 : 0] ifc_main_add_s3_in$D_IN;
  wire ifc_main_add_s3_in$EN;

  // register ifc_main_add_s3_input_valid_add
  reg ifc_main_add_s3_input_valid_add;
  wire ifc_main_add_s3_input_valid_add$D_IN,
       ifc_main_add_s3_input_valid_add$EN;

  // register ifc_main_add_s3_input_x
  reg [31 : 0] ifc_main_add_s3_input_x;
  wire [31 : 0] ifc_main_add_s3_input_x$D_IN;
  wire ifc_main_add_s3_input_x$EN;

  // register ifc_main_add_s3_opcode
  reg [1 : 0] ifc_main_add_s3_opcode;
  wire [1 : 0] ifc_main_add_s3_opcode$D_IN;
  wire ifc_main_add_s3_opcode$EN;

  // register ifc_main_comp_s6_alpha
  reg [31 : 0] ifc_main_comp_s6_alpha;
  wire [31 : 0] ifc_main_comp_s6_alpha$D_IN;
  wire ifc_main_comp_s6_alpha$EN;

  // register ifc_main_comp_s6_alpha_lambda
  reg [31 : 0] ifc_main_comp_s6_alpha_lambda;
  wire [31 : 0] ifc_main_comp_s6_alpha_lambda$D_IN;
  wire ifc_main_comp_s6_alpha_lambda$EN;

  // register ifc_main_comp_s6_comp_res
  reg [31 : 0] ifc_main_comp_s6_comp_res;
  reg [31 : 0] ifc_main_comp_s6_comp_res$D_IN;
  wire ifc_main_comp_s6_comp_res$EN;

  // register ifc_main_comp_s6_div_Res
  reg [31 : 0] ifc_main_comp_s6_div_Res;
  wire [31 : 0] ifc_main_comp_s6_div_Res$D_IN;
  wire ifc_main_comp_s6_div_Res$EN;

  // register ifc_main_comp_s6_input_valid_comp
  reg ifc_main_comp_s6_input_valid_comp;
  wire ifc_main_comp_s6_input_valid_comp$D_IN,
       ifc_main_comp_s6_input_valid_comp$EN;

  // register ifc_main_comp_s6_input_x
  reg [31 : 0] ifc_main_comp_s6_input_x;
  wire [31 : 0] ifc_main_comp_s6_input_x$D_IN;
  wire ifc_main_comp_s6_input_x$EN;

  // register ifc_main_comp_s6_lambda
  reg [31 : 0] ifc_main_comp_s6_lambda;
  wire [31 : 0] ifc_main_comp_s6_lambda$D_IN;
  wire ifc_main_comp_s6_lambda$EN;

  // register ifc_main_comp_s6_opcode
  reg [1 : 0] ifc_main_comp_s6_opcode;
  wire [1 : 0] ifc_main_comp_s6_opcode$D_IN;
  wire ifc_main_comp_s6_opcode$EN;

  // register ifc_main_comp_s6_sub_Res
  reg [31 : 0] ifc_main_comp_s6_sub_Res;
  wire [31 : 0] ifc_main_comp_s6_sub_Res$D_IN;
  wire ifc_main_comp_s6_sub_Res$EN;

  // register ifc_main_comp_s6_y
  reg [31 : 0] ifc_main_comp_s6_y;
  wire [31 : 0] ifc_main_comp_s6_y$D_IN;
  wire ifc_main_comp_s6_y$EN;

  // register ifc_main_cycle
  reg [31 : 0] ifc_main_cycle;
  wire [31 : 0] ifc_main_cycle$D_IN;
  wire ifc_main_cycle$EN;

  // register ifc_main_delay_disable_stage_1_valid
  reg ifc_main_delay_disable_stage_1_valid;
  wire ifc_main_delay_disable_stage_1_valid$D_IN,
       ifc_main_delay_disable_stage_1_valid$EN;

  // register ifc_main_delay_valid
  reg ifc_main_delay_valid;
  wire ifc_main_delay_valid$D_IN, ifc_main_delay_valid$EN;

  // register ifc_main_div_s5_div1_valid
  reg ifc_main_div_s5_div1_valid;
  wire ifc_main_div_s5_div1_valid$D_IN, ifc_main_div_s5_div1_valid$EN;

  // register ifc_main_div_s5_div2_valid
  reg ifc_main_div_s5_div2_valid;
  wire ifc_main_div_s5_div2_valid$D_IN, ifc_main_div_s5_div2_valid$EN;

  // register ifc_main_div_s5_div_res
  reg [31 : 0] ifc_main_div_s5_div_res;
  wire [31 : 0] ifc_main_div_s5_div_res$D_IN;
  wire ifc_main_div_s5_div_res$EN;

  // register ifc_main_div_s5_div_x1
  reg [31 : 0] ifc_main_div_s5_div_x1;
  wire [31 : 0] ifc_main_div_s5_div_x1$D_IN;
  wire ifc_main_div_s5_div_x1$EN;

  // register ifc_main_div_s5_div_x2
  reg [31 : 0] ifc_main_div_s5_div_x2;
  wire [31 : 0] ifc_main_div_s5_div_x2$D_IN;
  wire ifc_main_div_s5_div_x2$EN;

  // register ifc_main_div_s5_div_y
  reg [31 : 0] ifc_main_div_s5_div_y;
  wire [31 : 0] ifc_main_div_s5_div_y$D_IN;
  wire ifc_main_div_s5_div_y$EN;

  // register ifc_main_div_s5_in
  reg [31 : 0] ifc_main_div_s5_in;
  wire [31 : 0] ifc_main_div_s5_in$D_IN;
  wire ifc_main_div_s5_in$EN;

  // register ifc_main_div_s5_input_valid_div
  reg ifc_main_div_s5_input_valid_div;
  wire ifc_main_div_s5_input_valid_div$D_IN,
       ifc_main_div_s5_input_valid_div$EN;

  // register ifc_main_div_s5_input_x
  reg [31 : 0] ifc_main_div_s5_input_x;
  wire [31 : 0] ifc_main_div_s5_input_x$D_IN;
  wire ifc_main_div_s5_input_x$EN;

  // register ifc_main_div_s5_input_z
  reg [31 : 0] ifc_main_div_s5_input_z;
  wire [31 : 0] ifc_main_div_s5_input_z$D_IN;
  wire ifc_main_div_s5_input_z$EN;

  // register ifc_main_div_s5_opcode
  reg [1 : 0] ifc_main_div_s5_opcode;
  wire [1 : 0] ifc_main_div_s5_opcode$D_IN;
  wire ifc_main_div_s5_opcode$EN;

  // register ifc_main_div_s5_sub_pass
  reg [31 : 0] ifc_main_div_s5_sub_pass;
  wire [31 : 0] ifc_main_div_s5_sub_pass$D_IN;
  wire ifc_main_div_s5_sub_pass$EN;

  // register ifc_main_exp_s2_exp1_valid
  reg ifc_main_exp_s2_exp1_valid;
  wire ifc_main_exp_s2_exp1_valid$D_IN, ifc_main_exp_s2_exp1_valid$EN;

  // register ifc_main_exp_s2_exp2_valid
  reg ifc_main_exp_s2_exp2_valid;
  wire ifc_main_exp_s2_exp2_valid$D_IN, ifc_main_exp_s2_exp2_valid$EN;

  // register ifc_main_exp_s2_exp3_valid
  reg ifc_main_exp_s2_exp3_valid;
  wire ifc_main_exp_s2_exp3_valid$D_IN, ifc_main_exp_s2_exp3_valid$EN;

  // register ifc_main_exp_s2_exp4_valid
  reg ifc_main_exp_s2_exp4_valid;
  wire ifc_main_exp_s2_exp4_valid$D_IN, ifc_main_exp_s2_exp4_valid$EN;

  // register ifc_main_exp_s2_exp5_valid
  reg ifc_main_exp_s2_exp5_valid;
  wire ifc_main_exp_s2_exp5_valid$D_IN, ifc_main_exp_s2_exp5_valid$EN;

  // register ifc_main_exp_s2_exp6_valid
  reg ifc_main_exp_s2_exp6_valid;
  wire ifc_main_exp_s2_exp6_valid$D_IN, ifc_main_exp_s2_exp6_valid$EN;

  // register ifc_main_exp_s2_exp_res
  reg [31 : 0] ifc_main_exp_s2_exp_res;
  wire [31 : 0] ifc_main_exp_s2_exp_res$D_IN;
  wire ifc_main_exp_s2_exp_res$EN;

  // register ifc_main_exp_s2_exp_result
  reg [32 : 0] ifc_main_exp_s2_exp_result;
  wire [32 : 0] ifc_main_exp_s2_exp_result$D_IN;
  wire ifc_main_exp_s2_exp_result$EN;

  // register ifc_main_exp_s2_exp_stage0_x
  reg [32 : 0] ifc_main_exp_s2_exp_stage0_x;
  wire [32 : 0] ifc_main_exp_s2_exp_stage0_x$D_IN;
  wire ifc_main_exp_s2_exp_stage0_x$EN;

  // register ifc_main_exp_s2_exp_stage1_int_res
  reg [31 : 0] ifc_main_exp_s2_exp_stage1_int_res;
  wire [31 : 0] ifc_main_exp_s2_exp_stage1_int_res$D_IN;
  wire ifc_main_exp_s2_exp_stage1_int_res$EN;

  // register ifc_main_exp_s2_exp_stage1_x
  reg [32 : 0] ifc_main_exp_s2_exp_stage1_x;
  wire [32 : 0] ifc_main_exp_s2_exp_stage1_x$D_IN;
  wire ifc_main_exp_s2_exp_stage1_x$EN;

  // register ifc_main_exp_s2_exp_stage2_int_res
  reg [31 : 0] ifc_main_exp_s2_exp_stage2_int_res;
  wire [31 : 0] ifc_main_exp_s2_exp_stage2_int_res$D_IN;
  wire ifc_main_exp_s2_exp_stage2_int_res$EN;

  // register ifc_main_exp_s2_exp_stage2_x
  reg [32 : 0] ifc_main_exp_s2_exp_stage2_x;
  wire [32 : 0] ifc_main_exp_s2_exp_stage2_x$D_IN;
  wire ifc_main_exp_s2_exp_stage2_x$EN;

  // register ifc_main_exp_s2_exp_stage3_int_res
  reg [31 : 0] ifc_main_exp_s2_exp_stage3_int_res;
  wire [31 : 0] ifc_main_exp_s2_exp_stage3_int_res$D_IN;
  wire ifc_main_exp_s2_exp_stage3_int_res$EN;

  // register ifc_main_exp_s2_exp_stage4_int_res
  reg [31 : 0] ifc_main_exp_s2_exp_stage4_int_res;
  wire [31 : 0] ifc_main_exp_s2_exp_stage4_int_res$D_IN;
  wire ifc_main_exp_s2_exp_stage4_int_res$EN;

  // register ifc_main_exp_s2_exp_stage5_int_res
  reg [31 : 0] ifc_main_exp_s2_exp_stage5_int_res;
  wire [31 : 0] ifc_main_exp_s2_exp_stage5_int_res$D_IN;
  wire ifc_main_exp_s2_exp_stage5_int_res$EN;

  // register ifc_main_exp_s2_exp_stage6_int_res
  reg [31 : 0] ifc_main_exp_s2_exp_stage6_int_res;
  wire [31 : 0] ifc_main_exp_s2_exp_stage6_int_res$D_IN;
  wire ifc_main_exp_s2_exp_stage6_int_res$EN;

  // register ifc_main_exp_s2_exp_tsum_1
  reg [32 : 0] ifc_main_exp_s2_exp_tsum_1;
  wire [32 : 0] ifc_main_exp_s2_exp_tsum_1$D_IN;
  wire ifc_main_exp_s2_exp_tsum_1$EN;

  // register ifc_main_exp_s2_exp_tsum_2
  reg [32 : 0] ifc_main_exp_s2_exp_tsum_2;
  wire [32 : 0] ifc_main_exp_s2_exp_tsum_2$D_IN;
  wire ifc_main_exp_s2_exp_tsum_2$EN;

  // register ifc_main_exp_s2_exp_tsum_3
  reg [32 : 0] ifc_main_exp_s2_exp_tsum_3;
  wire [32 : 0] ifc_main_exp_s2_exp_tsum_3$D_IN;
  wire ifc_main_exp_s2_exp_tsum_3$EN;

  // register ifc_main_exp_s2_exp_tsum_4
  reg [32 : 0] ifc_main_exp_s2_exp_tsum_4;
  wire [32 : 0] ifc_main_exp_s2_exp_tsum_4$D_IN;
  wire ifc_main_exp_s2_exp_tsum_4$EN;

  // register ifc_main_exp_s2_exp_txv_1
  reg [31 : 0] ifc_main_exp_s2_exp_txv_1;
  wire [31 : 0] ifc_main_exp_s2_exp_txv_1$D_IN;
  wire ifc_main_exp_s2_exp_txv_1$EN;

  // register ifc_main_exp_s2_exp_txv_2
  reg [31 : 0] ifc_main_exp_s2_exp_txv_2;
  wire [31 : 0] ifc_main_exp_s2_exp_txv_2$D_IN;
  wire ifc_main_exp_s2_exp_txv_2$EN;

  // register ifc_main_exp_s2_exp_txv_3
  reg [31 : 0] ifc_main_exp_s2_exp_txv_3;
  wire [31 : 0] ifc_main_exp_s2_exp_txv_3$D_IN;
  wire ifc_main_exp_s2_exp_txv_3$EN;

  // register ifc_main_exp_s2_exp_txv_4
  reg [31 : 0] ifc_main_exp_s2_exp_txv_4;
  wire [31 : 0] ifc_main_exp_s2_exp_txv_4$D_IN;
  wire ifc_main_exp_s2_exp_txv_4$EN;

  // register ifc_main_exp_s2_in
  reg [31 : 0] ifc_main_exp_s2_in;
  wire [31 : 0] ifc_main_exp_s2_in$D_IN;
  wire ifc_main_exp_s2_in$EN;

  // register ifc_main_exp_s2_input_valid_exp
  reg ifc_main_exp_s2_input_valid_exp;
  wire ifc_main_exp_s2_input_valid_exp$D_IN,
       ifc_main_exp_s2_input_valid_exp$EN;

  // register ifc_main_exp_s2_input_x
  reg [31 : 0] ifc_main_exp_s2_input_x;
  wire [31 : 0] ifc_main_exp_s2_input_x$D_IN;
  wire ifc_main_exp_s2_input_x$EN;

  // register ifc_main_exp_s2_opcode
  reg [1 : 0] ifc_main_exp_s2_opcode;
  wire [1 : 0] ifc_main_exp_s2_opcode$D_IN;
  wire ifc_main_exp_s2_opcode$EN;

  // register ifc_main_factor_res
  reg [31 : 0] ifc_main_factor_res;
  wire [31 : 0] ifc_main_factor_res$D_IN;
  wire ifc_main_factor_res$EN;

  // register ifc_main_factor_s1_factor_res
  reg [31 : 0] ifc_main_factor_s1_factor_res;
  reg [31 : 0] ifc_main_factor_s1_factor_res$D_IN;
  wire ifc_main_factor_s1_factor_res$EN;

  // register ifc_main_factor_s1_in
  reg [31 : 0] ifc_main_factor_s1_in;
  wire [31 : 0] ifc_main_factor_s1_in$D_IN;
  wire ifc_main_factor_s1_in$EN;

  // register ifc_main_factor_s1_input_valid_factor
  reg ifc_main_factor_s1_input_valid_factor;
  wire ifc_main_factor_s1_input_valid_factor$D_IN,
       ifc_main_factor_s1_input_valid_factor$EN;

  // register ifc_main_factor_s1_input_x
  reg [31 : 0] ifc_main_factor_s1_input_x;
  wire [31 : 0] ifc_main_factor_s1_input_x$D_IN;
  wire ifc_main_factor_s1_input_x$EN;

  // register ifc_main_factor_s1_opcode
  reg [1 : 0] ifc_main_factor_s1_opcode;
  wire [1 : 0] ifc_main_factor_s1_opcode$D_IN;
  wire ifc_main_factor_s1_opcode$EN;

  // register ifc_main_input_x
  reg [31 : 0] ifc_main_input_x;
  reg [31 : 0] ifc_main_input_x$D_IN;
  wire ifc_main_input_x$EN;

  // register ifc_main_opcode
  reg [1 : 0] ifc_main_opcode;
  wire [1 : 0] ifc_main_opcode$D_IN;
  wire ifc_main_opcode$EN;

  // register ifc_main_result_valid
  reg ifc_main_result_valid;
  wire ifc_main_result_valid$D_IN, ifc_main_result_valid$EN;

  // register ifc_main_return_valid
  reg ifc_main_return_valid;
  wire ifc_main_return_valid$D_IN, ifc_main_return_valid$EN;

  // register ifc_main_s_1
  reg [31 : 0] ifc_main_s_1;
  wire [31 : 0] ifc_main_s_1$D_IN;
  wire ifc_main_s_1$EN;

  // register ifc_main_s_2
  reg [31 : 0] ifc_main_s_2;
  wire [31 : 0] ifc_main_s_2$D_IN;
  wire ifc_main_s_2$EN;

  // register ifc_main_s_3
  reg [31 : 0] ifc_main_s_3;
  wire [31 : 0] ifc_main_s_3$D_IN;
  wire ifc_main_s_3$EN;

  // register ifc_main_s_4
  reg [31 : 0] ifc_main_s_4;
  wire [31 : 0] ifc_main_s_4$D_IN;
  wire ifc_main_s_4$EN;

  // register ifc_main_s_5
  reg [31 : 0] ifc_main_s_5;
  wire [31 : 0] ifc_main_s_5$D_IN;
  wire ifc_main_s_5$EN;

  // register ifc_main_s_6
  reg [31 : 0] ifc_main_s_6;
  wire [31 : 0] ifc_main_s_6$D_IN;
  wire ifc_main_s_6$EN;

  // register ifc_main_stage_1_valid
  reg ifc_main_stage_1_valid;
  wire ifc_main_stage_1_valid$D_IN, ifc_main_stage_1_valid$EN;

  // register ifc_main_stage_2_valid
  reg ifc_main_stage_2_valid;
  wire ifc_main_stage_2_valid$D_IN, ifc_main_stage_2_valid$EN;

  // register ifc_main_stage_3_valid
  reg ifc_main_stage_3_valid;
  wire ifc_main_stage_3_valid$D_IN, ifc_main_stage_3_valid$EN;

  // register ifc_main_stage_4_valid
  reg ifc_main_stage_4_valid;
  wire ifc_main_stage_4_valid$D_IN, ifc_main_stage_4_valid$EN;

  // register ifc_main_stage_5_valid
  reg ifc_main_stage_5_valid;
  wire ifc_main_stage_5_valid$D_IN, ifc_main_stage_5_valid$EN;

  // register ifc_main_stage_6_valid
  reg ifc_main_stage_6_valid;
  wire ifc_main_stage_6_valid$D_IN, ifc_main_stage_6_valid$EN;

  // register ifc_main_sub_s4_add_pass
  reg [31 : 0] ifc_main_sub_s4_add_pass;
  wire [31 : 0] ifc_main_sub_s4_add_pass$D_IN;
  wire ifc_main_sub_s4_add_pass$EN;

  // register ifc_main_sub_s4_in
  reg [31 : 0] ifc_main_sub_s4_in;
  wire [31 : 0] ifc_main_sub_s4_in$D_IN;
  wire ifc_main_sub_s4_in$EN;

  // register ifc_main_sub_s4_input_valid_sub
  reg ifc_main_sub_s4_input_valid_sub;
  wire ifc_main_sub_s4_input_valid_sub$D_IN,
       ifc_main_sub_s4_input_valid_sub$EN;

  // register ifc_main_sub_s4_input_x
  reg [31 : 0] ifc_main_sub_s4_input_x;
  wire [31 : 0] ifc_main_sub_s4_input_x$D_IN;
  wire ifc_main_sub_s4_input_x$EN;

  // register ifc_main_sub_s4_opcode
  reg [1 : 0] ifc_main_sub_s4_opcode;
  wire [1 : 0] ifc_main_sub_s4_opcode$D_IN;
  wire ifc_main_sub_s4_opcode$EN;

  // register ifc_main_sub_s4_sub1_valid
  reg ifc_main_sub_s4_sub1_valid;
  wire ifc_main_sub_s4_sub1_valid$D_IN, ifc_main_sub_s4_sub1_valid$EN;

  // register ifc_main_sub_s4_sub2_valid
  reg ifc_main_sub_s4_sub2_valid;
  wire ifc_main_sub_s4_sub2_valid$D_IN, ifc_main_sub_s4_sub2_valid$EN;

  // register ifc_main_sub_s4_sub3_valid
  reg ifc_main_sub_s4_sub3_valid;
  wire ifc_main_sub_s4_sub3_valid$D_IN, ifc_main_sub_s4_sub3_valid$EN;

  // register ifc_main_sub_s4_sub4_valid
  reg ifc_main_sub_s4_sub4_valid;
  wire ifc_main_sub_s4_sub4_valid$D_IN, ifc_main_sub_s4_sub4_valid$EN;

  // register ifc_main_sub_s4_sub_res
  reg [31 : 0] ifc_main_sub_s4_sub_res;
  wire [31 : 0] ifc_main_sub_s4_sub_res$D_IN;
  wire ifc_main_sub_s4_sub_res$EN;

  // register ifc_main_sub_s4_sub_rg_stage_out_0
  reg [36 : 0] ifc_main_sub_s4_sub_rg_stage_out_0;
  wire [36 : 0] ifc_main_sub_s4_sub_rg_stage_out_0$D_IN;
  wire ifc_main_sub_s4_sub_rg_stage_out_0$EN;

  // register ifc_main_sub_s4_sub_rg_stage_out_1
  reg [36 : 0] ifc_main_sub_s4_sub_rg_stage_out_1;
  wire [36 : 0] ifc_main_sub_s4_sub_rg_stage_out_1$D_IN;
  wire ifc_main_sub_s4_sub_rg_stage_out_1$EN;

  // register ifc_main_sub_s4_sub_rg_stage_out_2
  reg [36 : 0] ifc_main_sub_s4_sub_rg_stage_out_2;
  wire [36 : 0] ifc_main_sub_s4_sub_rg_stage_out_2$D_IN;
  wire ifc_main_sub_s4_sub_rg_stage_out_2$EN;

  // register ifc_main_sub_s4_sub_rg_stage_out_3
  reg [36 : 0] ifc_main_sub_s4_sub_rg_stage_out_3;
  wire [36 : 0] ifc_main_sub_s4_sub_rg_stage_out_3$D_IN;
  wire ifc_main_sub_s4_sub_rg_stage_out_3$EN;

  // register ifc_main_sub_s4_sub_rg_stage_valid_0
  reg ifc_main_sub_s4_sub_rg_stage_valid_0;
  wire ifc_main_sub_s4_sub_rg_stage_valid_0$D_IN,
       ifc_main_sub_s4_sub_rg_stage_valid_0$EN;

  // register ifc_main_sub_s4_sub_rg_stage_valid_1
  reg ifc_main_sub_s4_sub_rg_stage_valid_1;
  wire ifc_main_sub_s4_sub_rg_stage_valid_1$D_IN,
       ifc_main_sub_s4_sub_rg_stage_valid_1$EN;

  // register ifc_main_sub_s4_sub_rg_stage_valid_2
  reg ifc_main_sub_s4_sub_rg_stage_valid_2;
  wire ifc_main_sub_s4_sub_rg_stage_valid_2$D_IN,
       ifc_main_sub_s4_sub_rg_stage_valid_2$EN;

  // register ifc_main_sub_s4_sub_rg_stage_valid_3
  reg ifc_main_sub_s4_sub_rg_stage_valid_3;
  wire ifc_main_sub_s4_sub_rg_stage_valid_3$D_IN,
       ifc_main_sub_s4_sub_rg_stage_valid_3$EN;

  // register ifc_main_y
  reg [31 : 0] ifc_main_y;
  wire [31 : 0] ifc_main_y$D_IN;
  wire ifc_main_y$EN;

  // register status
  reg [31 : 0] status;
  wire [31 : 0] status$D_IN;
  wire status$EN;

  // rule scheduling signals
  wire WILL_FIRE_RL_ifc_main_add_s3_add2_res,
       WILL_FIRE_RL_ifc_main_comp_s6_lrelu,
       WILL_FIRE_RL_ifc_main_comp_s6_selu,
       WILL_FIRE_RL_ifc_main_comp_s6_tanh_or_sigmoid,
       WILL_FIRE_RL_ifc_main_div_s5_div2_res,
       WILL_FIRE_RL_ifc_main_div_s5_div_1,
       WILL_FIRE_RL_ifc_main_div_s5_div_1res,
       WILL_FIRE_RL_ifc_main_div_s5_div_2,
       WILL_FIRE_RL_ifc_main_div_s5_div_2res,
       WILL_FIRE_RL_ifc_main_exp_s2_exp_2,
       WILL_FIRE_RL_ifc_main_factor_s1_lrelu_or_selu,
       WILL_FIRE_RL_ifc_main_factor_s1_signmoid,
       WILL_FIRE_RL_ifc_main_factor_s1_tanh,
       WILL_FIRE_RL_ifc_main_sub_s4_sub2_res;

  // inputs to muxes for submodule ports
  wire [32 : 0] MUX_ifc_main_exp_s2_exp_result$write_1__VAL_2,
		MUX_ifc_main_exp_s2_exp_stage0_x$write_1__VAL_2,
		MUX_ifc_main_exp_s2_exp_stage1_x$write_1__VAL_2,
		MUX_ifc_main_exp_s2_exp_stage2_x$write_1__VAL_2,
		MUX_ifc_main_exp_s2_exp_tsum_1$write_1__VAL_2,
		MUX_ifc_main_exp_s2_exp_tsum_2$write_1__VAL_2,
		MUX_ifc_main_exp_s2_exp_tsum_3$write_1__VAL_2,
		MUX_ifc_main_exp_s2_exp_tsum_4$write_1__VAL_2;
  wire [31 : 0] MUX_ifc_main_comp_s6_comp_res$write_1__VAL_1,
		MUX_ifc_main_comp_s6_comp_res$write_1__VAL_2,
		MUX_ifc_main_factor_s1_factor_res$write_1__VAL_1,
		MUX_ifc_main_factor_s1_factor_res$write_1__VAL_2,
		MUX_ifc_main_factor_s1_factor_res$write_1__VAL_3;
  wire MUX_ifc_main_stage_1_valid$write_1__SEL_2;

  // remaining internal signals
  reg [30 : 0] IF_IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_3_ETC___d11385,
	       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9771,
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d7377,
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9756,
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_ETC___d10143,
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5432,
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d7363,
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9740,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1012,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1234,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1581,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1803,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2806,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_1_812_BI_ETC___d3917,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_2_923_BI_ETC___d5450,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_3_456_BI_ETC___d7395,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BI_ETC___d9790,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3899,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5418,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d7347,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9725,
	       IF_IF_NOT_ifc_main_add_s3_input_x_0205_BITS_30_ETC___d10511,
	       IF_IF_NOT_ifc_main_comp_s6_alpha_1418_BITS_30__ETC___d11811,
	       IF_IF_NOT_ifc_main_comp_s6_alpha_lambda_2186_B_ETC___d12581,
	       IF_IF_NOT_ifc_main_comp_s6_lambda_1817_BITS_30_ETC___d12182,
	       IF_IF_NOT_ifc_main_exp_s2_exp_stage1_int_res_8_ETC___d2170,
	       IF_IF_NOT_ifc_main_exp_s2_exp_stage1_int_res_8_ETC___d2503,
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3885,
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d5402,
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d7332,
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9710,
	       IF_IF_NOT_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d351,
	       IF_IF_NOT_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d674,
	       IF_IF_NOT_ifc_main_sub_s4_input_x_0572_BITS_30_ETC___d10873;
  reg [22 : 0] CASE_guard00737_0b10_out_sfd09429_0b11_theResu_ETC__q135,
	       CASE_guard04855_0b10_out_sfd13521_0b11_theResu_ETC__q54,
	       CASE_guard05986_0b10_out_sfd14652_0b11_theResu_ETC__q98,
	       CASE_guard15134_0b10_out_sfd20568_0b11_theResu_ETC__q33,
	       CASE_guard16080_0b10_out_sfd24794_0b11_theResu_ETC__q141,
	       CASE_guard21111_0b10_out_sfd29803_0b11_theResu_ETC__q104,
	       CASE_guard21140_0b10_out_sfd29876_0b11_theResu_ETC__q60,
	       CASE_guard2939_0b10_out_sfd8373_0b11_theResult_ETC__q23,
	       CASE_guard3107_0b10_out_sfd8541_0b11_theResult_ETC__q19,
	       CASE_guard31633_0b10_out_sfd40369_0b11_theResu_ETC__q147,
	       CASE_guard32805_0b10_out_sfd38494_0b11_theResu_ETC__q67,
	       CASE_guard35299_0b10_out_sfd40733_0b11_theResu_ETC__q29,
	       CASE_guard36454_0b10_out_sfd45168_0b11_theResu_ETC__q110,
	       CASE_guard46552_0b10_out_sfd55218_0b11_theResu_ETC__q73,
	       CASE_guard48556_0b10_out_sfd57357_0b11_theResu_ETC__q153,
	       CASE_guard51040_0b10_out_sfd59701_0b11_theResu_ETC__q170,
	       CASE_guard53167_0b10_out_sfd61946_0b11_theResu_ETC__q116,
	       CASE_guard61677_0b10_out_sfd70369_0b11_theResu_ETC__q79,
	       CASE_guard64354_0b10_out_sfd73015_0b11_theResu_ETC__q174,
	       CASE_guard66617_0b10_out_sfd74388_0b11_theResu_ETC__q160,
	       CASE_guard67784_0b10_out_sfd74393_0b11_theResu_ETC__q123,
	       CASE_guard78180_0b10_out_sfd86937_0b11_theResu_ETC__q85,
	       CASE_guard85612_0b10_out_sfd94278_0b11_theResu_ETC__q129,
	       CASE_guard90926_0b10_out_sfd96913_0b11_theResu_ETC__q92,
	       CASE_guard95450_0b10_out_sfd00881_0b11_theResu_ETC__q48;
  reg [7 : 0] CASE_guard00737_0b10_out_exp09428_0b11_theResu_ETC__q136,
	      CASE_guard04855_0b10_out_exp13520_0b11_theResu_ETC__q55,
	      CASE_guard05986_0b10_out_exp14651_0b11_theResu_ETC__q99,
	      CASE_guard15134_0b10_out_exp20567_0b11_theResu_ETC__q34,
	      CASE_guard16080_0b10_out_exp24793_0b11_theResu_ETC__q142,
	      CASE_guard21111_0b10_out_exp29802_0b11_theResu_ETC__q105,
	      CASE_guard21140_0b10_out_exp29875_0b11_theResu_ETC__q61,
	      CASE_guard2939_0b10_out_exp8372_0b11_theResult_ETC__q24,
	      CASE_guard3107_0b10_out_exp8540_0b11_theResult_ETC__q20,
	      CASE_guard31633_0b10_out_exp40368_0b11_theResu_ETC__q148,
	      CASE_guard32805_0b10_out_exp38493_0b11_theResu_ETC__q68,
	      CASE_guard35299_0b10_out_exp40732_0b11_theResu_ETC__q30,
	      CASE_guard36454_0b10_out_exp45167_0b11_theResu_ETC__q111,
	      CASE_guard46552_0b10_out_exp55217_0b11_theResu_ETC__q74,
	      CASE_guard48556_0b10_out_exp57356_0b11_theResu_ETC__q154,
	      CASE_guard51040_0b10_out_exp59700_0b11_theResu_ETC__q169,
	      CASE_guard53167_0b10_out_exp61945_0b11_theResu_ETC__q117,
	      CASE_guard61677_0b10_out_exp70368_0b11_theResu_ETC__q80,
	      CASE_guard64354_0b10_out_exp73014_0b11_theResu_ETC__q173,
	      CASE_guard66617_0b10_out_exp74387_0b11_theResu_ETC__q161,
	      CASE_guard67784_0b10_out_exp74392_0b11_theResu_ETC__q124,
	      CASE_guard78180_0b10_out_exp86936_0b11_theResu_ETC__q86,
	      CASE_guard85612_0b10_out_exp94277_0b11_theResu_ETC__q130,
	      CASE_guard90926_0b10_out_exp96912_0b11_theResu_ETC__q93,
	      CASE_guard95450_0b10_out_exp00880_0b11_theResu_ETC__q49;
  wire [55 : 0] _0b0_CONCAT_NOT_ifc_main_div_s5_div_x1_0906_BIT_ETC___d11086,
		_0b0_CONCAT_NOT_ifc_main_div_s5_div_x1_0906_BIT_ETC___d11103,
		opA__h575853;
  wire [47 : 0] IF_0_CONCAT_IF_IF_898_MINUS_1_PLUS_IF_ifc_main_ETC__q10,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_ETC__q151,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_ma_ETC__q114,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_ma_ETC__q145,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q108,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q139,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q165,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q83,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q102,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q133,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q58,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q77,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s_ETC__q183,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s_ETC__q187,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s_ETC__q192,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q127,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q38,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q42,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q52,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q71,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q96,
		IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_factor_ETC__q13,
		NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d8893,
		NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6585,
		NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d8543,
		NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_3_ETC___d9854,
		NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d4689,
		NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6235,
		NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d8180,
		NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_T_ETC___d4340,
		NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d5873,
		NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d7818,
		NOT_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23__ETC___d11522,
		NOT_ifc_main_comp_s6_alpha_lambda_2186_BITS_30_ETC___d12292,
		NOT_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_ETC___d11893,
		NOT_ifc_main_exp_s2_exp_stage1_int_res_810_BIT_ETC___d1881,
		NOT_ifc_main_exp_s2_exp_stage1_int_res_810_BIT_ETC___d2214,
		NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_2_ETC___d2875,
		NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d3986,
		NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d5519,
		NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d7464,
		_0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3217,
		_0_CONCAT_NOT_ifc_main_factor_s1_input_x_BITS_3_ETC___d385,
		_0_CONCAT_NOT_ifc_main_factor_s1_input_x_BITS_3_ETC___d50,
		_theResult___snd__h11976,
		_theResult___snd__h11990,
		_theResult___snd__h11992,
		_theResult___snd__h12004,
		_theResult___snd__h12010,
		_theResult___snd__h12028,
		_theResult___snd__h12033,
		_theResult___snd__h156032,
		_theResult___snd__h163591,
		_theResult___snd__h163605,
		_theResult___snd__h163607,
		_theResult___snd__h163619,
		_theResult___snd__h163625,
		_theResult___snd__h163643,
		_theResult___snd__h163648,
		_theResult___snd__h17423,
		_theResult___snd__h181356,
		_theResult___snd__h188915,
		_theResult___snd__h188929,
		_theResult___snd__h188931,
		_theResult___snd__h188943,
		_theResult___snd__h188949,
		_theResult___snd__h188967,
		_theResult___snd__h188972,
		_theResult___snd__h205399,
		_theResult___snd__h212958,
		_theResult___snd__h212972,
		_theResult___snd__h212974,
		_theResult___snd__h212986,
		_theResult___snd__h212992,
		_theResult___snd__h213010,
		_theResult___snd__h213015,
		_theResult___snd__h221684,
		_theResult___snd__h229316,
		_theResult___snd__h229330,
		_theResult___snd__h229332,
		_theResult___snd__h229344,
		_theResult___snd__h229350,
		_theResult___snd__h229368,
		_theResult___snd__h229373,
		_theResult___snd__h247096,
		_theResult___snd__h24983,
		_theResult___snd__h24997,
		_theResult___snd__h24999,
		_theResult___snd__h25011,
		_theResult___snd__h25017,
		_theResult___snd__h25035,
		_theResult___snd__h25040,
		_theResult___snd__h254655,
		_theResult___snd__h254669,
		_theResult___snd__h254671,
		_theResult___snd__h254683,
		_theResult___snd__h254689,
		_theResult___snd__h254707,
		_theResult___snd__h254712,
		_theResult___snd__h262221,
		_theResult___snd__h269806,
		_theResult___snd__h269820,
		_theResult___snd__h269822,
		_theResult___snd__h269834,
		_theResult___snd__h269840,
		_theResult___snd__h269858,
		_theResult___snd__h269863,
		_theResult___snd__h278724,
		_theResult___snd__h286377,
		_theResult___snd__h286391,
		_theResult___snd__h286393,
		_theResult___snd__h286405,
		_theResult___snd__h286411,
		_theResult___snd__h286429,
		_theResult___snd__h286434,
		_theResult___snd__h306530,
		_theResult___snd__h314089,
		_theResult___snd__h314103,
		_theResult___snd__h314105,
		_theResult___snd__h314117,
		_theResult___snd__h314123,
		_theResult___snd__h314141,
		_theResult___snd__h314146,
		_theResult___snd__h321655,
		_theResult___snd__h329240,
		_theResult___snd__h329254,
		_theResult___snd__h329256,
		_theResult___snd__h329268,
		_theResult___snd__h329274,
		_theResult___snd__h329292,
		_theResult___snd__h329297,
		_theResult___snd__h336998,
		_theResult___snd__h344605,
		_theResult___snd__h344619,
		_theResult___snd__h344621,
		_theResult___snd__h344633,
		_theResult___snd__h344639,
		_theResult___snd__h344657,
		_theResult___snd__h344662,
		_theResult___snd__h353711,
		_theResult___snd__h361386,
		_theResult___snd__h361400,
		_theResult___snd__h361402,
		_theResult___snd__h361414,
		_theResult___snd__h361420,
		_theResult___snd__h361438,
		_theResult___snd__h361443,
		_theResult___snd__h386156,
		_theResult___snd__h393715,
		_theResult___snd__h393729,
		_theResult___snd__h393731,
		_theResult___snd__h393743,
		_theResult___snd__h393749,
		_theResult___snd__h393767,
		_theResult___snd__h393772,
		_theResult___snd__h401281,
		_theResult___snd__h408866,
		_theResult___snd__h408880,
		_theResult___snd__h408882,
		_theResult___snd__h408894,
		_theResult___snd__h408900,
		_theResult___snd__h408918,
		_theResult___snd__h408923,
		_theResult___snd__h416624,
		_theResult___snd__h424231,
		_theResult___snd__h424245,
		_theResult___snd__h424247,
		_theResult___snd__h424259,
		_theResult___snd__h424265,
		_theResult___snd__h424283,
		_theResult___snd__h424288,
		_theResult___snd__h432177,
		_theResult___snd__h439806,
		_theResult___snd__h439820,
		_theResult___snd__h439822,
		_theResult___snd__h439834,
		_theResult___snd__h439840,
		_theResult___snd__h439858,
		_theResult___snd__h439863,
		_theResult___snd__h4416,
		_theResult___snd__h449100,
		_theResult___snd__h456797,
		_theResult___snd__h456811,
		_theResult___snd__h456813,
		_theResult___snd__h456825,
		_theResult___snd__h456831,
		_theResult___snd__h456849,
		_theResult___snd__h456854,
		_theResult___snd__h485058,
		_theResult___snd__h493051,
		_theResult___snd__h493065,
		_theResult___snd__h493067,
		_theResult___snd__h493079,
		_theResult___snd__h493085,
		_theResult___snd__h493103,
		_theResult___snd__h493108,
		_theResult___snd__h605900,
		_theResult___snd__h613459,
		_theResult___snd__h613473,
		_theResult___snd__h613475,
		_theResult___snd__h613487,
		_theResult___snd__h613493,
		_theResult___snd__h613511,
		_theResult___snd__h613516,
		_theResult___snd__h621069,
		_theResult___snd__h628628,
		_theResult___snd__h628642,
		_theResult___snd__h628644,
		_theResult___snd__h628656,
		_theResult___snd__h628662,
		_theResult___snd__h628680,
		_theResult___snd__h628685,
		_theResult___snd__h636212,
		_theResult___snd__h643771,
		_theResult___snd__h643785,
		_theResult___snd__h643787,
		_theResult___snd__h643799,
		_theResult___snd__h643805,
		_theResult___snd__h643823,
		_theResult___snd__h643828,
		sfdin__h11947,
		sfdin__h163562,
		sfdin__h188886,
		sfdin__h212929,
		sfdin__h229287,
		sfdin__h24954,
		sfdin__h254626,
		sfdin__h269777,
		sfdin__h286348,
		sfdin__h314060,
		sfdin__h329211,
		sfdin__h344576,
		sfdin__h361357,
		sfdin__h393686,
		sfdin__h408837,
		sfdin__h424202,
		sfdin__h439777,
		sfdin__h456768,
		sfdin__h493022,
		sfdin__h613430,
		sfdin__h628599,
		sfdin__h643742,
		sfdres__h14314,
		sfdres__h144379,
		sfdres__h155169,
		sfdres__h16566,
		sfdres__h169198,
		sfdres__h180493,
		sfdres__h203395,
		sfdres__h203452,
		sfdres__h204536,
		sfdres__h220827,
		sfdres__h245035,
		sfdres__h245092,
		sfdres__h245149,
		sfdres__h246233,
		sfdres__h261358,
		sfdres__h277867,
		sfdres__h304412,
		sfdres__h304469,
		sfdres__h304526,
		sfdres__h304583,
		sfdres__h305667,
		sfdres__h320792,
		sfdres__h336135,
		sfdres__h352854,
		sfdres__h3555,
		sfdres__h383537,
		sfdres__h383976,
		sfdres__h384032,
		sfdres__h384088,
		sfdres__h384144,
		sfdres__h384199,
		sfdres__h385293,
		sfdres__h400418,
		sfdres__h415761,
		sfdres__h431314,
		sfdres__h448243,
		sfdres__h484195,
		sfdres__h603943,
		sfdres__h605037,
		sfdres__h619112,
		sfdres__h620206,
		sfdres__h634245,
		sfdres__h635349,
		x__h156114,
		x__h17506,
		x__h181438,
		x__h205481,
		x__h221839,
		x__h247178,
		x__h262329,
		x__h278900,
		x__h306612,
		x__h321763,
		x__h337128,
		x__h353909,
		x__h386238,
		x__h401389,
		x__h416754,
		x__h432329,
		x__h449320,
		x__h4499,
		x__h485574,
		x__h605982,
		x__h621151,
		x__h636294;
  wire [31 : 0] IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9778,
		IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9780,
		IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9774,
		IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d10146,
		IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9828,
		IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9830,
		IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_2_ETC___d11162,
		IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9777,
		IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9793,
		IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11496,
		IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11498,
		IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11814,
		IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12266,
		IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12268,
		IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12584,
		IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11871,
		IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11873,
		IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d12185,
		IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11157,
		IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11159,
		IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_93_T_ETC___d1238,
		IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1855,
		IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2173,
		IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2196,
		IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2506,
		IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31_262_ETC___d1807,
		NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_3_ETC___d9826,
		NOT_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23__ETC___d11494,
		NOT_ifc_main_comp_s6_alpha_lambda_2186_BITS_30_ETC___d12264,
		NOT_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_ETC___d11869,
		NOT_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23__ETC___d11155;
  wire [30 : 0] IF_0b0_CONCAT_NOT_IF_IF_IF_ifc_main_div_s5_div_ETC___d11382,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_IF_ifc_main__ETC___d9768,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d7374,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d9753,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d10140,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d5429,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d7360,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d9737,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1009,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1231,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1578,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1800,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d2803,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d3896,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d3914,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d5415,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d5447,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d7344,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d7392,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d9722,
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d9787,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_add_s3_input_ETC___d10508,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_comp_s6_alph_ETC___d11808,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_comp_s6_alph_ETC___d12578,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_comp_s6_lamb_ETC___d12179,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_s_ETC___d2167,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_s_ETC___d2500,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d3882,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d5399,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d7329,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d9707,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_factor_s1_in_ETC___d348,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_factor_s1_in_ETC___d671,
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_sub_s4_input_ETC___d10870,
		IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d328,
		IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9764,
		IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d7370,
		IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9749,
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d10120,
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d5425,
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7356,
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9733,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3892,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5411,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7340,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9718,
		IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11788,
		IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12558,
		IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d12159,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2147,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2480,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3878,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d5395,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d7325,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9703,
		IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d651,
		IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d7383,
		IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d7385,
		IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9760,
		IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9761,
		IF_IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_3_ETC___d11386,
		IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5438,
		IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5440,
		IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7367,
		IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7368,
		IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7379,
		IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9745,
		IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9747,
		IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9758,
		IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9783,
		IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d7388,
		IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d5443,
		IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3910,
		IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11353,
		IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11360,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3905,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3907,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5422,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5423,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5434,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7352,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7354,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7365,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9730,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9731,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9742,
		IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9772,
		IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d7378,
		IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9757,
		IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_ETC___d10144,
		IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5433,
		IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d7364,
		IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9741,
		IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1013,
		IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1235,
		IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1582,
		IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1804,
		IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2807,
		IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_1_812_BI_ETC___d3918,
		IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_2_923_BI_ETC___d5451,
		IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_3_456_BI_ETC___d7396,
		IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BI_ETC___d9791,
		IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3900,
		IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5419,
		IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d7348,
		IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9726,
		IF_IF_NOT_ifc_main_add_s3_input_x_0205_BITS_30_ETC___d10512,
		IF_IF_NOT_ifc_main_comp_s6_alpha_1418_BITS_30__ETC___d11812,
		IF_IF_NOT_ifc_main_comp_s6_alpha_lambda_2186_B_ETC___d12582,
		IF_IF_NOT_ifc_main_comp_s6_lambda_1817_BITS_30_ETC___d12183,
		IF_IF_NOT_ifc_main_exp_s2_exp_stage1_int_res_8_ETC___d2171,
		IF_IF_NOT_ifc_main_exp_s2_exp_stage1_int_res_8_ETC___d2504,
		IF_IF_NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3886,
		IF_IF_NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d5403,
		IF_IF_NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d7333,
		IF_IF_NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9711,
		IF_IF_NOT_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d352,
		IF_IF_NOT_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d675,
		IF_IF_NOT_ifc_main_sub_s4_input_x_0572_BITS_30_ETC___d10874,
		IF_IF_ifc_main_add_s3_input_x_0205_BITS_30_TO__ETC___d10519,
		IF_IF_ifc_main_add_s3_input_x_0205_BIT_31_0225_ETC___d10503,
		IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_2_ETC___d11359,
		IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_9_ETC___d1004,
		IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_9_ETC___d1226,
		IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d1002,
		IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31__ETC___d1573,
		IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31__ETC___d1795,
		IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1571,
		IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_31__ETC___d2798,
		IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2808,
		IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3904,
		IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3919,
		IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5437,
		IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5452,
		IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7382,
		IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7397,
		IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3889,
		IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3890,
		IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3901,
		IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5407,
		IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5409,
		IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5420,
		IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7337,
		IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7338,
		IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7349,
		IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9715,
		IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9716,
		IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9727,
		IF_IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO__ETC___d10881,
		IF_IF_ifc_main_sub_s4_input_x_0572_BIT_31_0592_ETC___d10865,
		IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT__ETC___d1005,
		IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT__ETC___d1227,
		IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_ETC___d1574,
		IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_ETC___d1796,
		IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_ETC___d2799,
		IF_NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_ETC___d10504,
		IF_NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_ETC___d10866,
		IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10517,
		IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d3876,
		IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5404,
		IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d7334,
		IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9712,
		IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d324,
		IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d373,
		IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10879;
  wire [28 : 0] IF_0_CONCAT_IF_IF_IF_ifc_main_div_s5_div_x1_09_ETC__q178,
		_theResult____h585004,
		_theResult___snd__h586347,
		_theResult___snd__h590793,
		_theResult___snd__h590807,
		_theResult___snd__h590809,
		_theResult___snd__h590821,
		_theResult___snd__h590827,
		_theResult___snd__h590845,
		_theResult___snd__h590850,
		_theResult___snd_snd_snd__h586343,
		result__h585125,
		result__h585180,
		result__h585328,
		rsfd__h575833,
		sfdin__h585976,
		sfdin__h590767;
  wire [27 : 0] IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_ETC__q158,
		IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_ma_ETC__q121,
		IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main__ETC__q90,
		IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_ETC__q65,
		IF_0_CONCAT_IF_IF_ifc_main_add_s3_input_x_0205_ETC__q167,
		IF_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage0_x_ETC__q17,
		IF_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage0_x_ETC__q21,
		IF_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage1_x_ETC__q27,
		IF_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage1_x_ETC__q31,
		IF_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage2_x_ETC__q46,
		IF_0_CONCAT_IF_IF_ifc_main_sub_s4_input_x_0572_ETC__q171,
		IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9413,
		IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7073,
		IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5144,
		IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3627,
		IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_5_ETC___d2567,
		IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1333,
		IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d764,
		IF_IF_ifc_main_add_s3_input_x_0205_BITS_30_TO__ETC___d10245,
		IF_IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO__ETC___d10612,
		IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2556,
		_0b0_CONCAT_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_e_ETC___d9402,
		_0b0_CONCAT_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp__ETC___d7062,
		_0b0_CONCAT_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2__ETC___d5133,
		_0b0_CONCAT_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_ETC___d3616,
		_0b0_CONCAT_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_e_ETC___d1322,
		_0b0_CONCAT_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_e_ETC___d753,
		_theResult____h553332,
		_theResult____h566646,
		_theResult___snd__h120027,
		_theResult___snd__h120041,
		_theResult___snd__h120043,
		_theResult___snd__h120055,
		_theResult___snd__h120061,
		_theResult___snd__h120079,
		_theResult___snd__h120084,
		_theResult___snd__h140192,
		_theResult___snd__h140206,
		_theResult___snd__h140208,
		_theResult___snd__h140220,
		_theResult___snd__h140226,
		_theResult___snd__h140244,
		_theResult___snd__h140249,
		_theResult___snd__h200343,
		_theResult___snd__h200357,
		_theResult___snd__h200359,
		_theResult___snd__h200371,
		_theResult___snd__h200377,
		_theResult___snd__h200395,
		_theResult___snd__h200400,
		_theResult___snd__h237951,
		_theResult___snd__h237965,
		_theResult___snd__h237967,
		_theResult___snd__h237979,
		_theResult___snd__h237985,
		_theResult___snd__h238003,
		_theResult___snd__h238008,
		_theResult___snd__h296370,
		_theResult___snd__h296384,
		_theResult___snd__h296386,
		_theResult___snd__h296398,
		_theResult___snd__h296404,
		_theResult___snd__h296422,
		_theResult___snd__h296427,
		_theResult___snd__h373850,
		_theResult___snd__h373864,
		_theResult___snd__h373866,
		_theResult___snd__h373878,
		_theResult___snd__h373884,
		_theResult___snd__h373902,
		_theResult___snd__h373907,
		_theResult___snd__h473845,
		_theResult___snd__h473859,
		_theResult___snd__h473861,
		_theResult___snd__h473873,
		_theResult___snd__h473879,
		_theResult___snd__h473897,
		_theResult___snd__h473902,
		_theResult___snd__h57832,
		_theResult___snd__h57846,
		_theResult___snd__h57848,
		_theResult___snd__h57860,
		_theResult___snd__h57866,
		_theResult___snd__h57884,
		_theResult___snd__h57889,
		_theResult___snd__h78000,
		_theResult___snd__h78014,
		_theResult___snd__h78016,
		_theResult___snd__h78028,
		_theResult___snd__h78034,
		_theResult___snd__h78052,
		_theResult___snd__h78057,
		a__h104059,
		a__h194790,
		a__h203029,
		a__h244669,
		a__h304046,
		a__h383610,
		a__h41862,
		a__h551088,
		a__h564402,
		b__h104061,
		b__h194792,
		b__h203031,
		b__h244671,
		b__h304048,
		b__h383612,
		b__h41864,
		b__h551090,
		b__h564404,
		e__h553759,
		e__h554071,
		e__h567073,
		e__h567385,
		guard__h115624,
		guard__h195941,
		guard__h233527,
		guard__h291934,
		guard__h369402,
		guard__h469385,
		guard__h53429,
		guard__h554145,
		guard__h567459,
		opB__h104075,
		opB__h194806,
		opB__h203045,
		opB__h244685,
		opB__h304062,
		opB__h383626,
		opB__h41878,
		opB__h551104,
		opB__h564418,
		opB__h575855,
		result__h115612,
		result__h115629,
		result__h115741,
		result__h195930,
		result__h195946,
		result__h196057,
		result__h233515,
		result__h233532,
		result__h233644,
		result__h291922,
		result__h291939,
		result__h292051,
		result__h369390,
		result__h369407,
		result__h369519,
		result__h469373,
		result__h469390,
		result__h469502,
		result__h53417,
		result__h53434,
		result__h53546,
		sfdA__h104093,
		sfdA__h203063,
		sfdA__h244703,
		sfdA__h304080,
		sfdA__h383644,
		sfdA__h41896,
		sfdB__h194825,
		sfdB__h203064,
		sfdB__h244704,
		sfdB__h304081,
		sfdB__h383645,
		sfdin__h115147,
		sfdin__h119998,
		sfdin__h135312,
		sfdin__h140163,
		sfdin__h195463,
		sfdin__h200314,
		sfdin__h232818,
		sfdin__h237922,
		sfdin__h290939,
		sfdin__h296341,
		sfdin__h367797,
		sfdin__h373821,
		sfdin__h466630,
		sfdin__h473816,
		sfdin__h52952,
		sfdin__h558711,
		sfdin__h558774,
		sfdin__h558777,
		sfdin__h558819,
		sfdin__h558822,
		sfdin__h558862,
		sfdin__h558956,
		sfdin__h572025,
		sfdin__h572088,
		sfdin__h572091,
		sfdin__h572133,
		sfdin__h572136,
		sfdin__h572176,
		sfdin__h572270,
		sfdin__h57803,
		sfdin__h73120,
		sfdin__h77971,
		t__h553758,
		t__h554070,
		t__h567072,
		t__h567384,
		value__h585193,
		x__h585270,
		y__h553982,
		y__h567296;
  wire [26 : 0] IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9400,
		IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7060,
		IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d5131,
		IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3614,
		IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_ETC___d743,
		IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_ETC___d751,
		IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_ETC___d1312,
		IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_ETC___d1320;
  wire [24 : 0] sfd__h120114,
		sfd__h12063,
		sfd__h140279,
		sfd__h163678,
		sfd__h189002,
		sfd__h200430,
		sfd__h213045,
		sfd__h229403,
		sfd__h238038,
		sfd__h25070,
		sfd__h254742,
		sfd__h269893,
		sfd__h286464,
		sfd__h296457,
		sfd__h314176,
		sfd__h329327,
		sfd__h344692,
		sfd__h361473,
		sfd__h373937,
		sfd__h393802,
		sfd__h408953,
		sfd__h424318,
		sfd__h439893,
		sfd__h456884,
		sfd__h473932,
		sfd__h493138,
		sfd__h559043,
		sfd__h572357,
		sfd__h57919,
		sfd__h590880,
		sfd__h613546,
		sfd__h628715,
		sfd__h643858,
		sfd__h78087,
		value__h585015,
		x__h559585,
		x__h572899;
  wire [23 : 0] opAsfd__h144409,
		opAsfd__h203482,
		opAsfd__h245065,
		opAsfd__h245122,
		opAsfd__h304442,
		opAsfd__h304499,
		opAsfd__h304556,
		opAsfd__h383567,
		opAsfd__h384006,
		opAsfd__h384062,
		opAsfd__h384118,
		opAsfd__h384174,
		opAsfd__h603973,
		opAsfd__h619142,
		opAsfd__h634275,
		opBsfd__h144410,
		opBsfd__h169229,
		opBsfd__h245123,
		opBsfd__h304500,
		opBsfd__h383568,
		opBsfd__h384230,
		opBsfd__h603974,
		opBsfd__h634276,
		sfdA__h575873,
		sfdA__h575877,
		sfdB__h575874,
		sfdB__h575879;
  wire [22 : 0] IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9616,
		IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d7277,
		IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9179,
		IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5348,
		IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6871,
		IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8833,
		IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8835,
		IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8837,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3831,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4975,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6525,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6527,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6529,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8470,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8472,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8474,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8828,
		IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8829,
		IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d962,
		IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1531,
		IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2773,
		IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3828,
		IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3830,
		IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3841,
		IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5345,
		IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5347,
		IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5358,
		IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7274,
		IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7276,
		IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7287,
		IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9613,
		IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9615,
		IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3503,
		IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4629,
		IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4631,
		IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4633,
		IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6162,
		IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6164,
		IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6166,
		IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6520,
		IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6521,
		IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8107,
		IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8109,
		IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8111,
		IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8465,
		IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8466,
		IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10449,
		IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_31_596_E_ETC___d3826,
		IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_31_113_E_ETC___d5343,
		IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_31_042_E_ETC___d7272,
		IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_31_382_E_ETC___d9611,
		IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d4271,
		IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d4625,
		IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5804,
		IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6158,
		IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7749,
		IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d8103,
		IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10816,
		_theResult_____1_fst_sfd__h590780,
		_theResult___fst_sfd__h11957,
		_theResult___fst_sfd__h120008,
		_theResult___fst_sfd__h120584,
		_theResult___fst_sfd__h140173,
		_theResult___fst_sfd__h140749,
		_theResult___fst_sfd__h163572,
		_theResult___fst_sfd__h188896,
		_theResult___fst_sfd__h200324,
		_theResult___fst_sfd__h200897,
		_theResult___fst_sfd__h212939,
		_theResult___fst_sfd__h213537,
		_theResult___fst_sfd__h229297,
		_theResult___fst_sfd__h229892,
		_theResult___fst_sfd__h237932,
		_theResult___fst_sfd__h238510,
		_theResult___fst_sfd__h24964,
		_theResult___fst_sfd__h254636,
		_theResult___fst_sfd__h255234,
		_theResult___fst_sfd__h269787,
		_theResult___fst_sfd__h270385,
		_theResult___fst_sfd__h286358,
		_theResult___fst_sfd__h286953,
		_theResult___fst_sfd__h296351,
		_theResult___fst_sfd__h296929,
		_theResult___fst_sfd__h314070,
		_theResult___fst_sfd__h314668,
		_theResult___fst_sfd__h329221,
		_theResult___fst_sfd__h329819,
		_theResult___fst_sfd__h344586,
		_theResult___fst_sfd__h345184,
		_theResult___fst_sfd__h361367,
		_theResult___fst_sfd__h361962,
		_theResult___fst_sfd__h373831,
		_theResult___fst_sfd__h374409,
		_theResult___fst_sfd__h393696,
		_theResult___fst_sfd__h394294,
		_theResult___fst_sfd__h408847,
		_theResult___fst_sfd__h409445,
		_theResult___fst_sfd__h424212,
		_theResult___fst_sfd__h424810,
		_theResult___fst_sfd__h439787,
		_theResult___fst_sfd__h440385,
		_theResult___fst_sfd__h456778,
		_theResult___fst_sfd__h457373,
		_theResult___fst_sfd__h473826,
		_theResult___fst_sfd__h474404,
		_theResult___fst_sfd__h493032,
		_theResult___fst_sfd__h57813,
		_theResult___fst_sfd__h58389,
		_theResult___fst_sfd__h590731,
		_theResult___fst_sfd__h590734,
		_theResult___fst_sfd__h590777,
		_theResult___fst_sfd__h613440,
		_theResult___fst_sfd__h628609,
		_theResult___fst_sfd__h643752,
		_theResult___fst_sfd__h77981,
		_theResult___fst_sfd__h78557,
		_theResult___sfd__h120565,
		_theResult___sfd__h140730,
		_theResult___sfd__h200878,
		_theResult___sfd__h213518,
		_theResult___sfd__h229873,
		_theResult___sfd__h238491,
		_theResult___sfd__h255215,
		_theResult___sfd__h270366,
		_theResult___sfd__h286934,
		_theResult___sfd__h296910,
		_theResult___sfd__h314649,
		_theResult___sfd__h329800,
		_theResult___sfd__h345165,
		_theResult___sfd__h361943,
		_theResult___sfd__h374390,
		_theResult___sfd__h394275,
		_theResult___sfd__h409426,
		_theResult___sfd__h424791,
		_theResult___sfd__h440366,
		_theResult___sfd__h457354,
		_theResult___sfd__h474385,
		_theResult___sfd__h559698,
		_theResult___sfd__h573012,
		_theResult___sfd__h58370,
		_theResult___sfd__h78538,
		_theResult___snd_fst_sfd__h11963,
		_theResult___snd_fst_sfd__h120014,
		_theResult___snd_fst_sfd__h140179,
		_theResult___snd_fst_sfd__h163578,
		_theResult___snd_fst_sfd__h188902,
		_theResult___snd_fst_sfd__h200330,
		_theResult___snd_fst_sfd__h212945,
		_theResult___snd_fst_sfd__h229303,
		_theResult___snd_fst_sfd__h237938,
		_theResult___snd_fst_sfd__h24970,
		_theResult___snd_fst_sfd__h254642,
		_theResult___snd_fst_sfd__h269793,
		_theResult___snd_fst_sfd__h286364,
		_theResult___snd_fst_sfd__h296357,
		_theResult___snd_fst_sfd__h314076,
		_theResult___snd_fst_sfd__h329227,
		_theResult___snd_fst_sfd__h344592,
		_theResult___snd_fst_sfd__h361373,
		_theResult___snd_fst_sfd__h373837,
		_theResult___snd_fst_sfd__h393702,
		_theResult___snd_fst_sfd__h408853,
		_theResult___snd_fst_sfd__h424218,
		_theResult___snd_fst_sfd__h439793,
		_theResult___snd_fst_sfd__h456784,
		_theResult___snd_fst_sfd__h473832,
		_theResult___snd_fst_sfd__h493038,
		_theResult___snd_fst_sfd__h558731,
		_theResult___snd_fst_sfd__h572045,
		_theResult___snd_fst_sfd__h57819,
		_theResult___snd_fst_sfd__h584890,
		_theResult___snd_fst_sfd__h613446,
		_theResult___snd_fst_sfd__h628615,
		_theResult___snd_fst_sfd__h643758,
		_theResult___snd_fst_sfd__h77987,
		_theResult___snd_sfd__h559719,
		_theResult___snd_sfd__h573033,
		_theResult___snd_snd_fst_sfd__h558723,
		_theResult___snd_snd_fst_sfd__h572037,
		e_sfd__h153350,
		e_sfd__h153353,
		e_sfd__h153356,
		e_sfd__h153359,
		e_sfd__h179365,
		e_sfd__h179368,
		e_sfd__h179371,
		e_sfd__h179374,
		ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1,
		ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2,
		ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3,
		ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4,
		ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5,
		ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6,
		ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7,
		in2_sfd__h153362,
		in2_sfd__h179377,
		out_sfd__h120568,
		out_sfd__h140733,
		out_sfd__h200881,
		out_sfd__h213521,
		out_sfd__h229876,
		out_sfd__h238494,
		out_sfd__h255218,
		out_sfd__h270369,
		out_sfd__h286937,
		out_sfd__h296913,
		out_sfd__h314652,
		out_sfd__h329803,
		out_sfd__h345168,
		out_sfd__h361946,
		out_sfd__h374393,
		out_sfd__h394278,
		out_sfd__h409429,
		out_sfd__h424794,
		out_sfd__h440369,
		out_sfd__h457357,
		out_sfd__h474388,
		out_sfd__h559701,
		out_sfd__h573015,
		out_sfd__h58373,
		out_sfd__h78541,
		sfd__h115121,
		sfd__h155190,
		sfd__h195443,
		sfd__h204557,
		sfd__h220848,
		sfd__h232789,
		sfd__h232792,
		sfd__h246254,
		sfd__h261379,
		sfd__h277888,
		sfd__h290910,
		sfd__h290913,
		sfd__h305688,
		sfd__h320813,
		sfd__h336156,
		sfd__h352875,
		sfd__h3576,
		sfd__h367768,
		sfd__h367771,
		sfd__h385314,
		sfd__h400439,
		sfd__h415782,
		sfd__h431335,
		sfd__h448264,
		sfd__h466601,
		sfd__h466604,
		sfd__h484216,
		sfd__h484219,
		sfd__h52926,
		sfd__h553358,
		sfd__h566672,
		sfd__h585422,
		sfd__h585425,
		sfd__h605058,
		sfd__h605061,
		sfd__h620227,
		sfd__h635370,
		sfd__h635373,
		t_sfd__h559656,
		t_sfd__h561665,
		t_sfd__h572970,
		t_sfd__h574948,
		x__h213574,
		x__h229950,
		x__h255271,
		x__h270448,
		x__h287035,
		x__h314705,
		x__h329882,
		x__h345271,
		x__h362068,
		x__h394331,
		x__h409508,
		x__h424897,
		x__h440496,
		x__h457503,
		x__h480109;
  wire [9 : 0] IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9229,
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d6921,
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8859,
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8860,
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5025,
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6551,
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6552,
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8499,
	       IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9659,
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3553,
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4655,
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4656,
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6191,
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8136,
	       IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d733,
	       IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1302,
	       IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2538,
	       IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3557,
	       IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5029,
	       IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d6925,
	       IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9233,
	       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3183,
	       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3184,
	       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4297,
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5830,
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7775,
	       IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10229,
	       IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11453,
	       IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12222,
	       IF_ifc_main_comp_s6_input_x_1415_BITS_30_TO_23_ETC___d11452,
	       IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11836,
	       IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11043,
	       IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1826,
	       IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1834,
	       IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2181,
	       IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2841,
	       IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2842,
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3952,
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3953,
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5485,
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5486,
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7430,
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7431,
	       IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d21,
	       IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10596,
	       SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d730,
	       SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1299,
	       _1_PLUS_IF_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d22,
	       _898_MINUS_1_PLUS_IF_ifc_main_factor_s1_input_x_ETC___d44,
	       _898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8887,
	       _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6579,
	       _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8537,
	       _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_tsum_4__ETC___d9847,
	       _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4683,
	       _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6229,
	       _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d8174,
	       _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3211,
	       _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d4334,
	       _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d5867,
	       _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d7812,
	       _898_MINUS_IF_ifc_main_comp_s6_alpha_1418_BITS__ETC___d11515,
	       _898_MINUS_IF_ifc_main_comp_s6_alpha_lambda_218_ETC___d12285,
	       _898_MINUS_IF_ifc_main_comp_s6_lambda_1817_BITS_ETC___d11887,
	       _898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d1869,
	       _898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d2203,
	       _898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d2869,
	       _898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d3980,
	       _898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d5513,
	       _898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d7458,
	       _898_MINUS_IF_ifc_main_factor_s1_input_x_BITS_3_ETC___d381,
	       value__h11888,
	       value__h163503,
	       value__h188827,
	       value__h212870,
	       value__h229228,
	       value__h24895,
	       value__h254567,
	       value__h269718,
	       value__h286289,
	       value__h314001,
	       value__h329152,
	       value__h344517,
	       value__h361298,
	       value__h393627,
	       value__h408778,
	       value__h424143,
	       value__h439718,
	       value__h456709,
	       value__h492963,
	       value__h584908,
	       value__h585138,
	       value__h613371,
	       value__h628540,
	       value__h643683,
	       x__h115617,
	       x__h115621,
	       x__h156147,
	       x__h17539,
	       x__h181471,
	       x__h195938,
	       x__h205514,
	       x__h221872,
	       x__h233520,
	       x__h233524,
	       x__h247211,
	       x__h262362,
	       x__h278933,
	       x__h291927,
	       x__h291931,
	       x__h306645,
	       x__h321796,
	       x__h337161,
	       x__h353942,
	       x__h369395,
	       x__h369399,
	       x__h386271,
	       x__h401422,
	       x__h416787,
	       x__h432362,
	       x__h449353,
	       x__h4532,
	       x__h469378,
	       x__h469382,
	       x__h485607,
	       x__h53422,
	       x__h53426,
	       x__h554089,
	       x__h567403,
	       x__h606015,
	       x__h621184,
	       x__h636327;
  wire [8 : 0] IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d268,
	       IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d69,
	       IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8912,
	       IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9111,
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d6604,
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d6803,
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d8562,
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d8761,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d10072,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d4708,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d4907,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d6254,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d6453,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8199,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8398,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9873,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3236,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3435,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d4359,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d4558,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5892,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6091,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7837,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8036,
	       IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11541,
	       IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11740,
	       IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12311,
	       IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12510,
	       IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d11912,
	       IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d12111,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d1900,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2099,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2233,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2432,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d2894,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3093,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4005,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4204,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d5538,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d5737,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d7483,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d7682,
	       IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d404,
	       IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d603,
	       IF_IF_IF_ifc_main_add_s3_input_x_0205_BITS_30__ETC___d10266,
	       IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11182,
	       IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11305,
	       IF_IF_IF_ifc_main_sub_s4_input_x_0572_BITS_30__ETC___d10633,
	       IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9423,
	       IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9542,
	       IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7083,
	       IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7202,
	       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5154,
	       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5273,
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3637,
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3756,
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_5_ETC___d2577,
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_5_ETC___d2696,
	       IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1343,
	       IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1462,
	       IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d774,
	       IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d893;
  wire [7 : 0] IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8871,
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8872,
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6563,
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6564,
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8515,
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8517,
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8519,
	       IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9821,
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4667,
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4668,
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6207,
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6209,
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6211,
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8152,
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8154,
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8156,
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8512,
	       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9167,
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6859,
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d8817,
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d4963,
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d6509,
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d8454,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1185,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d949,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1518,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1754,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2752,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_1_812_BI_ETC___d3812,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_2_923_BI_ETC___d5329,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_3_456_BI_ETC___d7258,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BI_ETC___d9598,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3491,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d4614,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6147,
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d8092,
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3149,
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d4260,
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d5793,
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d7738,
	       IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3530,
	       IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3532,
	       IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3534,
	       IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3819,
	       IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5002,
	       IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5004,
	       IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5006,
	       IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5336,
	       IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d6898,
	       IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d6900,
	       IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d6902,
	       IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7265,
	       IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9206,
	       IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9208,
	       IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9210,
	       IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605,
	       IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC__q162,
	       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3195,
	       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3196,
	       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4312,
	       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4314,
	       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4316,
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5845,
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5847,
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5849,
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6204,
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7790,
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7792,
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7794,
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8149,
	       IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11489,
	       IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12259,
	       IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11864,
	       IF_ifc_main_div_s5_div_x2_0916_BITS_30_TO_23_0_ETC___d11150,
	       IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713,
	       IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282,
	       IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2854,
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3965,
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d4309,
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5498,
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5842,
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7443,
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7787,
	       _theResult_____1_fst_exp__h590779,
	       _theResult___exp__h120564,
	       _theResult___exp__h140729,
	       _theResult___exp__h200877,
	       _theResult___exp__h213517,
	       _theResult___exp__h229872,
	       _theResult___exp__h238490,
	       _theResult___exp__h255214,
	       _theResult___exp__h270365,
	       _theResult___exp__h286933,
	       _theResult___exp__h296909,
	       _theResult___exp__h314648,
	       _theResult___exp__h329799,
	       _theResult___exp__h345164,
	       _theResult___exp__h361942,
	       _theResult___exp__h374389,
	       _theResult___exp__h394274,
	       _theResult___exp__h409425,
	       _theResult___exp__h424790,
	       _theResult___exp__h440365,
	       _theResult___exp__h457353,
	       _theResult___exp__h474384,
	       _theResult___exp__h558802,
	       _theResult___exp__h558843,
	       _theResult___exp__h559697,
	       _theResult___exp__h572116,
	       _theResult___exp__h572157,
	       _theResult___exp__h573011,
	       _theResult___exp__h58369,
	       _theResult___exp__h78537,
	       _theResult___fst__h584850,
	       _theResult___fst_exp__h11953,
	       _theResult___fst_exp__h11956,
	       _theResult___fst_exp__h11981,
	       _theResult___fst_exp__h11996,
	       _theResult___fst_exp__h120004,
	       _theResult___fst_exp__h120007,
	       _theResult___fst_exp__h120032,
	       _theResult___fst_exp__h120047,
	       _theResult___fst_exp__h120086,
	       _theResult___fst_exp__h120092,
	       _theResult___fst_exp__h120095,
	       _theResult___fst_exp__h12035,
	       _theResult___fst_exp__h12041,
	       _theResult___fst_exp__h12044,
	       _theResult___fst_exp__h120583,
	       _theResult___fst_exp__h140169,
	       _theResult___fst_exp__h140172,
	       _theResult___fst_exp__h140251,
	       _theResult___fst_exp__h140257,
	       _theResult___fst_exp__h140260,
	       _theResult___fst_exp__h140748,
	       _theResult___fst_exp__h163568,
	       _theResult___fst_exp__h163571,
	       _theResult___fst_exp__h163596,
	       _theResult___fst_exp__h163611,
	       _theResult___fst_exp__h163650,
	       _theResult___fst_exp__h163656,
	       _theResult___fst_exp__h163659,
	       _theResult___fst_exp__h188892,
	       _theResult___fst_exp__h188895,
	       _theResult___fst_exp__h188920,
	       _theResult___fst_exp__h188935,
	       _theResult___fst_exp__h188974,
	       _theResult___fst_exp__h188980,
	       _theResult___fst_exp__h188983,
	       _theResult___fst_exp__h200320,
	       _theResult___fst_exp__h200323,
	       _theResult___fst_exp__h200348,
	       _theResult___fst_exp__h200363,
	       _theResult___fst_exp__h200402,
	       _theResult___fst_exp__h200408,
	       _theResult___fst_exp__h200411,
	       _theResult___fst_exp__h200896,
	       _theResult___fst_exp__h212935,
	       _theResult___fst_exp__h212938,
	       _theResult___fst_exp__h212963,
	       _theResult___fst_exp__h212978,
	       _theResult___fst_exp__h213017,
	       _theResult___fst_exp__h213023,
	       _theResult___fst_exp__h213026,
	       _theResult___fst_exp__h213536,
	       _theResult___fst_exp__h229293,
	       _theResult___fst_exp__h229296,
	       _theResult___fst_exp__h229321,
	       _theResult___fst_exp__h229336,
	       _theResult___fst_exp__h229375,
	       _theResult___fst_exp__h229381,
	       _theResult___fst_exp__h229384,
	       _theResult___fst_exp__h229891,
	       _theResult___fst_exp__h237928,
	       _theResult___fst_exp__h237931,
	       _theResult___fst_exp__h237956,
	       _theResult___fst_exp__h237971,
	       _theResult___fst_exp__h238010,
	       _theResult___fst_exp__h238016,
	       _theResult___fst_exp__h238019,
	       _theResult___fst_exp__h238509,
	       _theResult___fst_exp__h24960,
	       _theResult___fst_exp__h24963,
	       _theResult___fst_exp__h24988,
	       _theResult___fst_exp__h25003,
	       _theResult___fst_exp__h25042,
	       _theResult___fst_exp__h25048,
	       _theResult___fst_exp__h25051,
	       _theResult___fst_exp__h254632,
	       _theResult___fst_exp__h254635,
	       _theResult___fst_exp__h254660,
	       _theResult___fst_exp__h254675,
	       _theResult___fst_exp__h254714,
	       _theResult___fst_exp__h254720,
	       _theResult___fst_exp__h254723,
	       _theResult___fst_exp__h255233,
	       _theResult___fst_exp__h269783,
	       _theResult___fst_exp__h269786,
	       _theResult___fst_exp__h269811,
	       _theResult___fst_exp__h269826,
	       _theResult___fst_exp__h269865,
	       _theResult___fst_exp__h269871,
	       _theResult___fst_exp__h269874,
	       _theResult___fst_exp__h270384,
	       _theResult___fst_exp__h286354,
	       _theResult___fst_exp__h286357,
	       _theResult___fst_exp__h286382,
	       _theResult___fst_exp__h286397,
	       _theResult___fst_exp__h286436,
	       _theResult___fst_exp__h286442,
	       _theResult___fst_exp__h286445,
	       _theResult___fst_exp__h286952,
	       _theResult___fst_exp__h296347,
	       _theResult___fst_exp__h296350,
	       _theResult___fst_exp__h296375,
	       _theResult___fst_exp__h296390,
	       _theResult___fst_exp__h296429,
	       _theResult___fst_exp__h296435,
	       _theResult___fst_exp__h296438,
	       _theResult___fst_exp__h296928,
	       _theResult___fst_exp__h314066,
	       _theResult___fst_exp__h314069,
	       _theResult___fst_exp__h314094,
	       _theResult___fst_exp__h314109,
	       _theResult___fst_exp__h314148,
	       _theResult___fst_exp__h314154,
	       _theResult___fst_exp__h314157,
	       _theResult___fst_exp__h314667,
	       _theResult___fst_exp__h329217,
	       _theResult___fst_exp__h329220,
	       _theResult___fst_exp__h329245,
	       _theResult___fst_exp__h329260,
	       _theResult___fst_exp__h329299,
	       _theResult___fst_exp__h329305,
	       _theResult___fst_exp__h329308,
	       _theResult___fst_exp__h329818,
	       _theResult___fst_exp__h344582,
	       _theResult___fst_exp__h344585,
	       _theResult___fst_exp__h344610,
	       _theResult___fst_exp__h344625,
	       _theResult___fst_exp__h344664,
	       _theResult___fst_exp__h344670,
	       _theResult___fst_exp__h344673,
	       _theResult___fst_exp__h345183,
	       _theResult___fst_exp__h361363,
	       _theResult___fst_exp__h361366,
	       _theResult___fst_exp__h361391,
	       _theResult___fst_exp__h361406,
	       _theResult___fst_exp__h361445,
	       _theResult___fst_exp__h361451,
	       _theResult___fst_exp__h361454,
	       _theResult___fst_exp__h361961,
	       _theResult___fst_exp__h373827,
	       _theResult___fst_exp__h373830,
	       _theResult___fst_exp__h373855,
	       _theResult___fst_exp__h373870,
	       _theResult___fst_exp__h373909,
	       _theResult___fst_exp__h373915,
	       _theResult___fst_exp__h373918,
	       _theResult___fst_exp__h374408,
	       _theResult___fst_exp__h393692,
	       _theResult___fst_exp__h393695,
	       _theResult___fst_exp__h393720,
	       _theResult___fst_exp__h393735,
	       _theResult___fst_exp__h393774,
	       _theResult___fst_exp__h393780,
	       _theResult___fst_exp__h393783,
	       _theResult___fst_exp__h394293,
	       _theResult___fst_exp__h408843,
	       _theResult___fst_exp__h408846,
	       _theResult___fst_exp__h408871,
	       _theResult___fst_exp__h408886,
	       _theResult___fst_exp__h408925,
	       _theResult___fst_exp__h408931,
	       _theResult___fst_exp__h408934,
	       _theResult___fst_exp__h409444,
	       _theResult___fst_exp__h424208,
	       _theResult___fst_exp__h424211,
	       _theResult___fst_exp__h424236,
	       _theResult___fst_exp__h424251,
	       _theResult___fst_exp__h424290,
	       _theResult___fst_exp__h424296,
	       _theResult___fst_exp__h424299,
	       _theResult___fst_exp__h424809,
	       _theResult___fst_exp__h439783,
	       _theResult___fst_exp__h439786,
	       _theResult___fst_exp__h439811,
	       _theResult___fst_exp__h439826,
	       _theResult___fst_exp__h439865,
	       _theResult___fst_exp__h439871,
	       _theResult___fst_exp__h439874,
	       _theResult___fst_exp__h440384,
	       _theResult___fst_exp__h456774,
	       _theResult___fst_exp__h456777,
	       _theResult___fst_exp__h456802,
	       _theResult___fst_exp__h456817,
	       _theResult___fst_exp__h456856,
	       _theResult___fst_exp__h456862,
	       _theResult___fst_exp__h456865,
	       _theResult___fst_exp__h457372,
	       _theResult___fst_exp__h473822,
	       _theResult___fst_exp__h473825,
	       _theResult___fst_exp__h473850,
	       _theResult___fst_exp__h473865,
	       _theResult___fst_exp__h473904,
	       _theResult___fst_exp__h473910,
	       _theResult___fst_exp__h473913,
	       _theResult___fst_exp__h474403,
	       _theResult___fst_exp__h493028,
	       _theResult___fst_exp__h493031,
	       _theResult___fst_exp__h493056,
	       _theResult___fst_exp__h493071,
	       _theResult___fst_exp__h493110,
	       _theResult___fst_exp__h493116,
	       _theResult___fst_exp__h493119,
	       _theResult___fst_exp__h558965,
	       _theResult___fst_exp__h558968,
	       _theResult___fst_exp__h558971,
	       _theResult___fst_exp__h572279,
	       _theResult___fst_exp__h572282,
	       _theResult___fst_exp__h572285,
	       _theResult___fst_exp__h57809,
	       _theResult___fst_exp__h57812,
	       _theResult___fst_exp__h57837,
	       _theResult___fst_exp__h57852,
	       _theResult___fst_exp__h57891,
	       _theResult___fst_exp__h57897,
	       _theResult___fst_exp__h57900,
	       _theResult___fst_exp__h58388,
	       _theResult___fst_exp__h590727,
	       _theResult___fst_exp__h590730,
	       _theResult___fst_exp__h590733,
	       _theResult___fst_exp__h590773,
	       _theResult___fst_exp__h590776,
	       _theResult___fst_exp__h590798,
	       _theResult___fst_exp__h590813,
	       _theResult___fst_exp__h590852,
	       _theResult___fst_exp__h590858,
	       _theResult___fst_exp__h590861,
	       _theResult___fst_exp__h613436,
	       _theResult___fst_exp__h613439,
	       _theResult___fst_exp__h613464,
	       _theResult___fst_exp__h613479,
	       _theResult___fst_exp__h613518,
	       _theResult___fst_exp__h613524,
	       _theResult___fst_exp__h613527,
	       _theResult___fst_exp__h628605,
	       _theResult___fst_exp__h628608,
	       _theResult___fst_exp__h628633,
	       _theResult___fst_exp__h628648,
	       _theResult___fst_exp__h628687,
	       _theResult___fst_exp__h628693,
	       _theResult___fst_exp__h628696,
	       _theResult___fst_exp__h643748,
	       _theResult___fst_exp__h643751,
	       _theResult___fst_exp__h643776,
	       _theResult___fst_exp__h643791,
	       _theResult___fst_exp__h643830,
	       _theResult___fst_exp__h643836,
	       _theResult___fst_exp__h643839,
	       _theResult___fst_exp__h77977,
	       _theResult___fst_exp__h77980,
	       _theResult___fst_exp__h78059,
	       _theResult___fst_exp__h78065,
	       _theResult___fst_exp__h78068,
	       _theResult___fst_exp__h78556,
	       _theResult___snd_exp__h559718,
	       _theResult___snd_exp__h573032,
	       _theResult___snd_fst_exp__h11962,
	       _theResult___snd_fst_exp__h120013,
	       _theResult___snd_fst_exp__h140178,
	       _theResult___snd_fst_exp__h163577,
	       _theResult___snd_fst_exp__h188901,
	       _theResult___snd_fst_exp__h200329,
	       _theResult___snd_fst_exp__h212944,
	       _theResult___snd_fst_exp__h229302,
	       _theResult___snd_fst_exp__h237937,
	       _theResult___snd_fst_exp__h24969,
	       _theResult___snd_fst_exp__h254641,
	       _theResult___snd_fst_exp__h269792,
	       _theResult___snd_fst_exp__h286363,
	       _theResult___snd_fst_exp__h296356,
	       _theResult___snd_fst_exp__h314075,
	       _theResult___snd_fst_exp__h329226,
	       _theResult___snd_fst_exp__h344591,
	       _theResult___snd_fst_exp__h361372,
	       _theResult___snd_fst_exp__h373836,
	       _theResult___snd_fst_exp__h393701,
	       _theResult___snd_fst_exp__h408852,
	       _theResult___snd_fst_exp__h424217,
	       _theResult___snd_fst_exp__h439792,
	       _theResult___snd_fst_exp__h456783,
	       _theResult___snd_fst_exp__h473831,
	       _theResult___snd_fst_exp__h493037,
	       _theResult___snd_fst_exp__h57818,
	       _theResult___snd_fst_exp__h584862,
	       _theResult___snd_fst_exp__h584865,
	       _theResult___snd_fst_exp__h584889,
	       _theResult___snd_fst_exp__h613445,
	       _theResult___snd_fst_exp__h628614,
	       _theResult___snd_fst_exp__h643757,
	       _theResult___snd_fst_exp__h77986,
	       _theResult___snd_snd_fst_exp__h558722,
	       _theResult___snd_snd_fst_exp__h572036,
	       b__h553877,
	       b__h558637,
	       b__h567191,
	       b__h571951,
	       diff__h104079,
	       diff__h194810,
	       diff__h203049,
	       diff__h244689,
	       diff__h304066,
	       diff__h383630,
	       diff__h41882,
	       diff__h551111,
	       diff__h564425,
	       din_exp00280_MINUS_127__q45,
	       din_exp08761_MINUS_127__q132,
	       din_exp12853_MINUS_127__q51,
	       din_exp13354_MINUS_127__q182,
	       din_exp13984_MINUS_127__q95,
	       din_exp1871_MINUS_127__q9,
	       din_exp19964_MINUS_127__q26,
	       din_exp24126_MINUS_127__q138,
	       din_exp28523_MINUS_127__q186,
	       din_exp29135_MINUS_127__q101,
	       din_exp29211_MINUS_127__q57,
	       din_exp37867_MINUS_127__q64,
	       din_exp39701_MINUS_127__q144,
	       din_exp43666_MINUS_127__q191,
	       din_exp44500_MINUS_127__q107,
	       din_exp4878_MINUS_127__q12,
	       din_exp54550_MINUS_127__q70,
	       din_exp56692_MINUS_127__q150,
	       din_exp61281_MINUS_127__q113,
	       din_exp63486_MINUS_127__q41,
	       din_exp69701_MINUS_127__q76,
	       din_exp73725_MINUS_127__q157,
	       din_exp73742_MINUS_127__q120,
	       din_exp7769_MINUS_127__q16,
	       din_exp86272_MINUS_127__q82,
	       din_exp88810_MINUS_127__q37,
	       din_exp92946_MINUS_127__q164,
	       din_exp93610_MINUS_127__q126,
	       din_exp96274_MINUS_127__q89,
	       din_exp__h11871,
	       din_exp__h119964,
	       din_exp__h163486,
	       din_exp__h188810,
	       din_exp__h200280,
	       din_exp__h212853,
	       din_exp__h229211,
	       din_exp__h237867,
	       din_exp__h24878,
	       din_exp__h254550,
	       din_exp__h269701,
	       din_exp__h286272,
	       din_exp__h296274,
	       din_exp__h313984,
	       din_exp__h329135,
	       din_exp__h344500,
	       din_exp__h361281,
	       din_exp__h373742,
	       din_exp__h393610,
	       din_exp__h408761,
	       din_exp__h424126,
	       din_exp__h439701,
	       din_exp__h456692,
	       din_exp__h473725,
	       din_exp__h492946,
	       din_exp__h57769,
	       din_exp__h613354,
	       din_exp__h628523,
	       din_exp__h643666,
	       din_inc___2_exp__h120591,
	       din_inc___2_exp__h12608,
	       din_inc___2_exp__h140756,
	       din_inc___2_exp__h164243,
	       din_inc___2_exp__h189570,
	       din_inc___2_exp__h200900,
	       din_inc___2_exp__h213553,
	       din_inc___2_exp__h229929,
	       din_inc___2_exp__h238579,
	       din_inc___2_exp__h255250,
	       din_inc___2_exp__h25611,
	       din_inc___2_exp__h270427,
	       din_inc___2_exp__h287014,
	       din_inc___2_exp__h297034,
	       din_inc___2_exp__h314684,
	       din_inc___2_exp__h329861,
	       din_inc___2_exp__h345250,
	       din_inc___2_exp__h362047,
	       din_inc___2_exp__h374550,
	       din_inc___2_exp__h394310,
	       din_inc___2_exp__h409487,
	       din_inc___2_exp__h424876,
	       din_inc___2_exp__h440475,
	       din_inc___2_exp__h457482,
	       din_inc___2_exp__h474581,
	       din_inc___2_exp__h528705,
	       din_inc___2_exp__h58396,
	       din_inc___2_exp__h591408,
	       din_inc___2_exp__h614097,
	       din_inc___2_exp__h629266,
	       din_inc___2_exp__h644410,
	       din_inc___2_exp__h78564,
	       e_exp__h106175,
	       e_exp__h106178,
	       e_exp__h106181,
	       e_exp__h106184,
	       e_exp__h153349,
	       e_exp__h153352,
	       e_exp__h153355,
	       e_exp__h153358,
	       e_exp__h179364,
	       e_exp__h179367,
	       e_exp__h179370,
	       e_exp__h179373,
	       e_exp__h43980,
	       e_exp__h43983,
	       e_exp__h43986,
	       e_exp__h43989,
	       e_exp__h558799,
	       e_exp__h559652,
	       e_exp__h559694,
	       e_exp__h572113,
	       e_exp__h572966,
	       e_exp__h573008,
	       ifc_main_comp_s6_alpha_BITS_30_TO_23_MINUS_127__q181,
	       ifc_main_comp_s6_alpha_lambda_BITS_30_TO_23_MI_ETC__q189,
	       ifc_main_comp_s6_input_x_BITS_30_TO_23_MINUS_127__q180,
	       ifc_main_comp_s6_lambda_BITS_30_TO_23_MINUS_127__q185,
	       ifc_main_comp_s6_sub_Res_BITS_30_TO_23_MINUS_127__q190,
	       ifc_main_div_s5_div_x1_BITS_30_TO_23_MINUS_127__q175,
	       ifc_main_div_s5_div_x2_BITS_30_TO_23_MINUS_127__q176,
	       ifc_main_exp_s2_exp_stage1_int_res_BITS_30_TO__ETC__q35,
	       ifc_main_exp_s2_exp_stage2_x_BITS_30_TO_23_MIN_ETC__q44,
	       ifc_main_exp_s2_exp_stage6_int_res_BITS_30_TO__ETC__q163,
	       ifc_main_exp_s2_exp_tsum_1_BITS_30_TO_23_MINUS_ETC__q63,
	       ifc_main_exp_s2_exp_tsum_2_BITS_30_TO_23_MINUS_ETC__q88,
	       ifc_main_exp_s2_exp_tsum_3_BITS_30_TO_23_MINUS_ETC__q119,
	       ifc_main_exp_s2_exp_tsum_4_BITS_30_TO_23_MINUS_ETC__q156,
	       ifc_main_exp_s2_exp_txv_1_BITS_30_TO_23_MINUS_127__q50,
	       ifc_main_exp_s2_exp_txv_2_BITS_30_TO_23_MINUS_127__q69,
	       ifc_main_exp_s2_exp_txv_3_BITS_30_TO_23_MINUS_127__q94,
	       ifc_main_exp_s2_exp_txv_4_BITS_30_TO_23_MINUS_127__q125,
	       ifc_main_factor_s1_input_x_BITS_30_TO_23_MINUS_ETC__q8,
	       in2_exp04349_MINUS_127__q25,
	       in2_exp2152_MINUS_127__q15,
	       in2_exp__h104349,
	       in2_exp__h42152,
	       out_exp__h120567,
	       out_exp__h140732,
	       out_exp__h200880,
	       out_exp__h213520,
	       out_exp__h229875,
	       out_exp__h238493,
	       out_exp__h255217,
	       out_exp__h270368,
	       out_exp__h286936,
	       out_exp__h296912,
	       out_exp__h314651,
	       out_exp__h329802,
	       out_exp__h345167,
	       out_exp__h361945,
	       out_exp__h374392,
	       out_exp__h394277,
	       out_exp__h409428,
	       out_exp__h424793,
	       out_exp__h440368,
	       out_exp__h457356,
	       out_exp__h474387,
	       out_exp__h558719,
	       out_exp__h558962,
	       out_exp__h559700,
	       out_exp__h572033,
	       out_exp__h572276,
	       out_exp__h573014,
	       out_exp__h58372,
	       out_exp__h78540,
	       shift__h575856,
	       t_exp__h559655,
	       t_exp__h561664,
	       t_exp__h572969,
	       t_exp__h574947,
	       theResult___fst_exp90733_MINUS_127__q177,
	       x03380_MINUS_127__q62,
	       x03436_MINUS_127__q56,
	       x04397_MINUS_127__q118,
	       x04453_MINUS_127__q112,
	       x04510_MINUS_127__q106,
	       x04567_MINUS_127__q100,
	       x14872_MINUS_127__q137,
	       x30291_MINUS_127__q143,
	       x44644_MINUS_127__q40,
	       x45020_MINUS_127__q87,
	       x45076_MINUS_127__q81,
	       x45133_MINUS_127__q75,
	       x47327_MINUS_127__q149,
	       x59698_MINUS_127__q155,
	       x69463_MINUS_127__q36,
	       x99663_MINUS_127__q131,
	       x__h115681,
	       x__h144644,
	       x__h169463,
	       x__h195997,
	       x__h203380,
	       x__h203436,
	       x__h233584,
	       x__h245020,
	       x__h245076,
	       x__h245133,
	       x__h291991,
	       x__h304397,
	       x__h304453,
	       x__h304510,
	       x__h304567,
	       x__h369459,
	       x__h399663,
	       x__h414872,
	       x__h430291,
	       x__h447327,
	       x__h459698,
	       x__h469442,
	       x__h53486,
	       x__h553379,
	       x__h558608,
	       x__h566693,
	       x__h571922,
	       x__h585274,
	       y__h554251,
	       y__h559027,
	       y__h567565,
	       y__h572341;
  wire [5 : 0] IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d266,
	       IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9109,
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d6801,
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d8759,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d10070,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d4905,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d6451,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8396,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3433,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d4556,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6089,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8034,
	       IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11738,
	       IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12508,
	       IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d12109,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2097,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2430,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3091,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4202,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d5735,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d7680,
	       IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d601;
  wire [4 : 0] IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9540,
	       IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d7200,
	       IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d5271,
	       IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3754,
	       IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11303,
	       IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_9_ETC___d1130,
	       IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_9_ETC___d891,
	       IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31__ETC___d1460,
	       IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31__ETC___d1699,
	       IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_31__ETC___d2694,
	       b__h558897,
	       b__h572211,
	       b__h576985,
	       b__h580897;
  wire [1 : 0] IF_sfdin00314_BIT_4_THEN_2_ELSE_0__q47,
	       IF_sfdin08837_BIT_24_THEN_2_ELSE_0__q134,
	       IF_sfdin12929_BIT_24_THEN_2_ELSE_0__q53,
	       IF_sfdin13430_BIT_24_THEN_2_ELSE_0__q184,
	       IF_sfdin14060_BIT_24_THEN_2_ELSE_0__q97,
	       IF_sfdin1947_BIT_24_THEN_2_ELSE_0__q11,
	       IF_sfdin19998_BIT_4_THEN_2_ELSE_0__q32,
	       IF_sfdin24202_BIT_24_THEN_2_ELSE_0__q140,
	       IF_sfdin28599_BIT_24_THEN_2_ELSE_0__q188,
	       IF_sfdin29211_BIT_24_THEN_2_ELSE_0__q103,
	       IF_sfdin29287_BIT_24_THEN_2_ELSE_0__q59,
	       IF_sfdin37922_BIT_4_THEN_2_ELSE_0__q66,
	       IF_sfdin39777_BIT_24_THEN_2_ELSE_0__q146,
	       IF_sfdin40163_BIT_4_THEN_2_ELSE_0__q28,
	       IF_sfdin43742_BIT_24_THEN_2_ELSE_0__q193,
	       IF_sfdin44576_BIT_24_THEN_2_ELSE_0__q109,
	       IF_sfdin4954_BIT_24_THEN_2_ELSE_0__q14,
	       IF_sfdin54626_BIT_24_THEN_2_ELSE_0__q72,
	       IF_sfdin56768_BIT_24_THEN_2_ELSE_0__q152,
	       IF_sfdin58711_BIT_4_THEN_2_ELSE_0__q168,
	       IF_sfdin61357_BIT_24_THEN_2_ELSE_0__q115,
	       IF_sfdin63562_BIT_24_THEN_2_ELSE_0__q43,
	       IF_sfdin69777_BIT_24_THEN_2_ELSE_0__q78,
	       IF_sfdin72025_BIT_4_THEN_2_ELSE_0__q172,
	       IF_sfdin73816_BIT_4_THEN_2_ELSE_0__q159,
	       IF_sfdin73821_BIT_4_THEN_2_ELSE_0__q122,
	       IF_sfdin7803_BIT_4_THEN_2_ELSE_0__q22,
	       IF_sfdin7971_BIT_4_THEN_2_ELSE_0__q18,
	       IF_sfdin86348_BIT_24_THEN_2_ELSE_0__q84,
	       IF_sfdin88886_BIT_24_THEN_2_ELSE_0__q39,
	       IF_sfdin90767_BIT_5_THEN_2_ELSE_0__q179,
	       IF_sfdin93022_BIT_24_THEN_2_ELSE_0__q166,
	       IF_sfdin93686_BIT_24_THEN_2_ELSE_0__q128,
	       IF_sfdin96341_BIT_4_THEN_2_ELSE_0__q91,
	       _theResult___snd_fst__h120135,
	       _theResult___snd_fst__h12098,
	       _theResult___snd_fst__h140300,
	       _theResult___snd_fst__h163716,
	       _theResult___snd_fst__h189040,
	       _theResult___snd_fst__h200448,
	       _theResult___snd_fst__h213083,
	       _theResult___snd_fst__h229438,
	       _theResult___snd_fst__h238061,
	       _theResult___snd_fst__h25105,
	       _theResult___snd_fst__h254780,
	       _theResult___snd_fst__h269931,
	       _theResult___snd_fst__h286499,
	       _theResult___snd_fst__h296480,
	       _theResult___snd_fst__h314214,
	       _theResult___snd_fst__h329365,
	       _theResult___snd_fst__h344730,
	       _theResult___snd_fst__h361508,
	       _theResult___snd_fst__h373960,
	       _theResult___snd_fst__h393840,
	       _theResult___snd_fst__h408991,
	       _theResult___snd_fst__h424356,
	       _theResult___snd_fst__h439931,
	       _theResult___snd_fst__h456919,
	       _theResult___snd_fst__h473955,
	       _theResult___snd_fst__h493176,
	       _theResult___snd_fst__h57940,
	       _theResult___snd_fst__h590899,
	       _theResult___snd_fst__h613584,
	       _theResult___snd_fst__h628753,
	       _theResult___snd_fst__h643896,
	       _theResult___snd_fst__h78108,
	       guard__h115103,
	       guard__h115134,
	       guard__h135268,
	       guard__h135299,
	       guard__h155488,
	       guard__h16879,
	       guard__h180812,
	       guard__h195425,
	       guard__h195450,
	       guard__h204855,
	       guard__h221140,
	       guard__h232771,
	       guard__h232805,
	       guard__h246552,
	       guard__h261677,
	       guard__h278180,
	       guard__h290892,
	       guard__h290926,
	       guard__h305986,
	       guard__h321111,
	       guard__h336454,
	       guard__h353167,
	       guard__h367750,
	       guard__h367784,
	       guard__h385612,
	       guard__h3871,
	       guard__h400737,
	       guard__h416080,
	       guard__h431633,
	       guard__h448556,
	       guard__h466583,
	       guard__h466617,
	       guard__h484514,
	       guard__h52908,
	       guard__h52939,
	       guard__h551040,
	       guard__h553321,
	       guard__h558687,
	       guard__h564354,
	       guard__h566635,
	       guard__h572001,
	       guard__h585955,
	       guard__h605356,
	       guard__h620525,
	       guard__h635668,
	       guard__h73076,
	       guard__h73107;
  wire IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9673,
       IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9675,
       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d7303,
       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d7305,
       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8861,
       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8863,
       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9202,
       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9335,
       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9381,
       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9383,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5374,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5376,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6553,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6555,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6894,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7002,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7041,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7043,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8500,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8502,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8866,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9307,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9309,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9315,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9331,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9333,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9334,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9373,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9375,
       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9377,
       IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9660,
       IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9662,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3857,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3859,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4657,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4659,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4998,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5080,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5112,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5114,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6192,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6194,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6558,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6980,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6982,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6988,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6998,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7000,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7001,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7033,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7035,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7037,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8137,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8139,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8504,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8507,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9288,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9290,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9296,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9298,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9299,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9325,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9327,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9330,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9366,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9368,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9370,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9371,
       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9372,
       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9380,
       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d7040,
       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9314,
       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5111,
       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d6987,
       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9295,
       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9329,
       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9369,
       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1222,
       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1791,
       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2791,
       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BI_ETC___d9681,
       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3594,
       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5071,
       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6967,
       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6996,
       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d7028,
       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9275,
       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9323,
       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9361,
       IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_2_ETC___d11170,
       IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d1212,
       IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d980,
       IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d996,
       IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1549,
       IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1565,
       IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1781,
       IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2782,
       IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3856,
       IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3866,
       IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5373,
       IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5383,
       IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7302,
       IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7312,
       IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9664,
       IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9667,
       IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9672,
       IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9682,
       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3185,
       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3187,
       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3526,
       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3588,
       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3595,
       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3597,
       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4298,
       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4300,
       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4662,
       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5064,
       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5066,
       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5072,
       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5076,
       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5078,
       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5079,
       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5093,
       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5095,
       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5108,
       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5831,
       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5833,
       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6196,
       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6199,
       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6960,
       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6962,
       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6968,
       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6971,
       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6972,
       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6992,
       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6994,
       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6997,
       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7014,
       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7016,
       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7029,
       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7031,
       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7032,
       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7776,
       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7778,
       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8141,
       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8144,
       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9268,
       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9270,
       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9276,
       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9279,
       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9280,
       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9319,
       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9321,
       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9324,
       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9347,
       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9349,
       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9362,
       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9364,
       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9365,
       IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9679,
       IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7309,
       IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d5380,
       IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3863,
       IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10470,
       IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10485,
       IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10498,
       IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10524,
       IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11454,
       IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11456,
       IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12223,
       IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12225,
       IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11837,
       IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11839,
       IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11044,
       IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11045,
       IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11046,
       IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d691,
       IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1835,
       IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1837,
       IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2182,
       IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2184,
       IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1260,
       IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2843,
       IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2845,
       IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d3190,
       IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d3586,
       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3954,
       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3956,
       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d4302,
       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d4305,
       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5055,
       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5063,
       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5092,
       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5487,
       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5489,
       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5835,
       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5838,
       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6951,
       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6959,
       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6979,
       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d7013,
       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7432,
       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7434,
       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7780,
       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7783,
       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9259,
       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9267,
       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9287,
       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9306,
       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9346,
       IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d357,
       IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d359,
       IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10837,
       IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10846,
       IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10859,
       IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10886,
       NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d5105,
       NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d7026,
       NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d9359,
       NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9246,
       NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6938,
       NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9224,
       NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5042,
       NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d6916,
       NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d8884,
       NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9378,
       NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3570,
       NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5020,
       NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6576,
       NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d7038,
       NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d8531,
       NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d8534,
       NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9304,
       NOT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT__ETC___d1224,
       NOT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT__ETC___d997,
       NOT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_ETC___d1566,
       NOT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_ETC___d1793,
       NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_ETC___d2785,
       NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_ETC___d2788,
       NOT_IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_3_ETC___d3853,
       NOT_IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_3_ETC___d5370,
       NOT_IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_3_ETC___d7299,
       NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_3_ETC___d9813,
       NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_3_ETC___d9841,
       NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_3_ETC___d9844,
       NOT_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3548,
       NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d4680,
       NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d5109,
       NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6223,
       NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6226,
       NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6977,
       NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d8168,
       NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d8171,
       NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9285,
       NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9293,
       NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32__ETC___d1207,
       NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32__ETC___d975,
       NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32__ETC___d993,
       NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_ETC___d1544,
       NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_ETC___d1562,
       NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_ETC___d1776,
       NOT_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32_ETC___d2777,
       NOT_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_8_ETC___d3850,
       NOT_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_9_ETC___d5367,
       NOT_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_4_ETC___d7296,
       NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_4_ETC___d9810,
       NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_T_ETC___d3208,
       NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_T_ETC___d3592,
       NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_T_ETC___d4328,
       NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_T_ETC___d4331,
       NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_T_ETC___d5059,
       NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d5861,
       NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d5864,
       NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d6955,
       NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d6965,
       NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d7806,
       NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d7809,
       NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d9263,
       NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d9273,
       NOT_NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_B_ETC___d9817,
       NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_ETC___d1219,
       NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_25_ETC___d1788,
       NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_23_ETC___d10465,
       NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_23_ETC___d10469,
       NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_23_ETC___d10482,
       NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_23_ETC___d10529,
       NOT_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23__ETC___d11510,
       NOT_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23__ETC___d11514,
       NOT_ifc_main_comp_s6_alpha_1418_BIT_31_1483_EQ_ETC___d11485,
       NOT_ifc_main_comp_s6_alpha_lambda_2186_BITS_30_ETC___d12280,
       NOT_ifc_main_comp_s6_alpha_lambda_2186_BITS_30_ETC___d12284,
       NOT_ifc_main_comp_s6_alpha_lambda_2186_BIT_31__ETC___d12255,
       NOT_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_ETC___d11882,
       NOT_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_ETC___d11886,
       NOT_ifc_main_comp_s6_lambda_1817_BIT_31_1858_E_ETC___d11860,
       NOT_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23__ETC___d11168,
       NOT_ifc_main_div_s5_div_x1_0906_BIT_31_1142_EQ_ETC___d11145,
       NOT_ifc_main_div_s5_div_x2_0916_BITS_30_TO_23__ETC___d11164,
       NOT_ifc_main_exp_s2_exp_stage1_int_res_810_BIT_ETC___d1868,
       NOT_ifc_main_exp_s2_exp_stage1_int_res_810_BIT_ETC___d2202,
       NOT_ifc_main_exp_s2_exp_stage6_int_res_633_BIT_ETC___d9845,
       NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_2_ETC___d2868,
       NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d3979,
       NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d4332,
       NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d5061,
       NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d5512,
       NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d5865,
       NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d6227,
       NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d6957,
       NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d7457,
       NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d7810,
       NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d8172,
       NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d8535,
       NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d9265,
       NOT_ifc_main_factor_s1_input_x_BITS_30_TO_23_E_ETC___d380,
       NOT_ifc_main_factor_s1_input_x_BITS_30_TO_23_E_ETC___d43,
       NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23_ETC___d10832,
       NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23_ETC___d10836,
       NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23_ETC___d10843,
       NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23_ETC___d10891,
       SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d734,
       SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d736,
       SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1303,
       SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1305,
       _0_CONCAT_IF_IF_898_MINUS_1_PLUS_IF_ifc_main_fa_ETC___d269,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_ma_ETC___d9112,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main__ETC___d6804,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main__ETC___d8762,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d10073,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d4908,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d6454,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d8399,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d3436,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d4559,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d6092,
       _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d8037,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s6_a_ETC___d11741,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s6_a_ETC___d12511,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s6_l_ETC___d12112,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d2100,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d2433,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d3094,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d4205,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d5738,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d7683,
       _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_factor_s1_ETC___d604,
       _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_ma_ETC___d9543,
       _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main__ETC___d7203,
       _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_ETC___d5274,
       _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_ETC___d3757,
       _0_CONCAT_IF_IF_IF_ifc_main_div_s5_div_x1_0906__ETC___d11306,
       _0_CONCAT_IF_IF_ifc_main_add_s3_input_x_0205_BI_ETC___d10386,
       _0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_ETC___d1132,
       _0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_ETC___d894,
       _0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage1_x_25_ETC___d1463,
       _0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage1_x_25_ETC___d1701,
       _0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage2_x_51_ETC___d2697,
       _0_CONCAT_IF_IF_ifc_main_sub_s4_input_x_0572_BI_ETC___d10753,
       _0_OR_0_OR_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6969,
       _0_OR_0_OR_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9277,
       _0_OR_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO__ETC___d5047,
       _0_OR_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO__ETC___d6943,
       _0_OR_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO__ETC___d9251,
       _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_stage0_x_ETC___d740,
       _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_stage1_x_ETC___d1309,
       _0b0_CONCAT_NOT_ifc_main_add_s3_input_x_0205_BI_ETC___d10235,
       _1_PLUS_IF_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d23,
       _1_PLUS_IF_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d25,
       _898_MINUS_1_PLUS_IF_ifc_main_factor_s1_input_x_ETC___d45,
       _898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8888,
       _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6580,
       _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8538,
       _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_tsum_4__ETC___d9848,
       _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4684,
       _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6230,
       _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d8175,
       _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3212,
       _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d4335,
       _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d5868,
       _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d7813,
       _898_MINUS_IF_ifc_main_comp_s6_alpha_1418_BITS__ETC___d11516,
       _898_MINUS_IF_ifc_main_comp_s6_alpha_lambda_218_ETC___d12286,
       _898_MINUS_IF_ifc_main_comp_s6_lambda_1817_BITS_ETC___d11888,
       _898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d1870,
       _898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d2204,
       _898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d2870,
       _898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d3981,
       _898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d5514,
       _898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d7459,
       _898_MINUS_IF_ifc_main_factor_s1_input_x_BITS_3_ETC___d382,
       ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1419_ETC___d11459,
       ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1419_ETC___d11463,
       ifc_main_comp_s6_alpha_lambda_2186_BITS_30_TO__ETC___d12228,
       ifc_main_comp_s6_alpha_lambda_2186_BITS_30_TO__ETC___d12232,
       ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_181_ETC___d11842,
       ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_181_ETC___d11846,
       ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0907_ETC___d10940,
       ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0907_ETC___d11097,
       ifc_main_div_s5_div_x2_0916_BITS_30_TO_23_0917_ETC___d11093,
       ifc_main_exp_s2_exp_stage1_int_res_810_BITS_30_ETC___d1842,
       ifc_main_exp_s2_exp_stage1_int_res_810_BITS_30_ETC___d2189,
       ifc_main_exp_s2_exp_tsum_1_812_BIT_31_596_EQ_I_ETC___d3599,
       ifc_main_exp_s2_exp_tsum_2_923_BIT_31_113_EQ_I_ETC___d5116,
       ifc_main_exp_s2_exp_tsum_3_456_BIT_31_042_EQ_I_ETC___d7045,
       ifc_main_exp_s2_exp_tsum_4_401_BIT_31_382_EQ_I_ETC___d9385,
       ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_82_ETC___d2850,
       ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_82_ETC___d3579,
       ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d3959,
       ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d3961,
       ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d4306,
       ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d5051,
       ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d5492,
       ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d5494,
       ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d5839,
       ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d6200,
       ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d6947,
       ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d7437,
       ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d7439,
       ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d7784,
       ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d8145,
       ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d8508,
       ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d9255,
       ifc_main_exp_s2_opcode_0155_EQ_0b0_0156_OR_ifc_ETC___d10174,
       ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_25_ETC___d30,
       ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_25_ETC___d364,
       sfdlsb__h156029,
       sfdlsb__h17420,
       sfdlsb__h181353,
       sfdlsb__h205396,
       sfdlsb__h221681,
       sfdlsb__h247093,
       sfdlsb__h262218,
       sfdlsb__h278721,
       sfdlsb__h306527,
       sfdlsb__h321652,
       sfdlsb__h336995,
       sfdlsb__h353708,
       sfdlsb__h386153,
       sfdlsb__h401278,
       sfdlsb__h416621,
       sfdlsb__h432174,
       sfdlsb__h4413,
       sfdlsb__h449097,
       sfdlsb__h485055,
       sfdlsb__h585175,
       sfdlsb__h605897,
       sfdlsb__h621066,
       sfdlsb__h636209,
       y__h554207,
       y__h567521;

  // rule RL_ifc_main_comp_s6_tanh_or_sigmoid
  assign WILL_FIRE_RL_ifc_main_comp_s6_tanh_or_sigmoid =
	     (ifc_main_comp_s6_opcode == 2'b0 ||
	      ifc_main_comp_s6_opcode == 2'b01) &&
	     ifc_main_comp_s6_input_valid_comp ;

  // rule RL_ifc_main_comp_s6_lrelu
  assign WILL_FIRE_RL_ifc_main_comp_s6_lrelu =
	     ifc_main_comp_s6_opcode == 2'b10 &&
	     ifc_main_comp_s6_input_valid_comp ;

  // rule RL_ifc_main_comp_s6_selu
  assign WILL_FIRE_RL_ifc_main_comp_s6_selu =
	     ifc_main_comp_s6_opcode == 2'b11 &&
	     ifc_main_comp_s6_input_valid_comp ;

  // rule RL_ifc_main_div_s5_div_1res
  assign WILL_FIRE_RL_ifc_main_div_s5_div_1res =
	     ifc_main_div_s5_opcode == 2'b0 && ifc_main_div_s5_div1_valid ;

  // rule RL_ifc_main_div_s5_div_2res
  assign WILL_FIRE_RL_ifc_main_div_s5_div_2res =
	     ifc_main_div_s5_opcode == 2'b01 && ifc_main_div_s5_div2_valid ;

  // rule RL_ifc_main_div_s5_div2_res
  assign WILL_FIRE_RL_ifc_main_div_s5_div2_res =
	     (ifc_main_div_s5_opcode == 2'b10 ||
	      ifc_main_div_s5_opcode == 2'b11) &&
	     ifc_main_div_s5_input_valid_div ;

  // rule RL_ifc_main_div_s5_div_1
  assign WILL_FIRE_RL_ifc_main_div_s5_div_1 =
	     ifc_main_div_s5_opcode == 2'b0 &&
	     ifc_main_div_s5_input_valid_div ;

  // rule RL_ifc_main_div_s5_div_2
  assign WILL_FIRE_RL_ifc_main_div_s5_div_2 =
	     ifc_main_div_s5_opcode == 2'b01 &&
	     ifc_main_div_s5_input_valid_div ;

  // rule RL_ifc_main_sub_s4_sub2_res
  assign WILL_FIRE_RL_ifc_main_sub_s4_sub2_res =
	     (ifc_main_sub_s4_opcode == 2'b01 ||
	      ifc_main_sub_s4_opcode == 2'b10) &&
	     ifc_main_sub_s4_input_valid_sub ;

  // rule RL_ifc_main_add_s3_add2_res
  assign WILL_FIRE_RL_ifc_main_add_s3_add2_res =
	     (ifc_main_add_s3_opcode == 2'b10 ||
	      ifc_main_add_s3_opcode == 2'b11) &&
	     ifc_main_add_s3_input_valid_add ;

  // rule RL_ifc_main_exp_s2_exp_2
  assign WILL_FIRE_RL_ifc_main_exp_s2_exp_2 =
	     ifc_main_exp_s2_opcode == 2'b10 &&
	     ifc_main_exp_s2_input_valid_exp ;

  // rule RL_ifc_main_factor_s1_tanh
  assign WILL_FIRE_RL_ifc_main_factor_s1_tanh =
	     ifc_main_factor_s1_opcode == 2'b0 &&
	     ifc_main_factor_s1_input_valid_factor ;

  // rule RL_ifc_main_factor_s1_signmoid
  assign WILL_FIRE_RL_ifc_main_factor_s1_signmoid =
	     ifc_main_factor_s1_opcode == 2'b01 &&
	     ifc_main_factor_s1_input_valid_factor ;

  // rule RL_ifc_main_factor_s1_lrelu_or_selu
  assign WILL_FIRE_RL_ifc_main_factor_s1_lrelu_or_selu =
	     (ifc_main_factor_s1_opcode == 2'b10 ||
	      ifc_main_factor_s1_opcode == 2'b11) &&
	     ifc_main_factor_s1_input_valid_factor ;

  // inputs to muxes for submodule ports
  assign MUX_ifc_main_stage_1_valid$write_1__SEL_2 =
	     status == 32'd4 || status == 32'd3 || status == 32'd2 ||
	     status == 32'd1 ||
	     status == 32'd0 ;
  assign MUX_ifc_main_comp_s6_comp_res$write_1__VAL_1 =
	     ifc_main_comp_s6_input_x[31] ?
	       IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11814 :
	       ifc_main_comp_s6_input_x ;
  assign MUX_ifc_main_comp_s6_comp_res$write_1__VAL_2 =
	     ifc_main_comp_s6_input_x[31] ?
	       IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12584 :
	       IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d12185 ;
  assign MUX_ifc_main_exp_s2_exp_result$write_1__VAL_2 =
	     { 1'd1,
	       IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d10146 } ;
  assign MUX_ifc_main_exp_s2_exp_stage0_x$write_1__VAL_2 =
	     { 1'd1, ifc_main_exp_s2_input_x } ;
  assign MUX_ifc_main_exp_s2_exp_stage1_x$write_1__VAL_2 =
	     { 1'd1,
	       IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d691 ?
		 ifc_main_exp_s2_exp_stage0_x[31:0] :
		 IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_93_T_ETC___d1238 } ;
  assign MUX_ifc_main_exp_s2_exp_stage2_x$write_1__VAL_2 =
	     { 1'd1,
	       IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1260 ?
		 ifc_main_exp_s2_exp_stage1_x[31:0] :
		 IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31_262_ETC___d1807 } ;
  assign MUX_ifc_main_exp_s2_exp_tsum_1$write_1__VAL_2 =
	     { 1'd1,
	       NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_ETC___d2785 &&
	       ((ifc_main_exp_s2_exp_stage2_x[30:23] == 8'd255) ?
		  ifc_main_exp_s2_exp_stage2_x[31] :
		  IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2791),
	       IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2808 } ;
  assign MUX_ifc_main_exp_s2_exp_tsum_2$write_1__VAL_2 =
	     { 1'd1,
	       NOT_IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_3_ETC___d3853 &&
	       IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3866,
	       IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3919 } ;
  assign MUX_ifc_main_exp_s2_exp_tsum_3$write_1__VAL_2 =
	     { 1'd1,
	       NOT_IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_3_ETC___d5370 &&
	       IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5383,
	       IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5452 } ;
  assign MUX_ifc_main_exp_s2_exp_tsum_4$write_1__VAL_2 =
	     { 1'd1,
	       NOT_IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_3_ETC___d7299 &&
	       IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7312,
	       IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7397 } ;
  assign MUX_ifc_main_factor_s1_factor_res$write_1__VAL_1 =
	     { (ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_25_ETC___d30 ||
		_theResult___snd_fst_exp__h11962 == 8'd255 ||
		guard__h3871 == 2'b0 ||
		guard__h3871 == 2'b01 ||
		guard__h3871 == 2'b10) ?
		 ifc_main_factor_s1_input_x[31] :
		 guard__h3871 == 2'b11 && ifc_main_factor_s1_input_x[31],
	       ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_25_ETC___d30 ?
		 IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d324 :
		 IF_IF_NOT_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d352 } ;
  assign MUX_ifc_main_factor_s1_factor_res$write_1__VAL_2 =
	     ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_25_ETC___d364 ?
	       { !((ifc_main_factor_s1_input_x[30:23] == 8'd255 &&
		    ifc_main_factor_s1_input_x[22:0] != 23'd0) ^
		   ifc_main_factor_s1_input_x[31]),
		 IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d373 } :
	       { (_theResult___snd_fst_exp__h24969 == 8'd255 ||
		  guard__h16879 == 2'b0 ||
		  guard__h16879 == 2'b01 ||
		  guard__h16879 == 2'b10) ?
		   !ifc_main_factor_s1_input_x[31] :
		   guard__h16879 == 2'b11 && !ifc_main_factor_s1_input_x[31],
		 IF_IF_NOT_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d675 } ;
  assign MUX_ifc_main_factor_s1_factor_res$write_1__VAL_3 =
	     { (ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_25_ETC___d364 ||
		_theResult___snd_fst_exp__h24969 == 8'd255 ||
		guard__h16879 == 2'b0 ||
		guard__h16879 == 2'b01 ||
		guard__h16879 == 2'b10) ?
		 ifc_main_factor_s1_input_x[31] :
		 guard__h16879 == 2'b11 && ifc_main_factor_s1_input_x[31],
	       ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_25_ETC___d364 ?
		 IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d373 :
		 IF_IF_NOT_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d675 } ;

  // inlined wires
  assign ifc_main_add_s3_add_rg_stage_valid_0_1$whas =
	     (ifc_main_add_s3_opcode == 2'b0 ||
	      ifc_main_add_s3_opcode == 2'b01) &&
	     ifc_main_add_s3_input_valid_add ;
  assign ifc_main_sub_s4_sub_rg_stage_valid_0_1$whas =
	     (ifc_main_sub_s4_opcode == 2'b0 ||
	      ifc_main_sub_s4_opcode == 2'b11) &&
	     ifc_main_sub_s4_input_valid_sub ;
  assign ifc_main_exp_s2_exp_en_stage1$whas =
	     (ifc_main_exp_s2_opcode == 2'b0 ||
	      ifc_main_exp_s2_opcode == 2'b01 ||
	      ifc_main_exp_s2_opcode == 2'b11) &&
	     ifc_main_exp_s2_input_valid_exp ;

  // register ifc_main_add_s3_add1_valid
  assign ifc_main_add_s3_add1_valid$D_IN = 1'd1 ;
  assign ifc_main_add_s3_add1_valid$EN =
	     ifc_main_add_s3_add_rg_stage_valid_0_1$whas ;

  // register ifc_main_add_s3_add2_valid
  assign ifc_main_add_s3_add2_valid$D_IN = 1'd1 ;
  assign ifc_main_add_s3_add2_valid$EN = ifc_main_add_s3_add1_valid ;

  // register ifc_main_add_s3_add3_valid
  assign ifc_main_add_s3_add3_valid$D_IN = 1'd1 ;
  assign ifc_main_add_s3_add3_valid$EN = ifc_main_add_s3_add2_valid ;

  // register ifc_main_add_s3_add4_valid
  assign ifc_main_add_s3_add4_valid$D_IN = 1'd1 ;
  assign ifc_main_add_s3_add4_valid$EN = ifc_main_add_s3_add3_valid ;

  // register ifc_main_add_s3_add_res
  assign ifc_main_add_s3_add_res$D_IN =
	     WILL_FIRE_RL_ifc_main_add_s3_add2_res ?
	       ifc_main_add_s3_input_x :
	       ifc_main_add_s3_add_rg_stage_out_3[36:5] ;
  assign ifc_main_add_s3_add_res$EN =
	     WILL_FIRE_RL_ifc_main_add_s3_add2_res ||
	     (ifc_main_add_s3_opcode == 2'b0 ||
	      ifc_main_add_s3_opcode == 2'b01) &&
	     ifc_main_add_s3_input_valid_add &&
	     ifc_main_add_s3_add4_valid ;

  // register ifc_main_add_s3_add_rg_stage_out_0
  assign ifc_main_add_s3_add_rg_stage_out_0$D_IN =
	     { (t_exp__h561664 != 8'd255 || t_sfd__h561665 == 23'd0) &&
	       (t_exp__h561664 != 8'd0 || t_sfd__h561665 != 23'd0 ||
		IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10470 ||
		!ifc_main_add_s3_input_x[31]) &&
	       IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10485,
	       IF_IF_ifc_main_add_s3_input_x_0205_BITS_30_TO__ETC___d10519,
	       ifc_main_add_s3_input_x[30:23] == 8'd255 &&
	       ifc_main_add_s3_input_x[22:0] != 23'd0 &&
	       !ifc_main_add_s3_input_x[22],
	       1'd0,
	       IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10524,
	       NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_23_ETC___d10529,
	       IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10470 } ;
  assign ifc_main_add_s3_add_rg_stage_out_0$EN =
	     ifc_main_add_s3_add_rg_stage_valid_0_1$whas ;

  // register ifc_main_add_s3_add_rg_stage_out_1
  assign ifc_main_add_s3_add_rg_stage_out_1$D_IN =
	     ifc_main_add_s3_add_rg_stage_out_0 ;
  assign ifc_main_add_s3_add_rg_stage_out_1$EN = 1'd1 ;

  // register ifc_main_add_s3_add_rg_stage_out_2
  assign ifc_main_add_s3_add_rg_stage_out_2$D_IN =
	     ifc_main_add_s3_add_rg_stage_out_1 ;
  assign ifc_main_add_s3_add_rg_stage_out_2$EN = 1'd1 ;

  // register ifc_main_add_s3_add_rg_stage_out_3
  assign ifc_main_add_s3_add_rg_stage_out_3$D_IN =
	     ifc_main_add_s3_add_rg_stage_out_2 ;
  assign ifc_main_add_s3_add_rg_stage_out_3$EN = 1'd1 ;

  // register ifc_main_add_s3_add_rg_stage_valid_0
  assign ifc_main_add_s3_add_rg_stage_valid_0$D_IN =
	     ifc_main_add_s3_add_rg_stage_valid_0_1$whas ;
  assign ifc_main_add_s3_add_rg_stage_valid_0$EN = 1'd1 ;

  // register ifc_main_add_s3_add_rg_stage_valid_1
  assign ifc_main_add_s3_add_rg_stage_valid_1$D_IN =
	     ifc_main_add_s3_add_rg_stage_valid_0 ;
  assign ifc_main_add_s3_add_rg_stage_valid_1$EN = 1'd1 ;

  // register ifc_main_add_s3_add_rg_stage_valid_2
  assign ifc_main_add_s3_add_rg_stage_valid_2$D_IN =
	     ifc_main_add_s3_add_rg_stage_valid_1 ;
  assign ifc_main_add_s3_add_rg_stage_valid_2$EN = 1'd1 ;

  // register ifc_main_add_s3_add_rg_stage_valid_3
  assign ifc_main_add_s3_add_rg_stage_valid_3$D_IN =
	     ifc_main_add_s3_add_rg_stage_valid_2 ;
  assign ifc_main_add_s3_add_rg_stage_valid_3$EN = 1'd1 ;

  // register ifc_main_add_s3_exp_pass
  assign ifc_main_add_s3_exp_pass$D_IN = ifc_main_exp_s2_exp_res ;
  assign ifc_main_add_s3_exp_pass$EN = ifc_main_stage_3_valid ;

  // register ifc_main_add_s3_in
  assign ifc_main_add_s3_in$D_IN = ifc_main_exp_s2_in ;
  assign ifc_main_add_s3_in$EN = ifc_main_stage_3_valid ;

  // register ifc_main_add_s3_input_valid_add
  assign ifc_main_add_s3_input_valid_add$D_IN = 1'd1 ;
  assign ifc_main_add_s3_input_valid_add$EN = ifc_main_stage_3_valid ;

  // register ifc_main_add_s3_input_x
  assign ifc_main_add_s3_input_x$D_IN = ifc_main_exp_s2_exp_res ;
  assign ifc_main_add_s3_input_x$EN = ifc_main_stage_3_valid ;

  // register ifc_main_add_s3_opcode
  assign ifc_main_add_s3_opcode$D_IN = ifc_main_opcode ;
  assign ifc_main_add_s3_opcode$EN = ifc_main_stage_3_valid ;

  // register ifc_main_comp_s6_alpha
  assign ifc_main_comp_s6_alpha$D_IN = 32'h0 ;
  assign ifc_main_comp_s6_alpha$EN = 1'b0 ;

  // register ifc_main_comp_s6_alpha_lambda
  assign ifc_main_comp_s6_alpha_lambda$D_IN = 32'h0 ;
  assign ifc_main_comp_s6_alpha_lambda$EN = 1'b0 ;

  // register ifc_main_comp_s6_comp_res
  always@(WILL_FIRE_RL_ifc_main_comp_s6_lrelu or
	  MUX_ifc_main_comp_s6_comp_res$write_1__VAL_1 or
	  WILL_FIRE_RL_ifc_main_comp_s6_selu or
	  MUX_ifc_main_comp_s6_comp_res$write_1__VAL_2 or
	  WILL_FIRE_RL_ifc_main_comp_s6_tanh_or_sigmoid or
	  ifc_main_comp_s6_div_Res)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ifc_main_comp_s6_lrelu:
	  ifc_main_comp_s6_comp_res$D_IN =
	      MUX_ifc_main_comp_s6_comp_res$write_1__VAL_1;
      WILL_FIRE_RL_ifc_main_comp_s6_selu:
	  ifc_main_comp_s6_comp_res$D_IN =
	      MUX_ifc_main_comp_s6_comp_res$write_1__VAL_2;
      WILL_FIRE_RL_ifc_main_comp_s6_tanh_or_sigmoid:
	  ifc_main_comp_s6_comp_res$D_IN = ifc_main_comp_s6_div_Res;
      default: ifc_main_comp_s6_comp_res$D_IN =
		   32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ifc_main_comp_s6_comp_res$EN =
	     WILL_FIRE_RL_ifc_main_comp_s6_lrelu ||
	     WILL_FIRE_RL_ifc_main_comp_s6_selu ||
	     WILL_FIRE_RL_ifc_main_comp_s6_tanh_or_sigmoid ;

  // register ifc_main_comp_s6_div_Res
  assign ifc_main_comp_s6_div_Res$D_IN = ifc_main_div_s5_div_res ;
  assign ifc_main_comp_s6_div_Res$EN = ifc_main_stage_6_valid ;

  // register ifc_main_comp_s6_input_valid_comp
  assign ifc_main_comp_s6_input_valid_comp$D_IN = 1'd1 ;
  assign ifc_main_comp_s6_input_valid_comp$EN = ifc_main_stage_6_valid ;

  // register ifc_main_comp_s6_input_x
  assign ifc_main_comp_s6_input_x$D_IN = ifc_main_div_s5_in ;
  assign ifc_main_comp_s6_input_x$EN = ifc_main_stage_6_valid ;

  // register ifc_main_comp_s6_lambda
  assign ifc_main_comp_s6_lambda$D_IN = 32'h0 ;
  assign ifc_main_comp_s6_lambda$EN = 1'b0 ;

  // register ifc_main_comp_s6_opcode
  assign ifc_main_comp_s6_opcode$D_IN = ifc_main_opcode ;
  assign ifc_main_comp_s6_opcode$EN = ifc_main_stage_6_valid ;

  // register ifc_main_comp_s6_sub_Res
  assign ifc_main_comp_s6_sub_Res$D_IN = ifc_main_div_s5_sub_pass ;
  assign ifc_main_comp_s6_sub_Res$EN = ifc_main_stage_6_valid ;

  // register ifc_main_comp_s6_y
  assign ifc_main_comp_s6_y$D_IN = 32'h0 ;
  assign ifc_main_comp_s6_y$EN = 1'b0 ;

  // register ifc_main_cycle
  assign ifc_main_cycle$D_IN = ifc_main_cycle + 32'd1 ;
  assign ifc_main_cycle$EN = 1'd1 ;

  // register ifc_main_delay_disable_stage_1_valid
  assign ifc_main_delay_disable_stage_1_valid$D_IN = 1'b0 ;
  assign ifc_main_delay_disable_stage_1_valid$EN = 1'b0 ;

  // register ifc_main_delay_valid
  assign ifc_main_delay_valid$D_IN = !(!ifc_main_stage_6_valid) ;
  assign ifc_main_delay_valid$EN = 1'b1 ;

  // register ifc_main_div_s5_div1_valid
  assign ifc_main_div_s5_div1_valid$D_IN = 1'd1 ;
  assign ifc_main_div_s5_div1_valid$EN = WILL_FIRE_RL_ifc_main_div_s5_div_1 ;

  // register ifc_main_div_s5_div2_valid
  assign ifc_main_div_s5_div2_valid$D_IN = 1'd1 ;
  assign ifc_main_div_s5_div2_valid$EN = WILL_FIRE_RL_ifc_main_div_s5_div_2 ;

  // register ifc_main_div_s5_div_res
  assign ifc_main_div_s5_div_res$D_IN =
	     WILL_FIRE_RL_ifc_main_div_s5_div2_res ?
	       ifc_main_div_s5_input_x :
	       ifc_main_div_s5_div_y ;
  assign ifc_main_div_s5_div_res$EN =
	     WILL_FIRE_RL_ifc_main_div_s5_div2_res ||
	     WILL_FIRE_RL_ifc_main_div_s5_div_2res ||
	     WILL_FIRE_RL_ifc_main_div_s5_div_1res ;

  // register ifc_main_div_s5_div_x1
  assign ifc_main_div_s5_div_x1$D_IN =
	     WILL_FIRE_RL_ifc_main_div_s5_div_1 ?
	       ifc_main_div_s5_input_x :
	       32'd1065353216 ;
  assign ifc_main_div_s5_div_x1$EN =
	     WILL_FIRE_RL_ifc_main_div_s5_div_1 ||
	     WILL_FIRE_RL_ifc_main_div_s5_div_2 ;

  // register ifc_main_div_s5_div_x2
  assign ifc_main_div_s5_div_x2$D_IN = ifc_main_div_s5_input_z ;
  assign ifc_main_div_s5_div_x2$EN =
	     WILL_FIRE_RL_ifc_main_div_s5_div_2 ||
	     WILL_FIRE_RL_ifc_main_div_s5_div_1 ;

  // register ifc_main_div_s5_div_y
  assign ifc_main_div_s5_div_y$D_IN =
	     ((_theResult___snd_fst_exp__h584889 == 8'd255) ?
		rsfd__h575833[28:27] != 2'b0 ||
		ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0907_ETC___d11097 :
		ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0907_ETC___d11097) ?
	       IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_2_ETC___d11162 :
	       { (_theResult_____1_fst_exp__h590779 == 8'd255 ||
		  guard__h585955 == 2'b0 ||
		  guard__h585955 == 2'b01 ||
		  guard__h585955 == 2'b10) ?
		   NOT_ifc_main_div_s5_div_x1_0906_BIT_31_1142_EQ_ETC___d11145 :
		   guard__h585955 == 2'b11 &&
		   NOT_ifc_main_div_s5_div_x1_0906_BIT_31_1142_EQ_ETC___d11145,
		 IF_IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_3_ETC___d11386 } ;
  assign ifc_main_div_s5_div_y$EN = 1'd1 ;

  // register ifc_main_div_s5_in
  assign ifc_main_div_s5_in$D_IN = ifc_main_sub_s4_in ;
  assign ifc_main_div_s5_in$EN = ifc_main_stage_5_valid ;

  // register ifc_main_div_s5_input_valid_div
  assign ifc_main_div_s5_input_valid_div$D_IN = 1'd1 ;
  assign ifc_main_div_s5_input_valid_div$EN = ifc_main_stage_5_valid ;

  // register ifc_main_div_s5_input_x
  assign ifc_main_div_s5_input_x$D_IN = ifc_main_sub_s4_sub_res ;
  assign ifc_main_div_s5_input_x$EN = ifc_main_stage_5_valid ;

  // register ifc_main_div_s5_input_z
  assign ifc_main_div_s5_input_z$D_IN = ifc_main_sub_s4_add_pass ;
  assign ifc_main_div_s5_input_z$EN = ifc_main_stage_5_valid ;

  // register ifc_main_div_s5_opcode
  assign ifc_main_div_s5_opcode$D_IN = ifc_main_opcode ;
  assign ifc_main_div_s5_opcode$EN = ifc_main_stage_5_valid ;

  // register ifc_main_div_s5_sub_pass
  assign ifc_main_div_s5_sub_pass$D_IN = ifc_main_sub_s4_sub_res ;
  assign ifc_main_div_s5_sub_pass$EN = ifc_main_stage_5_valid ;

  // register ifc_main_exp_s2_exp1_valid
  assign ifc_main_exp_s2_exp1_valid$D_IN = 1'd1 ;
  assign ifc_main_exp_s2_exp1_valid$EN = ifc_main_exp_s2_exp_en_stage1$whas ;

  // register ifc_main_exp_s2_exp2_valid
  assign ifc_main_exp_s2_exp2_valid$D_IN = 1'd1 ;
  assign ifc_main_exp_s2_exp2_valid$EN = ifc_main_exp_s2_exp1_valid ;

  // register ifc_main_exp_s2_exp3_valid
  assign ifc_main_exp_s2_exp3_valid$D_IN = 1'd1 ;
  assign ifc_main_exp_s2_exp3_valid$EN = ifc_main_exp_s2_exp2_valid ;

  // register ifc_main_exp_s2_exp4_valid
  assign ifc_main_exp_s2_exp4_valid$D_IN = 1'd1 ;
  assign ifc_main_exp_s2_exp4_valid$EN = ifc_main_exp_s2_exp3_valid ;

  // register ifc_main_exp_s2_exp5_valid
  assign ifc_main_exp_s2_exp5_valid$D_IN = 1'd1 ;
  assign ifc_main_exp_s2_exp5_valid$EN = ifc_main_exp_s2_exp4_valid ;

  // register ifc_main_exp_s2_exp6_valid
  assign ifc_main_exp_s2_exp6_valid$D_IN = 1'd1 ;
  assign ifc_main_exp_s2_exp6_valid$EN = ifc_main_exp_s2_exp5_valid ;

  // register ifc_main_exp_s2_exp_res
  assign ifc_main_exp_s2_exp_res$D_IN =
	     WILL_FIRE_RL_ifc_main_exp_s2_exp_2 ?
	       ifc_main_exp_s2_input_x :
	       ifc_main_exp_s2_exp_result[31:0] ;
  assign ifc_main_exp_s2_exp_res$EN =
	     WILL_FIRE_RL_ifc_main_exp_s2_exp_2 ||
	     ifc_main_exp_s2_exp_result[32] &&
	     ifc_main_exp_s2_opcode_0155_EQ_0b0_0156_OR_ifc_ETC___d10174 ;

  // register ifc_main_exp_s2_exp_result
  assign ifc_main_exp_s2_exp_result$D_IN =
	     (!ifc_main_exp_s2_exp_tsum_4[32]) ?
	       33'h0AAAAAAAA :
	       MUX_ifc_main_exp_s2_exp_result$write_1__VAL_2 ;
  assign ifc_main_exp_s2_exp_result$EN = 1'b1 ;

  // register ifc_main_exp_s2_exp_stage0_x
  assign ifc_main_exp_s2_exp_stage0_x$D_IN =
	     (!ifc_main_exp_s2_exp_en_stage1$whas) ?
	       33'h0AAAAAAAA :
	       MUX_ifc_main_exp_s2_exp_stage0_x$write_1__VAL_2 ;
  assign ifc_main_exp_s2_exp_stage0_x$EN =
	     !ifc_main_exp_s2_exp_en_stage1$whas ||
	     ifc_main_exp_s2_exp_en_stage1$whas &&
	     ifc_main_exp_s2_exp_en_stage1$whas ;

  // register ifc_main_exp_s2_exp_stage1_int_res
  assign ifc_main_exp_s2_exp_stage1_int_res$D_IN =
	     IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d691 ?
	       32'd1065353216 :
	       { 1'd0,
		 ifc_main_exp_s2_exp_stage0_x[31] ?
		   ((IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[7:3] ==
		     5'd0) ?
		      ((IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[2] &&
			!IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[1] &&
			!IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[0]) ?
			 31'd871499130 :
			 ((IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[1] &&
			   IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[0]) ?
			    31'd967811824 :
			    (IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[1] ?
			       31'd1016457697 :
			       (IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[0] ?
				  31'd1040858480 :
				  31'd1052535422)))) :
		      31'd677700629) :
		   ((IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[7:3] ==
		     5'd0) ?
		      ((IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[2] &&
			!IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[1] &&
			!IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[0]) ?
			 31'd1258773973 :
			 ((IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[1] &&
			   IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[0]) ?
			    31'd1161439174 :
			    (IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[1] ?
			       31'd1113214156 :
			       (IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[0] ?
				  31'd1089233485 :
				  31'd1076753334)))) :
		      31'd1452222514) } ;
  assign ifc_main_exp_s2_exp_stage1_int_res$EN =
	     ifc_main_exp_s2_exp_stage0_x[32] ;

  // register ifc_main_exp_s2_exp_stage1_x
  assign ifc_main_exp_s2_exp_stage1_x$D_IN =
	     (!ifc_main_exp_s2_exp_stage0_x[32]) ?
	       33'h0AAAAAAAA :
	       MUX_ifc_main_exp_s2_exp_stage1_x$write_1__VAL_2 ;
  assign ifc_main_exp_s2_exp_stage1_x$EN = 1'b1 ;

  // register ifc_main_exp_s2_exp_stage2_int_res
  assign ifc_main_exp_s2_exp_stage2_int_res$D_IN =
	     IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1260 ?
	       ifc_main_exp_s2_exp_stage1_int_res :
	       (ifc_main_exp_s2_exp_stage1_x[31] ?
		  IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2173 :
		  IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2506) ;
  assign ifc_main_exp_s2_exp_stage2_int_res$EN =
	     ifc_main_exp_s2_exp_stage1_x[32] ;

  // register ifc_main_exp_s2_exp_stage2_x
  assign ifc_main_exp_s2_exp_stage2_x$D_IN =
	     (!ifc_main_exp_s2_exp_stage1_x[32]) ?
	       33'h0AAAAAAAA :
	       MUX_ifc_main_exp_s2_exp_stage2_x$write_1__VAL_2 ;
  assign ifc_main_exp_s2_exp_stage2_x$EN = 1'b1 ;

  // register ifc_main_exp_s2_exp_stage3_int_res
  assign ifc_main_exp_s2_exp_stage3_int_res$D_IN =
	     ifc_main_exp_s2_exp_stage2_int_res ;
  assign ifc_main_exp_s2_exp_stage3_int_res$EN =
	     ifc_main_exp_s2_exp_stage2_x[32] ;

  // register ifc_main_exp_s2_exp_stage4_int_res
  assign ifc_main_exp_s2_exp_stage4_int_res$D_IN =
	     ifc_main_exp_s2_exp_stage3_int_res ;
  assign ifc_main_exp_s2_exp_stage4_int_res$EN =
	     ifc_main_exp_s2_exp_tsum_1[32] ;

  // register ifc_main_exp_s2_exp_stage5_int_res
  assign ifc_main_exp_s2_exp_stage5_int_res$D_IN =
	     ifc_main_exp_s2_exp_stage4_int_res ;
  assign ifc_main_exp_s2_exp_stage5_int_res$EN =
	     ifc_main_exp_s2_exp_tsum_2[32] ;

  // register ifc_main_exp_s2_exp_stage6_int_res
  assign ifc_main_exp_s2_exp_stage6_int_res$D_IN =
	     ifc_main_exp_s2_exp_stage5_int_res ;
  assign ifc_main_exp_s2_exp_stage6_int_res$EN =
	     ifc_main_exp_s2_exp_tsum_3[32] ;

  // register ifc_main_exp_s2_exp_tsum_1
  assign ifc_main_exp_s2_exp_tsum_1$D_IN =
	     (!ifc_main_exp_s2_exp_stage2_x[32]) ?
	       33'h0AAAAAAAA :
	       MUX_ifc_main_exp_s2_exp_tsum_1$write_1__VAL_2 ;
  assign ifc_main_exp_s2_exp_tsum_1$EN = 1'b1 ;

  // register ifc_main_exp_s2_exp_tsum_2
  assign ifc_main_exp_s2_exp_tsum_2$D_IN =
	     (!ifc_main_exp_s2_exp_tsum_1[32]) ?
	       33'h0AAAAAAAA :
	       MUX_ifc_main_exp_s2_exp_tsum_2$write_1__VAL_2 ;
  assign ifc_main_exp_s2_exp_tsum_2$EN = 1'b1 ;

  // register ifc_main_exp_s2_exp_tsum_3
  assign ifc_main_exp_s2_exp_tsum_3$D_IN =
	     (!ifc_main_exp_s2_exp_tsum_2[32]) ?
	       33'h0AAAAAAAA :
	       MUX_ifc_main_exp_s2_exp_tsum_3$write_1__VAL_2 ;
  assign ifc_main_exp_s2_exp_tsum_3$EN = 1'b1 ;

  // register ifc_main_exp_s2_exp_tsum_4
  assign ifc_main_exp_s2_exp_tsum_4$D_IN =
	     (!ifc_main_exp_s2_exp_tsum_3[32]) ?
	       33'h0AAAAAAAA :
	       MUX_ifc_main_exp_s2_exp_tsum_4$write_1__VAL_2 ;
  assign ifc_main_exp_s2_exp_tsum_4$EN = 1'b1 ;

  // register ifc_main_exp_s2_exp_txv_1
  assign ifc_main_exp_s2_exp_txv_1$D_IN = ifc_main_exp_s2_exp_stage2_x[31:0] ;
  assign ifc_main_exp_s2_exp_txv_1$EN = ifc_main_exp_s2_exp_stage2_x[32] ;

  // register ifc_main_exp_s2_exp_txv_2
  assign ifc_main_exp_s2_exp_txv_2$D_IN = ifc_main_exp_s2_exp_txv_1 ;
  assign ifc_main_exp_s2_exp_txv_2$EN = ifc_main_exp_s2_exp_tsum_1[32] ;

  // register ifc_main_exp_s2_exp_txv_3
  assign ifc_main_exp_s2_exp_txv_3$D_IN = ifc_main_exp_s2_exp_txv_2 ;
  assign ifc_main_exp_s2_exp_txv_3$EN = ifc_main_exp_s2_exp_tsum_2[32] ;

  // register ifc_main_exp_s2_exp_txv_4
  assign ifc_main_exp_s2_exp_txv_4$D_IN = ifc_main_exp_s2_exp_txv_3 ;
  assign ifc_main_exp_s2_exp_txv_4$EN = ifc_main_exp_s2_exp_tsum_3[32] ;

  // register ifc_main_exp_s2_in
  assign ifc_main_exp_s2_in$D_IN = ifc_main_factor_s1_in ;
  assign ifc_main_exp_s2_in$EN = ifc_main_stage_2_valid ;

  // register ifc_main_exp_s2_input_valid_exp
  assign ifc_main_exp_s2_input_valid_exp$D_IN = 1'd1 ;
  assign ifc_main_exp_s2_input_valid_exp$EN = ifc_main_stage_2_valid ;

  // register ifc_main_exp_s2_input_x
  assign ifc_main_exp_s2_input_x$D_IN = ifc_main_factor_s1_factor_res ;
  assign ifc_main_exp_s2_input_x$EN = ifc_main_stage_2_valid ;

  // register ifc_main_exp_s2_opcode
  assign ifc_main_exp_s2_opcode$D_IN = ifc_main_opcode ;
  assign ifc_main_exp_s2_opcode$EN = ifc_main_stage_2_valid ;

  // register ifc_main_factor_res
  assign ifc_main_factor_res$D_IN = 32'h0 ;
  assign ifc_main_factor_res$EN = 1'b0 ;

  // register ifc_main_factor_s1_factor_res
  always@(WILL_FIRE_RL_ifc_main_factor_s1_tanh or
	  MUX_ifc_main_factor_s1_factor_res$write_1__VAL_1 or
	  WILL_FIRE_RL_ifc_main_factor_s1_signmoid or
	  MUX_ifc_main_factor_s1_factor_res$write_1__VAL_2 or
	  WILL_FIRE_RL_ifc_main_factor_s1_lrelu_or_selu or
	  MUX_ifc_main_factor_s1_factor_res$write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ifc_main_factor_s1_tanh:
	  ifc_main_factor_s1_factor_res$D_IN =
	      MUX_ifc_main_factor_s1_factor_res$write_1__VAL_1;
      WILL_FIRE_RL_ifc_main_factor_s1_signmoid:
	  ifc_main_factor_s1_factor_res$D_IN =
	      MUX_ifc_main_factor_s1_factor_res$write_1__VAL_2;
      WILL_FIRE_RL_ifc_main_factor_s1_lrelu_or_selu:
	  ifc_main_factor_s1_factor_res$D_IN =
	      MUX_ifc_main_factor_s1_factor_res$write_1__VAL_3;
      default: ifc_main_factor_s1_factor_res$D_IN =
		   32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ifc_main_factor_s1_factor_res$EN =
	     WILL_FIRE_RL_ifc_main_factor_s1_tanh ||
	     WILL_FIRE_RL_ifc_main_factor_s1_signmoid ||
	     WILL_FIRE_RL_ifc_main_factor_s1_lrelu_or_selu ;

  // register ifc_main_factor_s1_in
  assign ifc_main_factor_s1_in$D_IN = ifc_main_input_x ;
  assign ifc_main_factor_s1_in$EN = ifc_main_stage_1_valid ;

  // register ifc_main_factor_s1_input_valid_factor
  assign ifc_main_factor_s1_input_valid_factor$D_IN = 1'd1 ;
  assign ifc_main_factor_s1_input_valid_factor$EN = ifc_main_stage_1_valid ;

  // register ifc_main_factor_s1_input_x
  assign ifc_main_factor_s1_input_x$D_IN = ifc_main_input_x ;
  assign ifc_main_factor_s1_input_x$EN = ifc_main_stage_1_valid ;

  // register ifc_main_factor_s1_opcode
  assign ifc_main_factor_s1_opcode$D_IN = ifc_main_opcode ;
  assign ifc_main_factor_s1_opcode$EN = ifc_main_stage_1_valid ;

  // register ifc_main_input_x
  always@(status)
  begin
    case (1'b1) // synopsys parallel_case
      status == 32'd0: ifc_main_input_x$D_IN = 32'd1075000115;
      status == 32'd1: ifc_main_input_x$D_IN = 32'd1079194419;
      status == 32'd2: ifc_main_input_x$D_IN = 32'd1089051033;
      status == 32'd3: ifc_main_input_x$D_IN = 32'd1092930764;
      status == 32'd4: ifc_main_input_x$D_IN = 32'd1098173644;
      default: ifc_main_input_x$D_IN = 32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ifc_main_input_x$EN =
	     status == 32'd0 || status == 32'd1 || status == 32'd2 ||
	     status == 32'd3 ||
	     status == 32'd4 ;

  // register ifc_main_opcode
  assign ifc_main_opcode$D_IN = 2'b11 ;
  assign ifc_main_opcode$EN = MUX_ifc_main_stage_1_valid$write_1__SEL_2 ;

  // register ifc_main_result_valid
  assign ifc_main_result_valid$D_IN = !(!ifc_main_delay_valid) ;
  assign ifc_main_result_valid$EN = 1'b1 ;

  // register ifc_main_return_valid
  assign ifc_main_return_valid$D_IN = 1'b0 ;
  assign ifc_main_return_valid$EN = 1'b0 ;

  // register ifc_main_s_1
  assign ifc_main_s_1$D_IN = ifc_main_factor_s1_factor_res ;
  assign ifc_main_s_1$EN = ifc_main_stage_2_valid ;

  // register ifc_main_s_2
  assign ifc_main_s_2$D_IN = ifc_main_exp_s2_exp_res ;
  assign ifc_main_s_2$EN = ifc_main_stage_3_valid ;

  // register ifc_main_s_3
  assign ifc_main_s_3$D_IN = ifc_main_add_s3_add_res ;
  assign ifc_main_s_3$EN = ifc_main_stage_4_valid ;

  // register ifc_main_s_4
  assign ifc_main_s_4$D_IN = ifc_main_sub_s4_sub_res ;
  assign ifc_main_s_4$EN = ifc_main_stage_5_valid ;

  // register ifc_main_s_5
  assign ifc_main_s_5$D_IN = ifc_main_div_s5_div_res ;
  assign ifc_main_s_5$EN = ifc_main_stage_6_valid ;

  // register ifc_main_s_6
  assign ifc_main_s_6$D_IN = 32'h0 ;
  assign ifc_main_s_6$EN = 1'b0 ;

  // register ifc_main_stage_1_valid
  assign ifc_main_stage_1_valid$D_IN =
	     !(!MUX_ifc_main_stage_1_valid$write_1__SEL_2) ;
  assign ifc_main_stage_1_valid$EN =
	     !MUX_ifc_main_stage_1_valid$write_1__SEL_2 || status == 32'd4 ||
	     status == 32'd3 ||
	     status == 32'd2 ||
	     status == 32'd1 ||
	     status == 32'd0 ;

  // register ifc_main_stage_2_valid
  assign ifc_main_stage_2_valid$D_IN = !(!ifc_main_stage_1_valid) ;
  assign ifc_main_stage_2_valid$EN = 1'b1 ;

  // register ifc_main_stage_3_valid
  assign ifc_main_stage_3_valid$D_IN = !(!ifc_main_stage_2_valid) ;
  assign ifc_main_stage_3_valid$EN = 1'b1 ;

  // register ifc_main_stage_4_valid
  assign ifc_main_stage_4_valid$D_IN = !(!ifc_main_stage_3_valid) ;
  assign ifc_main_stage_4_valid$EN = 1'b1 ;

  // register ifc_main_stage_5_valid
  assign ifc_main_stage_5_valid$D_IN = !(!ifc_main_stage_4_valid) ;
  assign ifc_main_stage_5_valid$EN = 1'b1 ;

  // register ifc_main_stage_6_valid
  assign ifc_main_stage_6_valid$D_IN = !(!ifc_main_stage_5_valid) ;
  assign ifc_main_stage_6_valid$EN = 1'b1 ;

  // register ifc_main_sub_s4_add_pass
  assign ifc_main_sub_s4_add_pass$D_IN = ifc_main_add_s3_add_res ;
  assign ifc_main_sub_s4_add_pass$EN = ifc_main_stage_4_valid ;

  // register ifc_main_sub_s4_in
  assign ifc_main_sub_s4_in$D_IN = ifc_main_add_s3_in ;
  assign ifc_main_sub_s4_in$EN = ifc_main_stage_4_valid ;

  // register ifc_main_sub_s4_input_valid_sub
  assign ifc_main_sub_s4_input_valid_sub$D_IN = 1'd1 ;
  assign ifc_main_sub_s4_input_valid_sub$EN = ifc_main_stage_4_valid ;

  // register ifc_main_sub_s4_input_x
  assign ifc_main_sub_s4_input_x$D_IN = ifc_main_add_s3_exp_pass ;
  assign ifc_main_sub_s4_input_x$EN = ifc_main_stage_4_valid ;

  // register ifc_main_sub_s4_opcode
  assign ifc_main_sub_s4_opcode$D_IN = ifc_main_opcode ;
  assign ifc_main_sub_s4_opcode$EN = ifc_main_stage_4_valid ;

  // register ifc_main_sub_s4_sub1_valid
  assign ifc_main_sub_s4_sub1_valid$D_IN = 1'd1 ;
  assign ifc_main_sub_s4_sub1_valid$EN =
	     ifc_main_sub_s4_sub_rg_stage_valid_0_1$whas ;

  // register ifc_main_sub_s4_sub2_valid
  assign ifc_main_sub_s4_sub2_valid$D_IN = 1'd1 ;
  assign ifc_main_sub_s4_sub2_valid$EN = ifc_main_sub_s4_sub1_valid ;

  // register ifc_main_sub_s4_sub3_valid
  assign ifc_main_sub_s4_sub3_valid$D_IN = 1'd1 ;
  assign ifc_main_sub_s4_sub3_valid$EN = ifc_main_sub_s4_sub2_valid ;

  // register ifc_main_sub_s4_sub4_valid
  assign ifc_main_sub_s4_sub4_valid$D_IN = 1'd1 ;
  assign ifc_main_sub_s4_sub4_valid$EN = ifc_main_sub_s4_sub3_valid ;

  // register ifc_main_sub_s4_sub_res
  assign ifc_main_sub_s4_sub_res$D_IN =
	     WILL_FIRE_RL_ifc_main_sub_s4_sub2_res ?
	       ifc_main_sub_s4_input_x :
	       ifc_main_sub_s4_sub_rg_stage_out_3[36:5] ;
  assign ifc_main_sub_s4_sub_res$EN =
	     WILL_FIRE_RL_ifc_main_sub_s4_sub2_res ||
	     (ifc_main_sub_s4_opcode == 2'b0 ||
	      ifc_main_sub_s4_opcode == 2'b11) &&
	     ifc_main_sub_s4_input_valid_sub &&
	     ifc_main_sub_s4_sub4_valid ;

  // register ifc_main_sub_s4_sub_rg_stage_out_0
  assign ifc_main_sub_s4_sub_rg_stage_out_0$D_IN =
	     { (t_exp__h574947 != 8'd255 || t_sfd__h574948 == 23'd0) &&
	       (t_exp__h574947 != 8'd0 || t_sfd__h574948 != 23'd0 ||
		IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10837 ||
		ifc_main_sub_s4_input_x[31]) &&
	       IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10846,
	       IF_IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO__ETC___d10881,
	       ifc_main_sub_s4_input_x[30:23] == 8'd255 &&
	       ifc_main_sub_s4_input_x[22:0] != 23'd0 &&
	       !ifc_main_sub_s4_input_x[22],
	       1'd0,
	       IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10886,
	       NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23_ETC___d10891,
	       IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10837 } ;
  assign ifc_main_sub_s4_sub_rg_stage_out_0$EN =
	     ifc_main_sub_s4_sub_rg_stage_valid_0_1$whas ;

  // register ifc_main_sub_s4_sub_rg_stage_out_1
  assign ifc_main_sub_s4_sub_rg_stage_out_1$D_IN =
	     ifc_main_sub_s4_sub_rg_stage_out_0 ;
  assign ifc_main_sub_s4_sub_rg_stage_out_1$EN = 1'd1 ;

  // register ifc_main_sub_s4_sub_rg_stage_out_2
  assign ifc_main_sub_s4_sub_rg_stage_out_2$D_IN =
	     ifc_main_sub_s4_sub_rg_stage_out_1 ;
  assign ifc_main_sub_s4_sub_rg_stage_out_2$EN = 1'd1 ;

  // register ifc_main_sub_s4_sub_rg_stage_out_3
  assign ifc_main_sub_s4_sub_rg_stage_out_3$D_IN =
	     ifc_main_sub_s4_sub_rg_stage_out_2 ;
  assign ifc_main_sub_s4_sub_rg_stage_out_3$EN = 1'd1 ;

  // register ifc_main_sub_s4_sub_rg_stage_valid_0
  assign ifc_main_sub_s4_sub_rg_stage_valid_0$D_IN =
	     ifc_main_sub_s4_sub_rg_stage_valid_0_1$whas ;
  assign ifc_main_sub_s4_sub_rg_stage_valid_0$EN = 1'd1 ;

  // register ifc_main_sub_s4_sub_rg_stage_valid_1
  assign ifc_main_sub_s4_sub_rg_stage_valid_1$D_IN =
	     ifc_main_sub_s4_sub_rg_stage_valid_0 ;
  assign ifc_main_sub_s4_sub_rg_stage_valid_1$EN = 1'd1 ;

  // register ifc_main_sub_s4_sub_rg_stage_valid_2
  assign ifc_main_sub_s4_sub_rg_stage_valid_2$D_IN =
	     ifc_main_sub_s4_sub_rg_stage_valid_1 ;
  assign ifc_main_sub_s4_sub_rg_stage_valid_2$EN = 1'd1 ;

  // register ifc_main_sub_s4_sub_rg_stage_valid_3
  assign ifc_main_sub_s4_sub_rg_stage_valid_3$D_IN =
	     ifc_main_sub_s4_sub_rg_stage_valid_2 ;
  assign ifc_main_sub_s4_sub_rg_stage_valid_3$EN = 1'd1 ;

  // register ifc_main_y
  assign ifc_main_y$D_IN = 32'h0 ;
  assign ifc_main_y$EN = 1'b0 ;

  // register status
  assign status$D_IN = status + 32'd1 ;
  assign status$EN = 1'd1 ;

  // remaining internal signals
  assign IF_0_CONCAT_IF_IF_898_MINUS_1_PLUS_IF_ifc_main_ETC__q10 =
	     _0_CONCAT_IF_IF_898_MINUS_1_PLUS_IF_ifc_main_fa_ETC___d269 ?
	       _theResult___snd__h12033 :
	       _theResult___snd__h12028 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_ETC__q151 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_ma_ETC___d9112 ?
	       _theResult___snd__h456854 :
	       _theResult___snd__h456849 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_ma_ETC__q114 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main__ETC___d6804 ?
	       _theResult___snd__h361443 :
	       _theResult___snd__h361438 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_ma_ETC__q145 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main__ETC___d8762 ?
	       _theResult___snd__h439863 :
	       _theResult___snd__h439858 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q108 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d6454 ?
	       _theResult___snd__h344662 :
	       _theResult___snd__h344657 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q139 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d8399 ?
	       _theResult___snd__h424288 :
	       _theResult___snd__h424283 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q165 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d10073 ?
	       _theResult___snd__h493108 :
	       _theResult___snd__h493103 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q83 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d4908 ?
	       _theResult___snd__h286434 :
	       _theResult___snd__h286429 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q102 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d6092 ?
	       _theResult___snd__h329297 :
	       _theResult___snd__h329292 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q133 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d8037 ?
	       _theResult___snd__h408923 :
	       _theResult___snd__h408918 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q58 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d3436 ?
	       _theResult___snd__h229373 :
	       _theResult___snd__h229368 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q77 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d4559 ?
	       _theResult___snd__h269863 :
	       _theResult___snd__h269858 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s_ETC__q183 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s6_a_ETC___d11741 ?
	       _theResult___snd__h613516 :
	       _theResult___snd__h613511 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s_ETC__q187 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s6_l_ETC___d12112 ?
	       _theResult___snd__h628685 :
	       _theResult___snd__h628680 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s_ETC__q192 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s6_a_ETC___d12511 ?
	       _theResult___snd__h643828 :
	       _theResult___snd__h643823 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q127 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d7683 ?
	       _theResult___snd__h393772 :
	       _theResult___snd__h393767 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q38 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d2100 ?
	       _theResult___snd__h188972 :
	       _theResult___snd__h188967 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q42 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d2433 ?
	       _theResult___snd__h163648 :
	       _theResult___snd__h163643 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q52 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d3094 ?
	       _theResult___snd__h213015 :
	       _theResult___snd__h213010 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q71 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d4205 ?
	       _theResult___snd__h254712 :
	       _theResult___snd__h254707 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q96 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d5738 ?
	       _theResult___snd__h314146 :
	       _theResult___snd__h314141 ;
  assign IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_factor_ETC__q13 =
	     _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_factor_s1_ETC___d604 ?
	       _theResult___snd__h25040 :
	       _theResult___snd__h25035 ;
  assign IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_ETC__q158 =
	     _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_ma_ETC___d9543 ?
	       _theResult___snd__h473902 :
	       _theResult___snd__h473897 ;
  assign IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_ma_ETC__q121 =
	     _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main__ETC___d7203 ?
	       _theResult___snd__h373907 :
	       _theResult___snd__h373902 ;
  assign IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main__ETC__q90 =
	     _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_ETC___d5274 ?
	       _theResult___snd__h296427 :
	       _theResult___snd__h296422 ;
  assign IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_ETC__q65 =
	     _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_ETC___d3757 ?
	       _theResult___snd__h238008 :
	       _theResult___snd__h238003 ;
  assign IF_0_CONCAT_IF_IF_IF_ifc_main_div_s5_div_x1_09_ETC__q178 =
	     _0_CONCAT_IF_IF_IF_ifc_main_div_s5_div_x1_0906__ETC___d11306 ?
	       _theResult___snd__h590850 :
	       _theResult___snd__h590845 ;
  assign IF_0_CONCAT_IF_IF_ifc_main_add_s3_input_x_0205_ETC__q167 =
	     _0_CONCAT_IF_IF_ifc_main_add_s3_input_x_0205_BI_ETC___d10386 ?
	       sfdin__h558956 :
	       _theResult____h553332 ;
  assign IF_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage0_x_ETC__q17 =
	     _0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_ETC___d894 ?
	       _theResult___snd__h78057 :
	       _theResult___snd__h78052 ;
  assign IF_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage0_x_ETC__q21 =
	     _0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_ETC___d1132 ?
	       _theResult___snd__h57889 :
	       _theResult___snd__h57884 ;
  assign IF_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage1_x_ETC__q27 =
	     _0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage1_x_25_ETC___d1463 ?
	       _theResult___snd__h140249 :
	       _theResult___snd__h140244 ;
  assign IF_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage1_x_ETC__q31 =
	     _0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage1_x_25_ETC___d1701 ?
	       _theResult___snd__h120084 :
	       _theResult___snd__h120079 ;
  assign IF_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage2_x_ETC__q46 =
	     _0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage2_x_51_ETC___d2697 ?
	       _theResult___snd__h200400 :
	       _theResult___snd__h200395 ;
  assign IF_0_CONCAT_IF_IF_ifc_main_sub_s4_input_x_0572_ETC__q171 =
	     _0_CONCAT_IF_IF_ifc_main_sub_s4_input_x_0572_BI_ETC___d10753 ?
	       sfdin__h572270 :
	       _theResult____h566646 ;
  assign IF_0b0_CONCAT_NOT_IF_IF_IF_ifc_main_div_s5_div_ETC___d11382 =
	     sfd__h590880[24] ?
	       ((_theResult_____1_fst_exp__h590779 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h591408, sfd__h590880[23:1] }) :
	       { (_theResult_____1_fst_exp__h590779 == 8'd0 &&
		  sfd__h590880[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult_____1_fst_exp__h590779,
		 sfd__h590880[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_IF_ifc_main__ETC___d9768 =
	     sfd__h456884[24] ?
	       ((_theResult___snd_fst_exp__h456783 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h457482, sfd__h456884[23:1] }) :
	       { IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9167,
		 sfd__h456884[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d7374 =
	     sfd__h361473[24] ?
	       ((_theResult___snd_fst_exp__h361372 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h362047, sfd__h361473[23:1] }) :
	       { IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6859,
		 sfd__h361473[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d9753 =
	     sfd__h439893[24] ?
	       ((_theResult___snd_fst_exp__h439792 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h440475, sfd__h439893[23:1] }) :
	       { IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d8817,
		 sfd__h439893[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d10140 =
	     sfd__h493138[24] ?
	       ((_theResult___snd_fst_exp__h493037 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h528705, sfd__h493138[23:1] }) :
	       { (_theResult___snd_fst_exp__h493037 == 8'd0 &&
		  sfd__h493138[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult___snd_fst_exp__h493037,
		 sfd__h493138[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d5429 =
	     sfd__h286464[24] ?
	       ((_theResult___snd_fst_exp__h286363 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h287014, sfd__h286464[23:1] }) :
	       { IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d4963,
		 sfd__h286464[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d7360 =
	     sfd__h344692[24] ?
	       ((_theResult___snd_fst_exp__h344591 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h345250, sfd__h344692[23:1] }) :
	       { IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d6509,
		 sfd__h344692[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d9737 =
	     sfd__h424318[24] ?
	       ((_theResult___snd_fst_exp__h424217 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h424876, sfd__h424318[23:1] }) :
	       { IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d8454,
		 sfd__h424318[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1009 =
	     sfd__h78087[24] ?
	       ((_theResult___snd_fst_exp__h77986 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h78564, sfd__h78087[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d949,
		 sfd__h78087[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1231 =
	     sfd__h57919[24] ?
	       ((_theResult___snd_fst_exp__h57818 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h58396, sfd__h57919[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1185,
		 sfd__h57919[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1578 =
	     sfd__h140279[24] ?
	       ((_theResult___snd_fst_exp__h140178 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h140756, sfd__h140279[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1518,
		 sfd__h140279[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1800 =
	     sfd__h120114[24] ?
	       ((_theResult___snd_fst_exp__h120013 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h120591, sfd__h120114[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1754,
		 sfd__h120114[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d2803 =
	     sfd__h200430[24] ?
	       ((_theResult___snd_fst_exp__h200329 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h200900, sfd__h200430[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2752,
		 sfd__h200430[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d3896 =
	     sfd__h229403[24] ?
	       ((_theResult___snd_fst_exp__h229302 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h229929, sfd__h229403[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3491,
		 sfd__h229403[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d3914 =
	     sfd__h238038[24] ?
	       ((_theResult___snd_fst_exp__h237937 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h238579, sfd__h238038[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_1_812_BI_ETC___d3812,
		 sfd__h238038[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d5415 =
	     sfd__h269893[24] ?
	       ((_theResult___snd_fst_exp__h269792 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h270427, sfd__h269893[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d4614,
		 sfd__h269893[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d5447 =
	     sfd__h296457[24] ?
	       ((_theResult___snd_fst_exp__h296356 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h297034, sfd__h296457[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_2_923_BI_ETC___d5329,
		 sfd__h296457[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d7344 =
	     sfd__h329327[24] ?
	       ((_theResult___snd_fst_exp__h329226 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h329861, sfd__h329327[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6147,
		 sfd__h329327[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d7392 =
	     sfd__h373937[24] ?
	       ((_theResult___snd_fst_exp__h373836 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h374550, sfd__h373937[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_3_456_BI_ETC___d7258,
		 sfd__h373937[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d9722 =
	     sfd__h408953[24] ?
	       ((_theResult___snd_fst_exp__h408852 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h409487, sfd__h408953[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d8092,
		 sfd__h408953[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d9787 =
	     sfd__h473932[24] ?
	       ((_theResult___snd_fst_exp__h473831 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h474581, sfd__h473932[23:1] }) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BI_ETC___d9598,
		 sfd__h473932[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_add_s3_input_ETC___d10508 =
	     sfd__h559043[24] ?
	       ((x__h553379 == 8'd254) ?
		  31'h7F800000 :
		  { e_exp__h559652, sfd__h559043[23:1] }) :
	       { e_exp__h559694, sfd__h559043[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_comp_s6_alph_ETC___d11808 =
	     sfd__h613546[24] ?
	       ((_theResult___snd_fst_exp__h613445 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h614097, sfd__h613546[23:1] }) :
	       { (_theResult___snd_fst_exp__h613445 == 8'd0 &&
		  sfd__h613546[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult___snd_fst_exp__h613445,
		 sfd__h613546[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_comp_s6_alph_ETC___d12578 =
	     sfd__h643858[24] ?
	       ((_theResult___snd_fst_exp__h643757 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h644410, sfd__h643858[23:1] }) :
	       { (_theResult___snd_fst_exp__h643757 == 8'd0 &&
		  sfd__h643858[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult___snd_fst_exp__h643757,
		 sfd__h643858[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_comp_s6_lamb_ETC___d12179 =
	     sfd__h628715[24] ?
	       ((_theResult___snd_fst_exp__h628614 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h629266, sfd__h628715[23:1] }) :
	       { (_theResult___snd_fst_exp__h628614 == 8'd0 &&
		  sfd__h628715[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult___snd_fst_exp__h628614,
		 sfd__h628715[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_s_ETC___d2167 =
	     sfd__h189002[24] ?
	       ((_theResult___snd_fst_exp__h188901 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h189570, sfd__h189002[23:1] }) :
	       { (_theResult___snd_fst_exp__h188901 == 8'd0 &&
		  sfd__h189002[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult___snd_fst_exp__h188901,
		 sfd__h189002[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_s_ETC___d2500 =
	     sfd__h163678[24] ?
	       ((_theResult___snd_fst_exp__h163577 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h164243, sfd__h163678[23:1] }) :
	       { (_theResult___snd_fst_exp__h163577 == 8'd0 &&
		  sfd__h163678[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult___snd_fst_exp__h163577,
		 sfd__h163678[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d3882 =
	     sfd__h213045[24] ?
	       ((_theResult___snd_fst_exp__h212944 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h213553, sfd__h213045[23:1] }) :
	       { IF_IF_NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3149,
		 sfd__h213045[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d5399 =
	     sfd__h254742[24] ?
	       ((_theResult___snd_fst_exp__h254641 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h255250, sfd__h254742[23:1] }) :
	       { IF_IF_NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d4260,
		 sfd__h254742[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d7329 =
	     sfd__h314176[24] ?
	       ((_theResult___snd_fst_exp__h314075 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h314684, sfd__h314176[23:1] }) :
	       { IF_IF_NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d5793,
		 sfd__h314176[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d9707 =
	     sfd__h393802[24] ?
	       ((_theResult___snd_fst_exp__h393701 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h394310, sfd__h393802[23:1] }) :
	       { IF_IF_NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d7738,
		 sfd__h393802[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_factor_s1_in_ETC___d348 =
	     sfd__h12063[24] ?
	       ((_theResult___snd_fst_exp__h11962 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h12608, sfd__h12063[23:1] }) :
	       { (_theResult___snd_fst_exp__h11962 == 8'd0 &&
		  sfd__h12063[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult___snd_fst_exp__h11962,
		 sfd__h12063[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_factor_s1_in_ETC___d671 =
	     sfd__h25070[24] ?
	       ((_theResult___snd_fst_exp__h24969 == 8'd254) ?
		  31'h7F800000 :
		  { din_inc___2_exp__h25611, sfd__h25070[23:1] }) :
	       { (_theResult___snd_fst_exp__h24969 == 8'd0 &&
		  sfd__h25070[24:23] == 2'b01) ?
		   8'd1 :
		   _theResult___snd_fst_exp__h24969,
		 sfd__h25070[22:0] } ;
  assign IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_sub_s4_input_ETC___d10870 =
	     sfd__h572357[24] ?
	       ((x__h566693 == 8'd254) ?
		  31'h7F800000 :
		  { e_exp__h572966, sfd__h572357[23:1] }) :
	       { e_exp__h573008, sfd__h572357[22:0] } ;
  assign IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d266 =
	     (sfdres__h3555[47] ?
		6'd0 :
		(sfdres__h3555[46] ?
		   6'd1 :
		   (sfdres__h3555[45] ?
		      6'd2 :
		      (sfdres__h3555[44] ?
			 6'd3 :
			 (sfdres__h3555[43] ?
			    6'd4 :
			    (sfdres__h3555[42] ?
			       6'd5 :
			       (sfdres__h3555[41] ?
				  6'd6 :
				  (sfdres__h3555[40] ?
				     6'd7 :
				     (sfdres__h3555[39] ?
					6'd8 :
					(sfdres__h3555[38] ?
					   6'd9 :
					   (sfdres__h3555[37] ?
					      6'd10 :
					      (sfdres__h3555[36] ?
						 6'd11 :
						 (sfdres__h3555[35] ?
						    6'd12 :
						    (sfdres__h3555[34] ?
						       6'd13 :
						       (sfdres__h3555[33] ?
							  6'd14 :
							  (sfdres__h3555[32] ?
							     6'd15 :
							     (sfdres__h3555[31] ?
								6'd16 :
								(sfdres__h3555[30] ?
								   6'd17 :
								   (sfdres__h3555[29] ?
								      6'd18 :
								      (sfdres__h3555[28] ?
									 6'd19 :
									 (sfdres__h3555[27] ?
									    6'd20 :
									    (sfdres__h3555[26] ?
									       6'd21 :
									       (sfdres__h3555[25] ?
										  6'd22 :
										  (sfdres__h3555[24] ?
										     6'd23 :
										     (sfdres__h3555[23] ?
											6'd24 :
											(sfdres__h3555[22] ?
											   6'd25 :
											   (sfdres__h3555[21] ?
											      6'd26 :
											      (sfdres__h3555[20] ?
												 6'd27 :
												 (sfdres__h3555[19] ?
												    6'd28 :
												    (sfdres__h3555[18] ?
												       6'd29 :
												       (sfdres__h3555[17] ?
													  6'd30 :
													  (sfdres__h3555[16] ?
													     6'd31 :
													     (sfdres__h3555[15] ?
														6'd32 :
														(sfdres__h3555[14] ?
														   6'd33 :
														   (sfdres__h3555[13] ?
														      6'd34 :
														      (sfdres__h3555[12] ?
															 6'd35 :
															 (sfdres__h3555[11] ?
															    6'd36 :
															    (sfdres__h3555[10] ?
															       6'd37 :
															       (sfdres__h3555[9] ?
																  6'd38 :
																  (sfdres__h3555[8] ?
																     6'd39 :
																     (sfdres__h3555[7] ?
																	6'd40 :
																	(sfdres__h3555[6] ?
																	   6'd41 :
																	   (sfdres__h3555[5] ?
																	      6'd42 :
																	      (sfdres__h3555[4] ?
																		 6'd43 :
																		 (sfdres__h3555[3] ?
																		    6'd44 :
																		    (sfdres__h3555[2] ?
																		       6'd45 :
																		       (sfdres__h3555[1] ?
																			  6'd46 :
																			  (sfdres__h3555[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d268 =
	     IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d69 -
	     9'd386 ;
  assign IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d328 =
	     (sfdres__h3555[47] &&
	      IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d69 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h11953, sfdin__h11947[47:25] } ;
  assign IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d69 =
	     (din_exp__h11871 == 8'd0) ?
	       9'd386 :
	       { din_exp1871_MINUS_127__q9[7], din_exp1871_MINUS_127__q9 } ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8912 =
	     (din_exp__h456692 == 8'd0) ?
	       9'd386 :
	       { din_exp56692_MINUS_127__q150[7],
		 din_exp56692_MINUS_127__q150 } ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9109 =
	     (sfdres__h448243[47] ?
		6'd0 :
		(sfdres__h448243[46] ?
		   6'd1 :
		   (sfdres__h448243[45] ?
		      6'd2 :
		      (sfdres__h448243[44] ?
			 6'd3 :
			 (sfdres__h448243[43] ?
			    6'd4 :
			    (sfdres__h448243[42] ?
			       6'd5 :
			       (sfdres__h448243[41] ?
				  6'd6 :
				  (sfdres__h448243[40] ?
				     6'd7 :
				     (sfdres__h448243[39] ?
					6'd8 :
					(sfdres__h448243[38] ?
					   6'd9 :
					   (sfdres__h448243[37] ?
					      6'd10 :
					      (sfdres__h448243[36] ?
						 6'd11 :
						 (sfdres__h448243[35] ?
						    6'd12 :
						    (sfdres__h448243[34] ?
						       6'd13 :
						       (sfdres__h448243[33] ?
							  6'd14 :
							  (sfdres__h448243[32] ?
							     6'd15 :
							     (sfdres__h448243[31] ?
								6'd16 :
								(sfdres__h448243[30] ?
								   6'd17 :
								   (sfdres__h448243[29] ?
								      6'd18 :
								      (sfdres__h448243[28] ?
									 6'd19 :
									 (sfdres__h448243[27] ?
									    6'd20 :
									    (sfdres__h448243[26] ?
									       6'd21 :
									       (sfdres__h448243[25] ?
										  6'd22 :
										  (sfdres__h448243[24] ?
										     6'd23 :
										     (sfdres__h448243[23] ?
											6'd24 :
											(sfdres__h448243[22] ?
											   6'd25 :
											   (sfdres__h448243[21] ?
											      6'd26 :
											      (sfdres__h448243[20] ?
												 6'd27 :
												 (sfdres__h448243[19] ?
												    6'd28 :
												    (sfdres__h448243[18] ?
												       6'd29 :
												       (sfdres__h448243[17] ?
													  6'd30 :
													  (sfdres__h448243[16] ?
													     6'd31 :
													     (sfdres__h448243[15] ?
														6'd32 :
														(sfdres__h448243[14] ?
														   6'd33 :
														   (sfdres__h448243[13] ?
														      6'd34 :
														      (sfdres__h448243[12] ?
															 6'd35 :
															 (sfdres__h448243[11] ?
															    6'd36 :
															    (sfdres__h448243[10] ?
															       6'd37 :
															       (sfdres__h448243[9] ?
																  6'd38 :
																  (sfdres__h448243[8] ?
																     6'd39 :
																     (sfdres__h448243[7] ?
																	6'd40 :
																	(sfdres__h448243[6] ?
																	   6'd41 :
																	   (sfdres__h448243[5] ?
																	      6'd42 :
																	      (sfdres__h448243[4] ?
																		 6'd43 :
																		 (sfdres__h448243[3] ?
																		    6'd44 :
																		    (sfdres__h448243[2] ?
																		       6'd45 :
																		       (sfdres__h448243[1] ?
																			  6'd46 :
																			  (sfdres__h448243[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9111 =
	     IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8912 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9764 =
	     (sfdres__h448243[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8912 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h456774, sfdin__h456768[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d6604 =
	     (din_exp__h361281 == 8'd0) ?
	       9'd386 :
	       { din_exp61281_MINUS_127__q113[7],
		 din_exp61281_MINUS_127__q113 } ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d6801 =
	     (sfdres__h352854[47] ?
		6'd0 :
		(sfdres__h352854[46] ?
		   6'd1 :
		   (sfdres__h352854[45] ?
		      6'd2 :
		      (sfdres__h352854[44] ?
			 6'd3 :
			 (sfdres__h352854[43] ?
			    6'd4 :
			    (sfdres__h352854[42] ?
			       6'd5 :
			       (sfdres__h352854[41] ?
				  6'd6 :
				  (sfdres__h352854[40] ?
				     6'd7 :
				     (sfdres__h352854[39] ?
					6'd8 :
					(sfdres__h352854[38] ?
					   6'd9 :
					   (sfdres__h352854[37] ?
					      6'd10 :
					      (sfdres__h352854[36] ?
						 6'd11 :
						 (sfdres__h352854[35] ?
						    6'd12 :
						    (sfdres__h352854[34] ?
						       6'd13 :
						       (sfdres__h352854[33] ?
							  6'd14 :
							  (sfdres__h352854[32] ?
							     6'd15 :
							     (sfdres__h352854[31] ?
								6'd16 :
								(sfdres__h352854[30] ?
								   6'd17 :
								   (sfdres__h352854[29] ?
								      6'd18 :
								      (sfdres__h352854[28] ?
									 6'd19 :
									 (sfdres__h352854[27] ?
									    6'd20 :
									    (sfdres__h352854[26] ?
									       6'd21 :
									       (sfdres__h352854[25] ?
										  6'd22 :
										  (sfdres__h352854[24] ?
										     6'd23 :
										     (sfdres__h352854[23] ?
											6'd24 :
											(sfdres__h352854[22] ?
											   6'd25 :
											   (sfdres__h352854[21] ?
											      6'd26 :
											      (sfdres__h352854[20] ?
												 6'd27 :
												 (sfdres__h352854[19] ?
												    6'd28 :
												    (sfdres__h352854[18] ?
												       6'd29 :
												       (sfdres__h352854[17] ?
													  6'd30 :
													  (sfdres__h352854[16] ?
													     6'd31 :
													     (sfdres__h352854[15] ?
														6'd32 :
														(sfdres__h352854[14] ?
														   6'd33 :
														   (sfdres__h352854[13] ?
														      6'd34 :
														      (sfdres__h352854[12] ?
															 6'd35 :
															 (sfdres__h352854[11] ?
															    6'd36 :
															    (sfdres__h352854[10] ?
															       6'd37 :
															       (sfdres__h352854[9] ?
																  6'd38 :
																  (sfdres__h352854[8] ?
																     6'd39 :
																     (sfdres__h352854[7] ?
																	6'd40 :
																	(sfdres__h352854[6] ?
																	   6'd41 :
																	   (sfdres__h352854[5] ?
																	      6'd42 :
																	      (sfdres__h352854[4] ?
																		 6'd43 :
																		 (sfdres__h352854[3] ?
																		    6'd44 :
																		    (sfdres__h352854[2] ?
																		       6'd45 :
																		       (sfdres__h352854[1] ?
																			  6'd46 :
																			  (sfdres__h352854[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d6803 =
	     IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d6604 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d7370 =
	     (sfdres__h352854[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d6604 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h361363, sfdin__h361357[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d8562 =
	     (din_exp__h439701 == 8'd0) ?
	       9'd386 :
	       { din_exp39701_MINUS_127__q144[7],
		 din_exp39701_MINUS_127__q144 } ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d8759 =
	     (sfdres__h431314[47] ?
		6'd0 :
		(sfdres__h431314[46] ?
		   6'd1 :
		   (sfdres__h431314[45] ?
		      6'd2 :
		      (sfdres__h431314[44] ?
			 6'd3 :
			 (sfdres__h431314[43] ?
			    6'd4 :
			    (sfdres__h431314[42] ?
			       6'd5 :
			       (sfdres__h431314[41] ?
				  6'd6 :
				  (sfdres__h431314[40] ?
				     6'd7 :
				     (sfdres__h431314[39] ?
					6'd8 :
					(sfdres__h431314[38] ?
					   6'd9 :
					   (sfdres__h431314[37] ?
					      6'd10 :
					      (sfdres__h431314[36] ?
						 6'd11 :
						 (sfdres__h431314[35] ?
						    6'd12 :
						    (sfdres__h431314[34] ?
						       6'd13 :
						       (sfdres__h431314[33] ?
							  6'd14 :
							  (sfdres__h431314[32] ?
							     6'd15 :
							     (sfdres__h431314[31] ?
								6'd16 :
								(sfdres__h431314[30] ?
								   6'd17 :
								   (sfdres__h431314[29] ?
								      6'd18 :
								      (sfdres__h431314[28] ?
									 6'd19 :
									 (sfdres__h431314[27] ?
									    6'd20 :
									    (sfdres__h431314[26] ?
									       6'd21 :
									       (sfdres__h431314[25] ?
										  6'd22 :
										  (sfdres__h431314[24] ?
										     6'd23 :
										     (sfdres__h431314[23] ?
											6'd24 :
											(sfdres__h431314[22] ?
											   6'd25 :
											   (sfdres__h431314[21] ?
											      6'd26 :
											      (sfdres__h431314[20] ?
												 6'd27 :
												 (sfdres__h431314[19] ?
												    6'd28 :
												    (sfdres__h431314[18] ?
												       6'd29 :
												       (sfdres__h431314[17] ?
													  6'd30 :
													  (sfdres__h431314[16] ?
													     6'd31 :
													     (sfdres__h431314[15] ?
														6'd32 :
														(sfdres__h431314[14] ?
														   6'd33 :
														   (sfdres__h431314[13] ?
														      6'd34 :
														      (sfdres__h431314[12] ?
															 6'd35 :
															 (sfdres__h431314[11] ?
															    6'd36 :
															    (sfdres__h431314[10] ?
															       6'd37 :
															       (sfdres__h431314[9] ?
																  6'd38 :
																  (sfdres__h431314[8] ?
																     6'd39 :
																     (sfdres__h431314[7] ?
																	6'd40 :
																	(sfdres__h431314[6] ?
																	   6'd41 :
																	   (sfdres__h431314[5] ?
																	      6'd42 :
																	      (sfdres__h431314[4] ?
																		 6'd43 :
																		 (sfdres__h431314[3] ?
																		    6'd44 :
																		    (sfdres__h431314[2] ?
																		       6'd45 :
																		       (sfdres__h431314[1] ?
																			  6'd46 :
																			  (sfdres__h431314[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d8761 =
	     IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d8562 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9749 =
	     (sfdres__h431314[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d8562 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h439783, sfdin__h439777[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d10070 =
	     (sfdres__h484195[47] ?
		6'd0 :
		(sfdres__h484195[46] ?
		   6'd1 :
		   (sfdres__h484195[45] ?
		      6'd2 :
		      (sfdres__h484195[44] ?
			 6'd3 :
			 (sfdres__h484195[43] ?
			    6'd4 :
			    (sfdres__h484195[42] ?
			       6'd5 :
			       (sfdres__h484195[41] ?
				  6'd6 :
				  (sfdres__h484195[40] ?
				     6'd7 :
				     (sfdres__h484195[39] ?
					6'd8 :
					(sfdres__h484195[38] ?
					   6'd9 :
					   (sfdres__h484195[37] ?
					      6'd10 :
					      (sfdres__h484195[36] ?
						 6'd11 :
						 (sfdres__h484195[35] ?
						    6'd12 :
						    (sfdres__h484195[34] ?
						       6'd13 :
						       (sfdres__h484195[33] ?
							  6'd14 :
							  (sfdres__h484195[32] ?
							     6'd15 :
							     (sfdres__h484195[31] ?
								6'd16 :
								(sfdres__h484195[30] ?
								   6'd17 :
								   (sfdres__h484195[29] ?
								      6'd18 :
								      (sfdres__h484195[28] ?
									 6'd19 :
									 (sfdres__h484195[27] ?
									    6'd20 :
									    (sfdres__h484195[26] ?
									       6'd21 :
									       (sfdres__h484195[25] ?
										  6'd22 :
										  (sfdres__h484195[24] ?
										     6'd23 :
										     (sfdres__h484195[23] ?
											6'd24 :
											(sfdres__h484195[22] ?
											   6'd25 :
											   (sfdres__h484195[21] ?
											      6'd26 :
											      (sfdres__h484195[20] ?
												 6'd27 :
												 (sfdres__h484195[19] ?
												    6'd28 :
												    (sfdres__h484195[18] ?
												       6'd29 :
												       (sfdres__h484195[17] ?
													  6'd30 :
													  (sfdres__h484195[16] ?
													     6'd31 :
													     (sfdres__h484195[15] ?
														6'd32 :
														(sfdres__h484195[14] ?
														   6'd33 :
														   (sfdres__h484195[13] ?
														      6'd34 :
														      (sfdres__h484195[12] ?
															 6'd35 :
															 (sfdres__h484195[11] ?
															    6'd36 :
															    (sfdres__h484195[10] ?
															       6'd37 :
															       (sfdres__h484195[9] ?
																  6'd38 :
																  (sfdres__h484195[8] ?
																     6'd39 :
																     (sfdres__h484195[7] ?
																	6'd40 :
																	(sfdres__h484195[6] ?
																	   6'd41 :
																	   (sfdres__h484195[5] ?
																	      6'd42 :
																	      (sfdres__h484195[4] ?
																		 6'd43 :
																		 (sfdres__h484195[3] ?
																		    6'd44 :
																		    (sfdres__h484195[2] ?
																		       6'd45 :
																		       (sfdres__h484195[1] ?
																			  6'd46 :
																			  (sfdres__h484195[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d10072 =
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9873 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d10120 =
	     (sfdres__h484195[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9873 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h493028, sfdin__h493022[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d4708 =
	     (din_exp__h286272 == 8'd0) ?
	       9'd386 :
	       { din_exp86272_MINUS_127__q82[7],
		 din_exp86272_MINUS_127__q82 } ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d4905 =
	     (sfdres__h277867[47] ?
		6'd0 :
		(sfdres__h277867[46] ?
		   6'd1 :
		   (sfdres__h277867[45] ?
		      6'd2 :
		      (sfdres__h277867[44] ?
			 6'd3 :
			 (sfdres__h277867[43] ?
			    6'd4 :
			    (sfdres__h277867[42] ?
			       6'd5 :
			       (sfdres__h277867[41] ?
				  6'd6 :
				  (sfdres__h277867[40] ?
				     6'd7 :
				     (sfdres__h277867[39] ?
					6'd8 :
					(sfdres__h277867[38] ?
					   6'd9 :
					   (sfdres__h277867[37] ?
					      6'd10 :
					      (sfdres__h277867[36] ?
						 6'd11 :
						 (sfdres__h277867[35] ?
						    6'd12 :
						    (sfdres__h277867[34] ?
						       6'd13 :
						       (sfdres__h277867[33] ?
							  6'd14 :
							  (sfdres__h277867[32] ?
							     6'd15 :
							     (sfdres__h277867[31] ?
								6'd16 :
								(sfdres__h277867[30] ?
								   6'd17 :
								   (sfdres__h277867[29] ?
								      6'd18 :
								      (sfdres__h277867[28] ?
									 6'd19 :
									 (sfdres__h277867[27] ?
									    6'd20 :
									    (sfdres__h277867[26] ?
									       6'd21 :
									       (sfdres__h277867[25] ?
										  6'd22 :
										  (sfdres__h277867[24] ?
										     6'd23 :
										     (sfdres__h277867[23] ?
											6'd24 :
											(sfdres__h277867[22] ?
											   6'd25 :
											   (sfdres__h277867[21] ?
											      6'd26 :
											      (sfdres__h277867[20] ?
												 6'd27 :
												 (sfdres__h277867[19] ?
												    6'd28 :
												    (sfdres__h277867[18] ?
												       6'd29 :
												       (sfdres__h277867[17] ?
													  6'd30 :
													  (sfdres__h277867[16] ?
													     6'd31 :
													     (sfdres__h277867[15] ?
														6'd32 :
														(sfdres__h277867[14] ?
														   6'd33 :
														   (sfdres__h277867[13] ?
														      6'd34 :
														      (sfdres__h277867[12] ?
															 6'd35 :
															 (sfdres__h277867[11] ?
															    6'd36 :
															    (sfdres__h277867[10] ?
															       6'd37 :
															       (sfdres__h277867[9] ?
																  6'd38 :
																  (sfdres__h277867[8] ?
																     6'd39 :
																     (sfdres__h277867[7] ?
																	6'd40 :
																	(sfdres__h277867[6] ?
																	   6'd41 :
																	   (sfdres__h277867[5] ?
																	      6'd42 :
																	      (sfdres__h277867[4] ?
																		 6'd43 :
																		 (sfdres__h277867[3] ?
																		    6'd44 :
																		    (sfdres__h277867[2] ?
																		       6'd45 :
																		       (sfdres__h277867[1] ?
																			  6'd46 :
																			  (sfdres__h277867[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d4907 =
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d4708 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d5425 =
	     (sfdres__h277867[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d4708 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h286354, sfdin__h286348[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d6254 =
	     (din_exp__h344500 == 8'd0) ?
	       9'd386 :
	       { din_exp44500_MINUS_127__q107[7],
		 din_exp44500_MINUS_127__q107 } ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d6451 =
	     (sfdres__h336135[47] ?
		6'd0 :
		(sfdres__h336135[46] ?
		   6'd1 :
		   (sfdres__h336135[45] ?
		      6'd2 :
		      (sfdres__h336135[44] ?
			 6'd3 :
			 (sfdres__h336135[43] ?
			    6'd4 :
			    (sfdres__h336135[42] ?
			       6'd5 :
			       (sfdres__h336135[41] ?
				  6'd6 :
				  (sfdres__h336135[40] ?
				     6'd7 :
				     (sfdres__h336135[39] ?
					6'd8 :
					(sfdres__h336135[38] ?
					   6'd9 :
					   (sfdres__h336135[37] ?
					      6'd10 :
					      (sfdres__h336135[36] ?
						 6'd11 :
						 (sfdres__h336135[35] ?
						    6'd12 :
						    (sfdres__h336135[34] ?
						       6'd13 :
						       (sfdres__h336135[33] ?
							  6'd14 :
							  (sfdres__h336135[32] ?
							     6'd15 :
							     (sfdres__h336135[31] ?
								6'd16 :
								(sfdres__h336135[30] ?
								   6'd17 :
								   (sfdres__h336135[29] ?
								      6'd18 :
								      (sfdres__h336135[28] ?
									 6'd19 :
									 (sfdres__h336135[27] ?
									    6'd20 :
									    (sfdres__h336135[26] ?
									       6'd21 :
									       (sfdres__h336135[25] ?
										  6'd22 :
										  (sfdres__h336135[24] ?
										     6'd23 :
										     (sfdres__h336135[23] ?
											6'd24 :
											(sfdres__h336135[22] ?
											   6'd25 :
											   (sfdres__h336135[21] ?
											      6'd26 :
											      (sfdres__h336135[20] ?
												 6'd27 :
												 (sfdres__h336135[19] ?
												    6'd28 :
												    (sfdres__h336135[18] ?
												       6'd29 :
												       (sfdres__h336135[17] ?
													  6'd30 :
													  (sfdres__h336135[16] ?
													     6'd31 :
													     (sfdres__h336135[15] ?
														6'd32 :
														(sfdres__h336135[14] ?
														   6'd33 :
														   (sfdres__h336135[13] ?
														      6'd34 :
														      (sfdres__h336135[12] ?
															 6'd35 :
															 (sfdres__h336135[11] ?
															    6'd36 :
															    (sfdres__h336135[10] ?
															       6'd37 :
															       (sfdres__h336135[9] ?
																  6'd38 :
																  (sfdres__h336135[8] ?
																     6'd39 :
																     (sfdres__h336135[7] ?
																	6'd40 :
																	(sfdres__h336135[6] ?
																	   6'd41 :
																	   (sfdres__h336135[5] ?
																	      6'd42 :
																	      (sfdres__h336135[4] ?
																		 6'd43 :
																		 (sfdres__h336135[3] ?
																		    6'd44 :
																		    (sfdres__h336135[2] ?
																		       6'd45 :
																		       (sfdres__h336135[1] ?
																			  6'd46 :
																			  (sfdres__h336135[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d6453 =
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d6254 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7356 =
	     (sfdres__h336135[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d6254 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h344582, sfdin__h344576[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8199 =
	     (din_exp__h424126 == 8'd0) ?
	       9'd386 :
	       { din_exp24126_MINUS_127__q138[7],
		 din_exp24126_MINUS_127__q138 } ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8396 =
	     (sfdres__h415761[47] ?
		6'd0 :
		(sfdres__h415761[46] ?
		   6'd1 :
		   (sfdres__h415761[45] ?
		      6'd2 :
		      (sfdres__h415761[44] ?
			 6'd3 :
			 (sfdres__h415761[43] ?
			    6'd4 :
			    (sfdres__h415761[42] ?
			       6'd5 :
			       (sfdres__h415761[41] ?
				  6'd6 :
				  (sfdres__h415761[40] ?
				     6'd7 :
				     (sfdres__h415761[39] ?
					6'd8 :
					(sfdres__h415761[38] ?
					   6'd9 :
					   (sfdres__h415761[37] ?
					      6'd10 :
					      (sfdres__h415761[36] ?
						 6'd11 :
						 (sfdres__h415761[35] ?
						    6'd12 :
						    (sfdres__h415761[34] ?
						       6'd13 :
						       (sfdres__h415761[33] ?
							  6'd14 :
							  (sfdres__h415761[32] ?
							     6'd15 :
							     (sfdres__h415761[31] ?
								6'd16 :
								(sfdres__h415761[30] ?
								   6'd17 :
								   (sfdres__h415761[29] ?
								      6'd18 :
								      (sfdres__h415761[28] ?
									 6'd19 :
									 (sfdres__h415761[27] ?
									    6'd20 :
									    (sfdres__h415761[26] ?
									       6'd21 :
									       (sfdres__h415761[25] ?
										  6'd22 :
										  (sfdres__h415761[24] ?
										     6'd23 :
										     (sfdres__h415761[23] ?
											6'd24 :
											(sfdres__h415761[22] ?
											   6'd25 :
											   (sfdres__h415761[21] ?
											      6'd26 :
											      (sfdres__h415761[20] ?
												 6'd27 :
												 (sfdres__h415761[19] ?
												    6'd28 :
												    (sfdres__h415761[18] ?
												       6'd29 :
												       (sfdres__h415761[17] ?
													  6'd30 :
													  (sfdres__h415761[16] ?
													     6'd31 :
													     (sfdres__h415761[15] ?
														6'd32 :
														(sfdres__h415761[14] ?
														   6'd33 :
														   (sfdres__h415761[13] ?
														      6'd34 :
														      (sfdres__h415761[12] ?
															 6'd35 :
															 (sfdres__h415761[11] ?
															    6'd36 :
															    (sfdres__h415761[10] ?
															       6'd37 :
															       (sfdres__h415761[9] ?
																  6'd38 :
																  (sfdres__h415761[8] ?
																     6'd39 :
																     (sfdres__h415761[7] ?
																	6'd40 :
																	(sfdres__h415761[6] ?
																	   6'd41 :
																	   (sfdres__h415761[5] ?
																	      6'd42 :
																	      (sfdres__h415761[4] ?
																		 6'd43 :
																		 (sfdres__h415761[3] ?
																		    6'd44 :
																		    (sfdres__h415761[2] ?
																		       6'd45 :
																		       (sfdres__h415761[1] ?
																			  6'd46 :
																			  (sfdres__h415761[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8398 =
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8199 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9733 =
	     (sfdres__h415761[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8199 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h424208, sfdin__h424202[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9873 =
	     (din_exp__h492946 == 8'd0) ?
	       9'd386 :
	       { din_exp92946_MINUS_127__q164[7],
		 din_exp92946_MINUS_127__q164 } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3236 =
	     (din_exp__h229211 == 8'd0) ?
	       9'd386 :
	       { din_exp29211_MINUS_127__q57[7],
		 din_exp29211_MINUS_127__q57 } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3433 =
	     (sfdres__h220827[47] ?
		6'd0 :
		(sfdres__h220827[46] ?
		   6'd1 :
		   (sfdres__h220827[45] ?
		      6'd2 :
		      (sfdres__h220827[44] ?
			 6'd3 :
			 (sfdres__h220827[43] ?
			    6'd4 :
			    (sfdres__h220827[42] ?
			       6'd5 :
			       (sfdres__h220827[41] ?
				  6'd6 :
				  (sfdres__h220827[40] ?
				     6'd7 :
				     (sfdres__h220827[39] ?
					6'd8 :
					(sfdres__h220827[38] ?
					   6'd9 :
					   (sfdres__h220827[37] ?
					      6'd10 :
					      (sfdres__h220827[36] ?
						 6'd11 :
						 (sfdres__h220827[35] ?
						    6'd12 :
						    (sfdres__h220827[34] ?
						       6'd13 :
						       (sfdres__h220827[33] ?
							  6'd14 :
							  (sfdres__h220827[32] ?
							     6'd15 :
							     (sfdres__h220827[31] ?
								6'd16 :
								(sfdres__h220827[30] ?
								   6'd17 :
								   (sfdres__h220827[29] ?
								      6'd18 :
								      (sfdres__h220827[28] ?
									 6'd19 :
									 (sfdres__h220827[27] ?
									    6'd20 :
									    (sfdres__h220827[26] ?
									       6'd21 :
									       (sfdres__h220827[25] ?
										  6'd22 :
										  (sfdres__h220827[24] ?
										     6'd23 :
										     (sfdres__h220827[23] ?
											6'd24 :
											(sfdres__h220827[22] ?
											   6'd25 :
											   (sfdres__h220827[21] ?
											      6'd26 :
											      (sfdres__h220827[20] ?
												 6'd27 :
												 (sfdres__h220827[19] ?
												    6'd28 :
												    (sfdres__h220827[18] ?
												       6'd29 :
												       (sfdres__h220827[17] ?
													  6'd30 :
													  (sfdres__h220827[16] ?
													     6'd31 :
													     (sfdres__h220827[15] ?
														6'd32 :
														(sfdres__h220827[14] ?
														   6'd33 :
														   (sfdres__h220827[13] ?
														      6'd34 :
														      (sfdres__h220827[12] ?
															 6'd35 :
															 (sfdres__h220827[11] ?
															    6'd36 :
															    (sfdres__h220827[10] ?
															       6'd37 :
															       (sfdres__h220827[9] ?
																  6'd38 :
																  (sfdres__h220827[8] ?
																     6'd39 :
																     (sfdres__h220827[7] ?
																	6'd40 :
																	(sfdres__h220827[6] ?
																	   6'd41 :
																	   (sfdres__h220827[5] ?
																	      6'd42 :
																	      (sfdres__h220827[4] ?
																		 6'd43 :
																		 (sfdres__h220827[3] ?
																		    6'd44 :
																		    (sfdres__h220827[2] ?
																		       6'd45 :
																		       (sfdres__h220827[1] ?
																			  6'd46 :
																			  (sfdres__h220827[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3435 =
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3236 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3892 =
	     (sfdres__h220827[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3236 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h229293, sfdin__h229287[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d4359 =
	     (din_exp__h269701 == 8'd0) ?
	       9'd386 :
	       { din_exp69701_MINUS_127__q76[7],
		 din_exp69701_MINUS_127__q76 } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d4556 =
	     (sfdres__h261358[47] ?
		6'd0 :
		(sfdres__h261358[46] ?
		   6'd1 :
		   (sfdres__h261358[45] ?
		      6'd2 :
		      (sfdres__h261358[44] ?
			 6'd3 :
			 (sfdres__h261358[43] ?
			    6'd4 :
			    (sfdres__h261358[42] ?
			       6'd5 :
			       (sfdres__h261358[41] ?
				  6'd6 :
				  (sfdres__h261358[40] ?
				     6'd7 :
				     (sfdres__h261358[39] ?
					6'd8 :
					(sfdres__h261358[38] ?
					   6'd9 :
					   (sfdres__h261358[37] ?
					      6'd10 :
					      (sfdres__h261358[36] ?
						 6'd11 :
						 (sfdres__h261358[35] ?
						    6'd12 :
						    (sfdres__h261358[34] ?
						       6'd13 :
						       (sfdres__h261358[33] ?
							  6'd14 :
							  (sfdres__h261358[32] ?
							     6'd15 :
							     (sfdres__h261358[31] ?
								6'd16 :
								(sfdres__h261358[30] ?
								   6'd17 :
								   (sfdres__h261358[29] ?
								      6'd18 :
								      (sfdres__h261358[28] ?
									 6'd19 :
									 (sfdres__h261358[27] ?
									    6'd20 :
									    (sfdres__h261358[26] ?
									       6'd21 :
									       (sfdres__h261358[25] ?
										  6'd22 :
										  (sfdres__h261358[24] ?
										     6'd23 :
										     (sfdres__h261358[23] ?
											6'd24 :
											(sfdres__h261358[22] ?
											   6'd25 :
											   (sfdres__h261358[21] ?
											      6'd26 :
											      (sfdres__h261358[20] ?
												 6'd27 :
												 (sfdres__h261358[19] ?
												    6'd28 :
												    (sfdres__h261358[18] ?
												       6'd29 :
												       (sfdres__h261358[17] ?
													  6'd30 :
													  (sfdres__h261358[16] ?
													     6'd31 :
													     (sfdres__h261358[15] ?
														6'd32 :
														(sfdres__h261358[14] ?
														   6'd33 :
														   (sfdres__h261358[13] ?
														      6'd34 :
														      (sfdres__h261358[12] ?
															 6'd35 :
															 (sfdres__h261358[11] ?
															    6'd36 :
															    (sfdres__h261358[10] ?
															       6'd37 :
															       (sfdres__h261358[9] ?
																  6'd38 :
																  (sfdres__h261358[8] ?
																     6'd39 :
																     (sfdres__h261358[7] ?
																	6'd40 :
																	(sfdres__h261358[6] ?
																	   6'd41 :
																	   (sfdres__h261358[5] ?
																	      6'd42 :
																	      (sfdres__h261358[4] ?
																		 6'd43 :
																		 (sfdres__h261358[3] ?
																		    6'd44 :
																		    (sfdres__h261358[2] ?
																		       6'd45 :
																		       (sfdres__h261358[1] ?
																			  6'd46 :
																			  (sfdres__h261358[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d4558 =
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d4359 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5411 =
	     (sfdres__h261358[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d4359 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h269783, sfdin__h269777[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5892 =
	     (din_exp__h329135 == 8'd0) ?
	       9'd386 :
	       { din_exp29135_MINUS_127__q101[7],
		 din_exp29135_MINUS_127__q101 } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6089 =
	     (sfdres__h320792[47] ?
		6'd0 :
		(sfdres__h320792[46] ?
		   6'd1 :
		   (sfdres__h320792[45] ?
		      6'd2 :
		      (sfdres__h320792[44] ?
			 6'd3 :
			 (sfdres__h320792[43] ?
			    6'd4 :
			    (sfdres__h320792[42] ?
			       6'd5 :
			       (sfdres__h320792[41] ?
				  6'd6 :
				  (sfdres__h320792[40] ?
				     6'd7 :
				     (sfdres__h320792[39] ?
					6'd8 :
					(sfdres__h320792[38] ?
					   6'd9 :
					   (sfdres__h320792[37] ?
					      6'd10 :
					      (sfdres__h320792[36] ?
						 6'd11 :
						 (sfdres__h320792[35] ?
						    6'd12 :
						    (sfdres__h320792[34] ?
						       6'd13 :
						       (sfdres__h320792[33] ?
							  6'd14 :
							  (sfdres__h320792[32] ?
							     6'd15 :
							     (sfdres__h320792[31] ?
								6'd16 :
								(sfdres__h320792[30] ?
								   6'd17 :
								   (sfdres__h320792[29] ?
								      6'd18 :
								      (sfdres__h320792[28] ?
									 6'd19 :
									 (sfdres__h320792[27] ?
									    6'd20 :
									    (sfdres__h320792[26] ?
									       6'd21 :
									       (sfdres__h320792[25] ?
										  6'd22 :
										  (sfdres__h320792[24] ?
										     6'd23 :
										     (sfdres__h320792[23] ?
											6'd24 :
											(sfdres__h320792[22] ?
											   6'd25 :
											   (sfdres__h320792[21] ?
											      6'd26 :
											      (sfdres__h320792[20] ?
												 6'd27 :
												 (sfdres__h320792[19] ?
												    6'd28 :
												    (sfdres__h320792[18] ?
												       6'd29 :
												       (sfdres__h320792[17] ?
													  6'd30 :
													  (sfdres__h320792[16] ?
													     6'd31 :
													     (sfdres__h320792[15] ?
														6'd32 :
														(sfdres__h320792[14] ?
														   6'd33 :
														   (sfdres__h320792[13] ?
														      6'd34 :
														      (sfdres__h320792[12] ?
															 6'd35 :
															 (sfdres__h320792[11] ?
															    6'd36 :
															    (sfdres__h320792[10] ?
															       6'd37 :
															       (sfdres__h320792[9] ?
																  6'd38 :
																  (sfdres__h320792[8] ?
																     6'd39 :
																     (sfdres__h320792[7] ?
																	6'd40 :
																	(sfdres__h320792[6] ?
																	   6'd41 :
																	   (sfdres__h320792[5] ?
																	      6'd42 :
																	      (sfdres__h320792[4] ?
																		 6'd43 :
																		 (sfdres__h320792[3] ?
																		    6'd44 :
																		    (sfdres__h320792[2] ?
																		       6'd45 :
																		       (sfdres__h320792[1] ?
																			  6'd46 :
																			  (sfdres__h320792[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6091 =
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5892 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7340 =
	     (sfdres__h320792[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5892 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h329217, sfdin__h329211[47:25] } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7837 =
	     (din_exp__h408761 == 8'd0) ?
	       9'd386 :
	       { din_exp08761_MINUS_127__q132[7],
		 din_exp08761_MINUS_127__q132 } ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8034 =
	     (sfdres__h400418[47] ?
		6'd0 :
		(sfdres__h400418[46] ?
		   6'd1 :
		   (sfdres__h400418[45] ?
		      6'd2 :
		      (sfdres__h400418[44] ?
			 6'd3 :
			 (sfdres__h400418[43] ?
			    6'd4 :
			    (sfdres__h400418[42] ?
			       6'd5 :
			       (sfdres__h400418[41] ?
				  6'd6 :
				  (sfdres__h400418[40] ?
				     6'd7 :
				     (sfdres__h400418[39] ?
					6'd8 :
					(sfdres__h400418[38] ?
					   6'd9 :
					   (sfdres__h400418[37] ?
					      6'd10 :
					      (sfdres__h400418[36] ?
						 6'd11 :
						 (sfdres__h400418[35] ?
						    6'd12 :
						    (sfdres__h400418[34] ?
						       6'd13 :
						       (sfdres__h400418[33] ?
							  6'd14 :
							  (sfdres__h400418[32] ?
							     6'd15 :
							     (sfdres__h400418[31] ?
								6'd16 :
								(sfdres__h400418[30] ?
								   6'd17 :
								   (sfdres__h400418[29] ?
								      6'd18 :
								      (sfdres__h400418[28] ?
									 6'd19 :
									 (sfdres__h400418[27] ?
									    6'd20 :
									    (sfdres__h400418[26] ?
									       6'd21 :
									       (sfdres__h400418[25] ?
										  6'd22 :
										  (sfdres__h400418[24] ?
										     6'd23 :
										     (sfdres__h400418[23] ?
											6'd24 :
											(sfdres__h400418[22] ?
											   6'd25 :
											   (sfdres__h400418[21] ?
											      6'd26 :
											      (sfdres__h400418[20] ?
												 6'd27 :
												 (sfdres__h400418[19] ?
												    6'd28 :
												    (sfdres__h400418[18] ?
												       6'd29 :
												       (sfdres__h400418[17] ?
													  6'd30 :
													  (sfdres__h400418[16] ?
													     6'd31 :
													     (sfdres__h400418[15] ?
														6'd32 :
														(sfdres__h400418[14] ?
														   6'd33 :
														   (sfdres__h400418[13] ?
														      6'd34 :
														      (sfdres__h400418[12] ?
															 6'd35 :
															 (sfdres__h400418[11] ?
															    6'd36 :
															    (sfdres__h400418[10] ?
															       6'd37 :
															       (sfdres__h400418[9] ?
																  6'd38 :
																  (sfdres__h400418[8] ?
																     6'd39 :
																     (sfdres__h400418[7] ?
																	6'd40 :
																	(sfdres__h400418[6] ?
																	   6'd41 :
																	   (sfdres__h400418[5] ?
																	      6'd42 :
																	      (sfdres__h400418[4] ?
																		 6'd43 :
																		 (sfdres__h400418[3] ?
																		    6'd44 :
																		    (sfdres__h400418[2] ?
																		       6'd45 :
																		       (sfdres__h400418[1] ?
																			  6'd46 :
																			  (sfdres__h400418[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8036 =
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7837 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9718 =
	     (sfdres__h400418[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7837 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h408843, sfdin__h408837[47:25] } ;
  assign IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11541 =
	     (din_exp__h613354 == 8'd0) ?
	       9'd386 :
	       { din_exp13354_MINUS_127__q182[7],
		 din_exp13354_MINUS_127__q182 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11738 =
	     (sfdres__h605037[47] ?
		6'd0 :
		(sfdres__h605037[46] ?
		   6'd1 :
		   (sfdres__h605037[45] ?
		      6'd2 :
		      (sfdres__h605037[44] ?
			 6'd3 :
			 (sfdres__h605037[43] ?
			    6'd4 :
			    (sfdres__h605037[42] ?
			       6'd5 :
			       (sfdres__h605037[41] ?
				  6'd6 :
				  (sfdres__h605037[40] ?
				     6'd7 :
				     (sfdres__h605037[39] ?
					6'd8 :
					(sfdres__h605037[38] ?
					   6'd9 :
					   (sfdres__h605037[37] ?
					      6'd10 :
					      (sfdres__h605037[36] ?
						 6'd11 :
						 (sfdres__h605037[35] ?
						    6'd12 :
						    (sfdres__h605037[34] ?
						       6'd13 :
						       (sfdres__h605037[33] ?
							  6'd14 :
							  (sfdres__h605037[32] ?
							     6'd15 :
							     (sfdres__h605037[31] ?
								6'd16 :
								(sfdres__h605037[30] ?
								   6'd17 :
								   (sfdres__h605037[29] ?
								      6'd18 :
								      (sfdres__h605037[28] ?
									 6'd19 :
									 (sfdres__h605037[27] ?
									    6'd20 :
									    (sfdres__h605037[26] ?
									       6'd21 :
									       (sfdres__h605037[25] ?
										  6'd22 :
										  (sfdres__h605037[24] ?
										     6'd23 :
										     (sfdres__h605037[23] ?
											6'd24 :
											(sfdres__h605037[22] ?
											   6'd25 :
											   (sfdres__h605037[21] ?
											      6'd26 :
											      (sfdres__h605037[20] ?
												 6'd27 :
												 (sfdres__h605037[19] ?
												    6'd28 :
												    (sfdres__h605037[18] ?
												       6'd29 :
												       (sfdres__h605037[17] ?
													  6'd30 :
													  (sfdres__h605037[16] ?
													     6'd31 :
													     (sfdres__h605037[15] ?
														6'd32 :
														(sfdres__h605037[14] ?
														   6'd33 :
														   (sfdres__h605037[13] ?
														      6'd34 :
														      (sfdres__h605037[12] ?
															 6'd35 :
															 (sfdres__h605037[11] ?
															    6'd36 :
															    (sfdres__h605037[10] ?
															       6'd37 :
															       (sfdres__h605037[9] ?
																  6'd38 :
																  (sfdres__h605037[8] ?
																     6'd39 :
																     (sfdres__h605037[7] ?
																	6'd40 :
																	(sfdres__h605037[6] ?
																	   6'd41 :
																	   (sfdres__h605037[5] ?
																	      6'd42 :
																	      (sfdres__h605037[4] ?
																		 6'd43 :
																		 (sfdres__h605037[3] ?
																		    6'd44 :
																		    (sfdres__h605037[2] ?
																		       6'd45 :
																		       (sfdres__h605037[1] ?
																			  6'd46 :
																			  (sfdres__h605037[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11740 =
	     IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11541 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11788 =
	     (sfdres__h605037[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11541 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h613436, sfdin__h613430[47:25] } ;
  assign IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12311 =
	     (din_exp__h643666 == 8'd0) ?
	       9'd386 :
	       { din_exp43666_MINUS_127__q191[7],
		 din_exp43666_MINUS_127__q191 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12508 =
	     (sfdres__h635349[47] ?
		6'd0 :
		(sfdres__h635349[46] ?
		   6'd1 :
		   (sfdres__h635349[45] ?
		      6'd2 :
		      (sfdres__h635349[44] ?
			 6'd3 :
			 (sfdres__h635349[43] ?
			    6'd4 :
			    (sfdres__h635349[42] ?
			       6'd5 :
			       (sfdres__h635349[41] ?
				  6'd6 :
				  (sfdres__h635349[40] ?
				     6'd7 :
				     (sfdres__h635349[39] ?
					6'd8 :
					(sfdres__h635349[38] ?
					   6'd9 :
					   (sfdres__h635349[37] ?
					      6'd10 :
					      (sfdres__h635349[36] ?
						 6'd11 :
						 (sfdres__h635349[35] ?
						    6'd12 :
						    (sfdres__h635349[34] ?
						       6'd13 :
						       (sfdres__h635349[33] ?
							  6'd14 :
							  (sfdres__h635349[32] ?
							     6'd15 :
							     (sfdres__h635349[31] ?
								6'd16 :
								(sfdres__h635349[30] ?
								   6'd17 :
								   (sfdres__h635349[29] ?
								      6'd18 :
								      (sfdres__h635349[28] ?
									 6'd19 :
									 (sfdres__h635349[27] ?
									    6'd20 :
									    (sfdres__h635349[26] ?
									       6'd21 :
									       (sfdres__h635349[25] ?
										  6'd22 :
										  (sfdres__h635349[24] ?
										     6'd23 :
										     (sfdres__h635349[23] ?
											6'd24 :
											(sfdres__h635349[22] ?
											   6'd25 :
											   (sfdres__h635349[21] ?
											      6'd26 :
											      (sfdres__h635349[20] ?
												 6'd27 :
												 (sfdres__h635349[19] ?
												    6'd28 :
												    (sfdres__h635349[18] ?
												       6'd29 :
												       (sfdres__h635349[17] ?
													  6'd30 :
													  (sfdres__h635349[16] ?
													     6'd31 :
													     (sfdres__h635349[15] ?
														6'd32 :
														(sfdres__h635349[14] ?
														   6'd33 :
														   (sfdres__h635349[13] ?
														      6'd34 :
														      (sfdres__h635349[12] ?
															 6'd35 :
															 (sfdres__h635349[11] ?
															    6'd36 :
															    (sfdres__h635349[10] ?
															       6'd37 :
															       (sfdres__h635349[9] ?
																  6'd38 :
																  (sfdres__h635349[8] ?
																     6'd39 :
																     (sfdres__h635349[7] ?
																	6'd40 :
																	(sfdres__h635349[6] ?
																	   6'd41 :
																	   (sfdres__h635349[5] ?
																	      6'd42 :
																	      (sfdres__h635349[4] ?
																		 6'd43 :
																		 (sfdres__h635349[3] ?
																		    6'd44 :
																		    (sfdres__h635349[2] ?
																		       6'd45 :
																		       (sfdres__h635349[1] ?
																			  6'd46 :
																			  (sfdres__h635349[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12510 =
	     IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12311 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12558 =
	     (sfdres__h635349[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12311 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h643748, sfdin__h643742[47:25] } ;
  assign IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d11912 =
	     (din_exp__h628523 == 8'd0) ?
	       9'd386 :
	       { din_exp28523_MINUS_127__q186[7],
		 din_exp28523_MINUS_127__q186 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d12109 =
	     (sfdres__h620206[47] ?
		6'd0 :
		(sfdres__h620206[46] ?
		   6'd1 :
		   (sfdres__h620206[45] ?
		      6'd2 :
		      (sfdres__h620206[44] ?
			 6'd3 :
			 (sfdres__h620206[43] ?
			    6'd4 :
			    (sfdres__h620206[42] ?
			       6'd5 :
			       (sfdres__h620206[41] ?
				  6'd6 :
				  (sfdres__h620206[40] ?
				     6'd7 :
				     (sfdres__h620206[39] ?
					6'd8 :
					(sfdres__h620206[38] ?
					   6'd9 :
					   (sfdres__h620206[37] ?
					      6'd10 :
					      (sfdres__h620206[36] ?
						 6'd11 :
						 (sfdres__h620206[35] ?
						    6'd12 :
						    (sfdres__h620206[34] ?
						       6'd13 :
						       (sfdres__h620206[33] ?
							  6'd14 :
							  (sfdres__h620206[32] ?
							     6'd15 :
							     (sfdres__h620206[31] ?
								6'd16 :
								(sfdres__h620206[30] ?
								   6'd17 :
								   (sfdres__h620206[29] ?
								      6'd18 :
								      (sfdres__h620206[28] ?
									 6'd19 :
									 (sfdres__h620206[27] ?
									    6'd20 :
									    (sfdres__h620206[26] ?
									       6'd21 :
									       (sfdres__h620206[25] ?
										  6'd22 :
										  (sfdres__h620206[24] ?
										     6'd23 :
										     (sfdres__h620206[23] ?
											6'd24 :
											(sfdres__h620206[22] ?
											   6'd25 :
											   (sfdres__h620206[21] ?
											      6'd26 :
											      (sfdres__h620206[20] ?
												 6'd27 :
												 (sfdres__h620206[19] ?
												    6'd28 :
												    (sfdres__h620206[18] ?
												       6'd29 :
												       (sfdres__h620206[17] ?
													  6'd30 :
													  (sfdres__h620206[16] ?
													     6'd31 :
													     (sfdres__h620206[15] ?
														6'd32 :
														(sfdres__h620206[14] ?
														   6'd33 :
														   (sfdres__h620206[13] ?
														      6'd34 :
														      (sfdres__h620206[12] ?
															 6'd35 :
															 (sfdres__h620206[11] ?
															    6'd36 :
															    (sfdres__h620206[10] ?
															       6'd37 :
															       (sfdres__h620206[9] ?
																  6'd38 :
																  (sfdres__h620206[8] ?
																     6'd39 :
																     (sfdres__h620206[7] ?
																	6'd40 :
																	(sfdres__h620206[6] ?
																	   6'd41 :
																	   (sfdres__h620206[5] ?
																	      6'd42 :
																	      (sfdres__h620206[4] ?
																		 6'd43 :
																		 (sfdres__h620206[3] ?
																		    6'd44 :
																		    (sfdres__h620206[2] ?
																		       6'd45 :
																		       (sfdres__h620206[1] ?
																			  6'd46 :
																			  (sfdres__h620206[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d12111 =
	     IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d11912 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d12159 =
	     (sfdres__h620206[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d11912 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h628605, sfdin__h628599[47:25] } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d1900 =
	     (din_exp__h188810 == 8'd0) ?
	       9'd386 :
	       { din_exp88810_MINUS_127__q37[7],
		 din_exp88810_MINUS_127__q37 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2097 =
	     (sfdres__h180493[47] ?
		6'd0 :
		(sfdres__h180493[46] ?
		   6'd1 :
		   (sfdres__h180493[45] ?
		      6'd2 :
		      (sfdres__h180493[44] ?
			 6'd3 :
			 (sfdres__h180493[43] ?
			    6'd4 :
			    (sfdres__h180493[42] ?
			       6'd5 :
			       (sfdres__h180493[41] ?
				  6'd6 :
				  (sfdres__h180493[40] ?
				     6'd7 :
				     (sfdres__h180493[39] ?
					6'd8 :
					(sfdres__h180493[38] ?
					   6'd9 :
					   (sfdres__h180493[37] ?
					      6'd10 :
					      (sfdres__h180493[36] ?
						 6'd11 :
						 (sfdres__h180493[35] ?
						    6'd12 :
						    (sfdres__h180493[34] ?
						       6'd13 :
						       (sfdres__h180493[33] ?
							  6'd14 :
							  (sfdres__h180493[32] ?
							     6'd15 :
							     (sfdres__h180493[31] ?
								6'd16 :
								(sfdres__h180493[30] ?
								   6'd17 :
								   (sfdres__h180493[29] ?
								      6'd18 :
								      (sfdres__h180493[28] ?
									 6'd19 :
									 (sfdres__h180493[27] ?
									    6'd20 :
									    (sfdres__h180493[26] ?
									       6'd21 :
									       (sfdres__h180493[25] ?
										  6'd22 :
										  (sfdres__h180493[24] ?
										     6'd23 :
										     (sfdres__h180493[23] ?
											6'd24 :
											(sfdres__h180493[22] ?
											   6'd25 :
											   (sfdres__h180493[21] ?
											      6'd26 :
											      (sfdres__h180493[20] ?
												 6'd27 :
												 (sfdres__h180493[19] ?
												    6'd28 :
												    (sfdres__h180493[18] ?
												       6'd29 :
												       (sfdres__h180493[17] ?
													  6'd30 :
													  (sfdres__h180493[16] ?
													     6'd31 :
													     (sfdres__h180493[15] ?
														6'd32 :
														(sfdres__h180493[14] ?
														   6'd33 :
														   (sfdres__h180493[13] ?
														      6'd34 :
														      (sfdres__h180493[12] ?
															 6'd35 :
															 (sfdres__h180493[11] ?
															    6'd36 :
															    (sfdres__h180493[10] ?
															       6'd37 :
															       (sfdres__h180493[9] ?
																  6'd38 :
																  (sfdres__h180493[8] ?
																     6'd39 :
																     (sfdres__h180493[7] ?
																	6'd40 :
																	(sfdres__h180493[6] ?
																	   6'd41 :
																	   (sfdres__h180493[5] ?
																	      6'd42 :
																	      (sfdres__h180493[4] ?
																		 6'd43 :
																		 (sfdres__h180493[3] ?
																		    6'd44 :
																		    (sfdres__h180493[2] ?
																		       6'd45 :
																		       (sfdres__h180493[1] ?
																			  6'd46 :
																			  (sfdres__h180493[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2099 =
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d1900 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2147 =
	     (sfdres__h180493[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d1900 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h188892, sfdin__h188886[47:25] } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2233 =
	     (din_exp__h163486 == 8'd0) ?
	       9'd386 :
	       { din_exp63486_MINUS_127__q41[7],
		 din_exp63486_MINUS_127__q41 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2430 =
	     (sfdres__h155169[47] ?
		6'd0 :
		(sfdres__h155169[46] ?
		   6'd1 :
		   (sfdres__h155169[45] ?
		      6'd2 :
		      (sfdres__h155169[44] ?
			 6'd3 :
			 (sfdres__h155169[43] ?
			    6'd4 :
			    (sfdres__h155169[42] ?
			       6'd5 :
			       (sfdres__h155169[41] ?
				  6'd6 :
				  (sfdres__h155169[40] ?
				     6'd7 :
				     (sfdres__h155169[39] ?
					6'd8 :
					(sfdres__h155169[38] ?
					   6'd9 :
					   (sfdres__h155169[37] ?
					      6'd10 :
					      (sfdres__h155169[36] ?
						 6'd11 :
						 (sfdres__h155169[35] ?
						    6'd12 :
						    (sfdres__h155169[34] ?
						       6'd13 :
						       (sfdres__h155169[33] ?
							  6'd14 :
							  (sfdres__h155169[32] ?
							     6'd15 :
							     (sfdres__h155169[31] ?
								6'd16 :
								(sfdres__h155169[30] ?
								   6'd17 :
								   (sfdres__h155169[29] ?
								      6'd18 :
								      (sfdres__h155169[28] ?
									 6'd19 :
									 (sfdres__h155169[27] ?
									    6'd20 :
									    (sfdres__h155169[26] ?
									       6'd21 :
									       (sfdres__h155169[25] ?
										  6'd22 :
										  (sfdres__h155169[24] ?
										     6'd23 :
										     (sfdres__h155169[23] ?
											6'd24 :
											(sfdres__h155169[22] ?
											   6'd25 :
											   (sfdres__h155169[21] ?
											      6'd26 :
											      (sfdres__h155169[20] ?
												 6'd27 :
												 (sfdres__h155169[19] ?
												    6'd28 :
												    (sfdres__h155169[18] ?
												       6'd29 :
												       (sfdres__h155169[17] ?
													  6'd30 :
													  (sfdres__h155169[16] ?
													     6'd31 :
													     (sfdres__h155169[15] ?
														6'd32 :
														(sfdres__h155169[14] ?
														   6'd33 :
														   (sfdres__h155169[13] ?
														      6'd34 :
														      (sfdres__h155169[12] ?
															 6'd35 :
															 (sfdres__h155169[11] ?
															    6'd36 :
															    (sfdres__h155169[10] ?
															       6'd37 :
															       (sfdres__h155169[9] ?
																  6'd38 :
																  (sfdres__h155169[8] ?
																     6'd39 :
																     (sfdres__h155169[7] ?
																	6'd40 :
																	(sfdres__h155169[6] ?
																	   6'd41 :
																	   (sfdres__h155169[5] ?
																	      6'd42 :
																	      (sfdres__h155169[4] ?
																		 6'd43 :
																		 (sfdres__h155169[3] ?
																		    6'd44 :
																		    (sfdres__h155169[2] ?
																		       6'd45 :
																		       (sfdres__h155169[1] ?
																			  6'd46 :
																			  (sfdres__h155169[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2432 =
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2233 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2480 =
	     (sfdres__h155169[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2233 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h163568, sfdin__h163562[47:25] } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d2894 =
	     (din_exp__h212853 == 8'd0) ?
	       9'd386 :
	       { din_exp12853_MINUS_127__q51[7],
		 din_exp12853_MINUS_127__q51 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3091 =
	     (sfdres__h204536[47] ?
		6'd0 :
		(sfdres__h204536[46] ?
		   6'd1 :
		   (sfdres__h204536[45] ?
		      6'd2 :
		      (sfdres__h204536[44] ?
			 6'd3 :
			 (sfdres__h204536[43] ?
			    6'd4 :
			    (sfdres__h204536[42] ?
			       6'd5 :
			       (sfdres__h204536[41] ?
				  6'd6 :
				  (sfdres__h204536[40] ?
				     6'd7 :
				     (sfdres__h204536[39] ?
					6'd8 :
					(sfdres__h204536[38] ?
					   6'd9 :
					   (sfdres__h204536[37] ?
					      6'd10 :
					      (sfdres__h204536[36] ?
						 6'd11 :
						 (sfdres__h204536[35] ?
						    6'd12 :
						    (sfdres__h204536[34] ?
						       6'd13 :
						       (sfdres__h204536[33] ?
							  6'd14 :
							  (sfdres__h204536[32] ?
							     6'd15 :
							     (sfdres__h204536[31] ?
								6'd16 :
								(sfdres__h204536[30] ?
								   6'd17 :
								   (sfdres__h204536[29] ?
								      6'd18 :
								      (sfdres__h204536[28] ?
									 6'd19 :
									 (sfdres__h204536[27] ?
									    6'd20 :
									    (sfdres__h204536[26] ?
									       6'd21 :
									       (sfdres__h204536[25] ?
										  6'd22 :
										  (sfdres__h204536[24] ?
										     6'd23 :
										     (sfdres__h204536[23] ?
											6'd24 :
											(sfdres__h204536[22] ?
											   6'd25 :
											   (sfdres__h204536[21] ?
											      6'd26 :
											      (sfdres__h204536[20] ?
												 6'd27 :
												 (sfdres__h204536[19] ?
												    6'd28 :
												    (sfdres__h204536[18] ?
												       6'd29 :
												       (sfdres__h204536[17] ?
													  6'd30 :
													  (sfdres__h204536[16] ?
													     6'd31 :
													     (sfdres__h204536[15] ?
														6'd32 :
														(sfdres__h204536[14] ?
														   6'd33 :
														   (sfdres__h204536[13] ?
														      6'd34 :
														      (sfdres__h204536[12] ?
															 6'd35 :
															 (sfdres__h204536[11] ?
															    6'd36 :
															    (sfdres__h204536[10] ?
															       6'd37 :
															       (sfdres__h204536[9] ?
																  6'd38 :
																  (sfdres__h204536[8] ?
																     6'd39 :
																     (sfdres__h204536[7] ?
																	6'd40 :
																	(sfdres__h204536[6] ?
																	   6'd41 :
																	   (sfdres__h204536[5] ?
																	      6'd42 :
																	      (sfdres__h204536[4] ?
																		 6'd43 :
																		 (sfdres__h204536[3] ?
																		    6'd44 :
																		    (sfdres__h204536[2] ?
																		       6'd45 :
																		       (sfdres__h204536[1] ?
																			  6'd46 :
																			  (sfdres__h204536[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3093 =
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d2894 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3878 =
	     (sfdres__h204536[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d2894 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h212935, sfdin__h212929[47:25] } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4005 =
	     (din_exp__h254550 == 8'd0) ?
	       9'd386 :
	       { din_exp54550_MINUS_127__q70[7],
		 din_exp54550_MINUS_127__q70 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4202 =
	     (sfdres__h246233[47] ?
		6'd0 :
		(sfdres__h246233[46] ?
		   6'd1 :
		   (sfdres__h246233[45] ?
		      6'd2 :
		      (sfdres__h246233[44] ?
			 6'd3 :
			 (sfdres__h246233[43] ?
			    6'd4 :
			    (sfdres__h246233[42] ?
			       6'd5 :
			       (sfdres__h246233[41] ?
				  6'd6 :
				  (sfdres__h246233[40] ?
				     6'd7 :
				     (sfdres__h246233[39] ?
					6'd8 :
					(sfdres__h246233[38] ?
					   6'd9 :
					   (sfdres__h246233[37] ?
					      6'd10 :
					      (sfdres__h246233[36] ?
						 6'd11 :
						 (sfdres__h246233[35] ?
						    6'd12 :
						    (sfdres__h246233[34] ?
						       6'd13 :
						       (sfdres__h246233[33] ?
							  6'd14 :
							  (sfdres__h246233[32] ?
							     6'd15 :
							     (sfdres__h246233[31] ?
								6'd16 :
								(sfdres__h246233[30] ?
								   6'd17 :
								   (sfdres__h246233[29] ?
								      6'd18 :
								      (sfdres__h246233[28] ?
									 6'd19 :
									 (sfdres__h246233[27] ?
									    6'd20 :
									    (sfdres__h246233[26] ?
									       6'd21 :
									       (sfdres__h246233[25] ?
										  6'd22 :
										  (sfdres__h246233[24] ?
										     6'd23 :
										     (sfdres__h246233[23] ?
											6'd24 :
											(sfdres__h246233[22] ?
											   6'd25 :
											   (sfdres__h246233[21] ?
											      6'd26 :
											      (sfdres__h246233[20] ?
												 6'd27 :
												 (sfdres__h246233[19] ?
												    6'd28 :
												    (sfdres__h246233[18] ?
												       6'd29 :
												       (sfdres__h246233[17] ?
													  6'd30 :
													  (sfdres__h246233[16] ?
													     6'd31 :
													     (sfdres__h246233[15] ?
														6'd32 :
														(sfdres__h246233[14] ?
														   6'd33 :
														   (sfdres__h246233[13] ?
														      6'd34 :
														      (sfdres__h246233[12] ?
															 6'd35 :
															 (sfdres__h246233[11] ?
															    6'd36 :
															    (sfdres__h246233[10] ?
															       6'd37 :
															       (sfdres__h246233[9] ?
																  6'd38 :
																  (sfdres__h246233[8] ?
																     6'd39 :
																     (sfdres__h246233[7] ?
																	6'd40 :
																	(sfdres__h246233[6] ?
																	   6'd41 :
																	   (sfdres__h246233[5] ?
																	      6'd42 :
																	      (sfdres__h246233[4] ?
																		 6'd43 :
																		 (sfdres__h246233[3] ?
																		    6'd44 :
																		    (sfdres__h246233[2] ?
																		       6'd45 :
																		       (sfdres__h246233[1] ?
																			  6'd46 :
																			  (sfdres__h246233[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4204 =
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4005 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d5395 =
	     (sfdres__h246233[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4005 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h254632, sfdin__h254626[47:25] } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d5538 =
	     (din_exp__h313984 == 8'd0) ?
	       9'd386 :
	       { din_exp13984_MINUS_127__q95[7],
		 din_exp13984_MINUS_127__q95 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d5735 =
	     (sfdres__h305667[47] ?
		6'd0 :
		(sfdres__h305667[46] ?
		   6'd1 :
		   (sfdres__h305667[45] ?
		      6'd2 :
		      (sfdres__h305667[44] ?
			 6'd3 :
			 (sfdres__h305667[43] ?
			    6'd4 :
			    (sfdres__h305667[42] ?
			       6'd5 :
			       (sfdres__h305667[41] ?
				  6'd6 :
				  (sfdres__h305667[40] ?
				     6'd7 :
				     (sfdres__h305667[39] ?
					6'd8 :
					(sfdres__h305667[38] ?
					   6'd9 :
					   (sfdres__h305667[37] ?
					      6'd10 :
					      (sfdres__h305667[36] ?
						 6'd11 :
						 (sfdres__h305667[35] ?
						    6'd12 :
						    (sfdres__h305667[34] ?
						       6'd13 :
						       (sfdres__h305667[33] ?
							  6'd14 :
							  (sfdres__h305667[32] ?
							     6'd15 :
							     (sfdres__h305667[31] ?
								6'd16 :
								(sfdres__h305667[30] ?
								   6'd17 :
								   (sfdres__h305667[29] ?
								      6'd18 :
								      (sfdres__h305667[28] ?
									 6'd19 :
									 (sfdres__h305667[27] ?
									    6'd20 :
									    (sfdres__h305667[26] ?
									       6'd21 :
									       (sfdres__h305667[25] ?
										  6'd22 :
										  (sfdres__h305667[24] ?
										     6'd23 :
										     (sfdres__h305667[23] ?
											6'd24 :
											(sfdres__h305667[22] ?
											   6'd25 :
											   (sfdres__h305667[21] ?
											      6'd26 :
											      (sfdres__h305667[20] ?
												 6'd27 :
												 (sfdres__h305667[19] ?
												    6'd28 :
												    (sfdres__h305667[18] ?
												       6'd29 :
												       (sfdres__h305667[17] ?
													  6'd30 :
													  (sfdres__h305667[16] ?
													     6'd31 :
													     (sfdres__h305667[15] ?
														6'd32 :
														(sfdres__h305667[14] ?
														   6'd33 :
														   (sfdres__h305667[13] ?
														      6'd34 :
														      (sfdres__h305667[12] ?
															 6'd35 :
															 (sfdres__h305667[11] ?
															    6'd36 :
															    (sfdres__h305667[10] ?
															       6'd37 :
															       (sfdres__h305667[9] ?
																  6'd38 :
																  (sfdres__h305667[8] ?
																     6'd39 :
																     (sfdres__h305667[7] ?
																	6'd40 :
																	(sfdres__h305667[6] ?
																	   6'd41 :
																	   (sfdres__h305667[5] ?
																	      6'd42 :
																	      (sfdres__h305667[4] ?
																		 6'd43 :
																		 (sfdres__h305667[3] ?
																		    6'd44 :
																		    (sfdres__h305667[2] ?
																		       6'd45 :
																		       (sfdres__h305667[1] ?
																			  6'd46 :
																			  (sfdres__h305667[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d5737 =
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d5538 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d7325 =
	     (sfdres__h305667[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d5538 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h314066, sfdin__h314060[47:25] } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d7483 =
	     (din_exp__h393610 == 8'd0) ?
	       9'd386 :
	       { din_exp93610_MINUS_127__q126[7],
		 din_exp93610_MINUS_127__q126 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d7680 =
	     (sfdres__h385293[47] ?
		6'd0 :
		(sfdres__h385293[46] ?
		   6'd1 :
		   (sfdres__h385293[45] ?
		      6'd2 :
		      (sfdres__h385293[44] ?
			 6'd3 :
			 (sfdres__h385293[43] ?
			    6'd4 :
			    (sfdres__h385293[42] ?
			       6'd5 :
			       (sfdres__h385293[41] ?
				  6'd6 :
				  (sfdres__h385293[40] ?
				     6'd7 :
				     (sfdres__h385293[39] ?
					6'd8 :
					(sfdres__h385293[38] ?
					   6'd9 :
					   (sfdres__h385293[37] ?
					      6'd10 :
					      (sfdres__h385293[36] ?
						 6'd11 :
						 (sfdres__h385293[35] ?
						    6'd12 :
						    (sfdres__h385293[34] ?
						       6'd13 :
						       (sfdres__h385293[33] ?
							  6'd14 :
							  (sfdres__h385293[32] ?
							     6'd15 :
							     (sfdres__h385293[31] ?
								6'd16 :
								(sfdres__h385293[30] ?
								   6'd17 :
								   (sfdres__h385293[29] ?
								      6'd18 :
								      (sfdres__h385293[28] ?
									 6'd19 :
									 (sfdres__h385293[27] ?
									    6'd20 :
									    (sfdres__h385293[26] ?
									       6'd21 :
									       (sfdres__h385293[25] ?
										  6'd22 :
										  (sfdres__h385293[24] ?
										     6'd23 :
										     (sfdres__h385293[23] ?
											6'd24 :
											(sfdres__h385293[22] ?
											   6'd25 :
											   (sfdres__h385293[21] ?
											      6'd26 :
											      (sfdres__h385293[20] ?
												 6'd27 :
												 (sfdres__h385293[19] ?
												    6'd28 :
												    (sfdres__h385293[18] ?
												       6'd29 :
												       (sfdres__h385293[17] ?
													  6'd30 :
													  (sfdres__h385293[16] ?
													     6'd31 :
													     (sfdres__h385293[15] ?
														6'd32 :
														(sfdres__h385293[14] ?
														   6'd33 :
														   (sfdres__h385293[13] ?
														      6'd34 :
														      (sfdres__h385293[12] ?
															 6'd35 :
															 (sfdres__h385293[11] ?
															    6'd36 :
															    (sfdres__h385293[10] ?
															       6'd37 :
															       (sfdres__h385293[9] ?
																  6'd38 :
																  (sfdres__h385293[8] ?
																     6'd39 :
																     (sfdres__h385293[7] ?
																	6'd40 :
																	(sfdres__h385293[6] ?
																	   6'd41 :
																	   (sfdres__h385293[5] ?
																	      6'd42 :
																	      (sfdres__h385293[4] ?
																		 6'd43 :
																		 (sfdres__h385293[3] ?
																		    6'd44 :
																		    (sfdres__h385293[2] ?
																		       6'd45 :
																		       (sfdres__h385293[1] ?
																			  6'd46 :
																			  (sfdres__h385293[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d7682 =
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d7483 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9703 =
	     (sfdres__h385293[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d7483 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h393692, sfdin__h393686[47:25] } ;
  assign IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d404 =
	     (din_exp__h24878 == 8'd0) ?
	       9'd386 :
	       { din_exp4878_MINUS_127__q12[7], din_exp4878_MINUS_127__q12 } ;
  assign IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d601 =
	     (sfdres__h16566[47] ?
		6'd0 :
		(sfdres__h16566[46] ?
		   6'd1 :
		   (sfdres__h16566[45] ?
		      6'd2 :
		      (sfdres__h16566[44] ?
			 6'd3 :
			 (sfdres__h16566[43] ?
			    6'd4 :
			    (sfdres__h16566[42] ?
			       6'd5 :
			       (sfdres__h16566[41] ?
				  6'd6 :
				  (sfdres__h16566[40] ?
				     6'd7 :
				     (sfdres__h16566[39] ?
					6'd8 :
					(sfdres__h16566[38] ?
					   6'd9 :
					   (sfdres__h16566[37] ?
					      6'd10 :
					      (sfdres__h16566[36] ?
						 6'd11 :
						 (sfdres__h16566[35] ?
						    6'd12 :
						    (sfdres__h16566[34] ?
						       6'd13 :
						       (sfdres__h16566[33] ?
							  6'd14 :
							  (sfdres__h16566[32] ?
							     6'd15 :
							     (sfdres__h16566[31] ?
								6'd16 :
								(sfdres__h16566[30] ?
								   6'd17 :
								   (sfdres__h16566[29] ?
								      6'd18 :
								      (sfdres__h16566[28] ?
									 6'd19 :
									 (sfdres__h16566[27] ?
									    6'd20 :
									    (sfdres__h16566[26] ?
									       6'd21 :
									       (sfdres__h16566[25] ?
										  6'd22 :
										  (sfdres__h16566[24] ?
										     6'd23 :
										     (sfdres__h16566[23] ?
											6'd24 :
											(sfdres__h16566[22] ?
											   6'd25 :
											   (sfdres__h16566[21] ?
											      6'd26 :
											      (sfdres__h16566[20] ?
												 6'd27 :
												 (sfdres__h16566[19] ?
												    6'd28 :
												    (sfdres__h16566[18] ?
												       6'd29 :
												       (sfdres__h16566[17] ?
													  6'd30 :
													  (sfdres__h16566[16] ?
													     6'd31 :
													     (sfdres__h16566[15] ?
														6'd32 :
														(sfdres__h16566[14] ?
														   6'd33 :
														   (sfdres__h16566[13] ?
														      6'd34 :
														      (sfdres__h16566[12] ?
															 6'd35 :
															 (sfdres__h16566[11] ?
															    6'd36 :
															    (sfdres__h16566[10] ?
															       6'd37 :
															       (sfdres__h16566[9] ?
																  6'd38 :
																  (sfdres__h16566[8] ?
																     6'd39 :
																     (sfdres__h16566[7] ?
																	6'd40 :
																	(sfdres__h16566[6] ?
																	   6'd41 :
																	   (sfdres__h16566[5] ?
																	      6'd42 :
																	      (sfdres__h16566[4] ?
																		 6'd43 :
																		 (sfdres__h16566[3] ?
																		    6'd44 :
																		    (sfdres__h16566[2] ?
																		       6'd45 :
																		       (sfdres__h16566[1] ?
																			  6'd46 :
																			  (sfdres__h16566[0] ?
																			     6'd47 :
																			     6'd48)))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d603 =
	     IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d404 -
	     9'd386 ;
  assign IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d651 =
	     (sfdres__h16566[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d404 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h24960, sfdin__h24954[47:25] } ;
  assign IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9229 =
	     (x__h459698 == 8'd0) ?
	       10'd898 :
	       { {2{x59698_MINUS_127__q155[7]}}, x59698_MINUS_127__q155 } ;
  assign IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9616 =
	     (x__h459698 == 8'd255 && x__h457503 != 23'd0 &&
	      !x__h457503[22]) ?
	       sfd__h466604 :
	       IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9615 ;
  assign IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9673 =
	     (x__h459698 == 8'd255 && x__h457503[22]) ?
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9381 :
	       IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9672 ;
  assign IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9675 =
	     (x__h459698 == 8'd255 && x__h457503 != 23'd0 &&
	      !x__h457503[22]) ?
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9381 :
	       ((ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22]) ?
		  ifc_main_exp_s2_exp_tsum_4[31] :
		  IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9673) ;
  assign IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9778 =
	     (x__h459698 == 8'd255 && x__h457503[22]) ?
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9774 :
	       IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9777 ;
  assign IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9780 =
	     (x__h459698 == 8'd255 && x__h457503 != 23'd0 &&
	      !x__h457503[22]) ?
	       { IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9381,
		 x__h459698,
		 sfd__h466604 } :
	       ((ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22]) ?
		  ifc_main_exp_s2_exp_tsum_4[31:0] :
		  IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9778) ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d6921 =
	     (x__h304397 == 8'd0) ?
	       10'd898 :
	       { {2{x04397_MINUS_127__q118[7]}}, x04397_MINUS_127__q118 } ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d7277 =
	     (x__h304397 == 8'd255 && x__h362068 != 23'd0 &&
	      !x__h362068[22]) ?
	       sfd__h367771 :
	       IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7276 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d7303 =
	     (x__h304397 == 8'd255 && x__h362068[22]) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7041 :
	       IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7302 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d7305 =
	     (x__h304397 == 8'd255 && x__h362068 != 23'd0 &&
	      !x__h362068[22]) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7041 :
	       ((ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22]) ?
		  ifc_main_exp_s2_exp_tsum_3[31] :
		  IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d7303) ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d7383 =
	     (x__h304397 == 8'd255 && x__h362068[22]) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7379 :
	       IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7382 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d7385 =
	     (x__h304397 == 8'd255 && x__h362068 != 23'd0 &&
	      !x__h362068[22]) ?
	       { x__h304397, sfd__h367771 } :
	       ((ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22]) ?
		  ifc_main_exp_s2_exp_tsum_3[30:0] :
		  IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d7383) ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8859 =
	     (x__h447327 == 8'd0) ?
	       10'd898 :
	       { {2{x47327_MINUS_127__q149[7]}}, x47327_MINUS_127__q149 } ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8860 =
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8859 +
	     10'd1017 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8861 =
	     (IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8860 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8863 =
	     (IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8860 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8871 =
	     (x__h447327 == 8'd0 && x__h440496 == 23'd0 ||
	      IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8861) ?
	       8'd0 :
	       8'd255 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8872 =
	     (x__h447327 == 8'd255 && x__h440496 == 23'd0) ?
	       8'd255 :
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8871 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9179 =
	     (x__h447327 == 8'd255 && x__h440496 != 23'd0 &&
	      !x__h440496[22]) ?
	       sfd__h448264 :
	       ((x__h447327 == 8'd255 && x__h440496[22]) ?
		  x__h440496 :
		  23'd0) ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9202 =
	     x__h459698 == 8'd255 && x__h457503 != 23'd0 && !x__h457503[22] ||
	     ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22] ||
	     x__h459698 == 8'd255 && x__h457503[22] ||
	     ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_tsum_4[22:0] == 23'd0 ||
	     x__h459698 == 8'd255 && x__h457503 == 23'd0 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9335 =
	     (x__h447327 == 8'd255 && x__h440496 != 23'd0) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9315 :
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9334 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9381 =
	     (x__h447327 == 8'd255 && x__h440496 != 23'd0 &&
	      !x__h440496[22] ||
	      x__h447327 == 8'd255 && x__h440496[22] ||
	      IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8866) ?
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9335 :
	       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9380 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9383 =
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9381 ==
	     ifc_main_exp_s2_exp_tsum_4[31] ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9760 =
	     (x__h447327 == 8'd255 && x__h440496[22]) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9758 :
	       { IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8872,
		 23'd0 } ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9761 =
	     (x__h447327 == 8'd255 && x__h440496 != 23'd0 &&
	      !x__h440496[22]) ?
	       { x__h447327, sfd__h448264 } :
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9760 ;
  assign IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9774 =
	     (x__h447327 == 8'd255 && x__h440496 != 23'd0 &&
	      !x__h440496[22] ||
	      x__h447327 == 8'd255 && x__h440496[22] ||
	      IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8866) ?
	       { IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9335,
		 IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9761 } :
	       { IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9380,
		 IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9772 } ;
  assign IF_IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_3_ETC___d11386 =
	     (_theResult_____1_fst_exp__h590779 == 8'd255 ||
	      guard__h585955 == 2'b0 ||
	      guard__h585955 == 2'b01) ?
	       IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11360 :
	       IF_IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_3_ETC___d11385 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5025 =
	     (x__h245020 == 8'd0) ?
	       10'd898 :
	       { {2{x45020_MINUS_127__q87[7]}}, x45020_MINUS_127__q87 } ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5348 =
	     (x__h245020 == 8'd255 && x__h287035 != 23'd0 &&
	      !x__h287035[22]) ?
	       sfd__h290913 :
	       IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5347 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5374 =
	     (x__h245020 == 8'd255 && x__h287035[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5112 :
	       IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5373 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5376 =
	     (x__h245020 == 8'd255 && x__h287035 != 23'd0 &&
	      !x__h287035[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5112 :
	       ((ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22]) ?
		  ifc_main_exp_s2_exp_tsum_2[31] :
		  IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5374) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5438 =
	     (x__h245020 == 8'd255 && x__h287035[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5434 :
	       IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5437 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5440 =
	     (x__h245020 == 8'd255 && x__h287035 != 23'd0 &&
	      !x__h287035[22]) ?
	       { x__h245020, sfd__h290913 } :
	       ((ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22]) ?
		  ifc_main_exp_s2_exp_tsum_2[30:0] :
		  IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5438) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6551 =
	     (x__h304453 == 8'd0) ?
	       10'd898 :
	       { {2{x04453_MINUS_127__q112[7]}}, x04453_MINUS_127__q112 } ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6552 =
	     IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6551 +
	     10'd1019 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6553 =
	     (IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6552 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6555 =
	     (IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6552 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6563 =
	     (x__h304453 == 8'd0 && x__h345271 == 23'd0 ||
	      IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6553) ?
	       8'd0 :
	       8'd255 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6564 =
	     (x__h304453 == 8'd255 && x__h345271 == 23'd0) ?
	       8'd255 :
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6563 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6871 =
	     (x__h304453 == 8'd255 && x__h345271 != 23'd0 &&
	      !x__h345271[22]) ?
	       sfd__h352875 :
	       ((x__h304453 == 8'd255 && x__h345271[22]) ?
		  x__h345271 :
		  23'd0) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6894 =
	     x__h304397 == 8'd255 && x__h362068 != 23'd0 && !x__h362068[22] ||
	     ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22] ||
	     x__h304397 == 8'd255 && x__h362068[22] ||
	     ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_tsum_3[22:0] == 23'd0 ||
	     x__h304397 == 8'd255 && x__h362068 == 23'd0 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7002 =
	     (x__h304453 == 8'd255 && x__h345271 != 23'd0) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6988 :
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7001 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7041 =
	     (x__h304453 == 8'd255 && x__h345271 != 23'd0 &&
	      !x__h345271[22] ||
	      x__h304453 == 8'd255 && x__h345271[22] ||
	      IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6558) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7002 :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d7040 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7043 =
	     IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7041 ==
	     ifc_main_exp_s2_exp_tsum_3[31] ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7367 =
	     (x__h304453 == 8'd255 && x__h345271[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7365 :
	       { IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6564,
		 23'd0 } ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7368 =
	     (x__h304453 == 8'd255 && x__h345271 != 23'd0 &&
	      !x__h345271[22]) ?
	       { x__h304453, sfd__h352875 } :
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7367 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7379 =
	     (x__h304453 == 8'd255 && x__h345271 != 23'd0 &&
	      !x__h345271[22] ||
	      x__h304453 == 8'd255 && x__h345271[22] ||
	      IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6558) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7368 :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d7378 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8499 =
	     ((x__h430291 == 8'd0) ?
		10'd898 :
		{ {2{x30291_MINUS_127__q143[7]}}, x30291_MINUS_127__q143 }) +
	     IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7430 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8500 =
	     (IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8499 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8502 =
	     (IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8499 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8515 =
	     (x__h430291 == 8'd255 && x__h424897 == 23'd0 ||
	      ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0) ?
	       8'd255 :
	       ((x__h430291 == 8'd0 && x__h424897 == 23'd0 ||
		 ifc_main_exp_s2_exp_txv_4[30:23] == 8'd0 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
		 IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8500) ?
		  8'd0 :
		  8'd255) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8517 =
	     (x__h430291 == 8'd255 && x__h424897[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8512 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[30:23] :
		  IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8515) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8519 =
	     (x__h430291 == 8'd255 && x__h424897 != 23'd0 &&
	      !x__h424897[22]) ?
	       x__h430291 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[30:23] :
		  IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8517) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8833 =
	     (x__h430291 == 8'd255 && x__h424897 == 23'd0 &&
	      ifc_main_exp_s2_exp_txv_4[30:23] == 8'd0 &&
	      ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
	      x__h430291 == 8'd0 && x__h424897 == 23'd0 &&
	      ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0) ?
	       23'd4194304 :
	       23'd0 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8835 =
	     (x__h430291 == 8'd255 && x__h424897[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8829 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[22:0] :
		  IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8833) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8837 =
	     (x__h430291 == 8'd255 && x__h424897 != 23'd0 &&
	      !x__h424897[22]) ?
	       sfd__h431335 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_4[22]) ?
		  sfd__h385314 :
		  IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8835) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8866 =
	     x__h447327 == 8'd255 && x__h440496 == 23'd0 ||
	     x__h447327 == 8'd0 && x__h440496 == 23'd0 ||
	     !IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8861 ||
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8863 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9307 =
	     (x__h430291 == 8'd255 && x__h424897[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9299 :
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9306 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9309 =
	     (x__h430291 == 8'd255 && x__h424897 != 23'd0 &&
	      !x__h424897[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9296 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[31] :
		  IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9307) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9315 =
	     (x__h430291 == 8'd255 && x__h424897 != 23'd0 &&
	      !x__h424897[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d8508) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9309 :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9314 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9331 =
	     (x__h430291 == 8'd255 && x__h424897[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9330 :
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9306 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9333 =
	     (x__h430291 == 8'd255 && x__h424897 != 23'd0 &&
	      !x__h424897[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9330 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[31] :
		  IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9331) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9334 =
	     (x__h430291 == 8'd255 && x__h424897 != 23'd0 &&
	      !x__h424897[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d8508) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9333 :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9314 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9373 =
	     (x__h430291 == 8'd255 && x__h424897[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9372 :
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9306 ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9375 =
	     (x__h430291 == 8'd255 && x__h424897 != 23'd0 &&
	      !x__h424897[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9370 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[31] :
		  IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9373) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9377 =
	     (x__h430291 == 8'd255 && x__h424897 != 23'd0 &&
	      !x__h424897[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d8508) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9375 :
	       ((_theResult___snd_fst_exp__h439792 == 8'd255 ||
		 guard__h431633 == 2'b0 ||
		 guard__h431633 == 2'b01 ||
		 guard__h431633 == 2'b10) ?
		  NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9304 :
		  guard__h431633 == 2'b11 &&
		  NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9304) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9745 =
	     (x__h430291 == 8'd255 && x__h424897[22]) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9742 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[30:0] :
		  { IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8515,
		    IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8833 }) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9747 =
	     (x__h430291 == 8'd255 && x__h424897 != 23'd0 &&
	      !x__h424897[22]) ?
	       { x__h430291, sfd__h431335 } :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_4[22]) ?
		  { ifc_main_exp_s2_exp_txv_4[30:23], sfd__h385314 } :
		  IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9745) ;
  assign IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9758 =
	     (x__h430291 == 8'd255 && x__h424897 != 23'd0 &&
	      !x__h424897[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d8508) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9747 :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9757 ;
  assign IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9540 =
	     (sfdin__h466630[27] ?
		5'd0 :
		(sfdin__h466630[26] ?
		   5'd1 :
		   (sfdin__h466630[25] ?
		      5'd2 :
		      (sfdin__h466630[24] ?
			 5'd3 :
			 (sfdin__h466630[23] ?
			    5'd4 :
			    (sfdin__h466630[22] ?
			       5'd5 :
			       (sfdin__h466630[21] ?
				  5'd6 :
				  (sfdin__h466630[20] ?
				     5'd7 :
				     (sfdin__h466630[19] ?
					5'd8 :
					(sfdin__h466630[18] ?
					   5'd9 :
					   (sfdin__h466630[17] ?
					      5'd10 :
					      (sfdin__h466630[16] ?
						 5'd11 :
						 (sfdin__h466630[15] ?
						    5'd12 :
						    (sfdin__h466630[14] ?
						       5'd13 :
						       (sfdin__h466630[13] ?
							  5'd14 :
							  (sfdin__h466630[12] ?
							     5'd15 :
							     (sfdin__h466630[11] ?
								5'd16 :
								(sfdin__h466630[10] ?
								   5'd17 :
								   (sfdin__h466630[9] ?
								      5'd18 :
								      (sfdin__h466630[8] ?
									 5'd19 :
									 (sfdin__h466630[7] ?
									    5'd20 :
									    (sfdin__h466630[6] ?
									       5'd21 :
									       (sfdin__h466630[5] ?
										  5'd22 :
										  (sfdin__h466630[4] ?
										     5'd23 :
										     (sfdin__h466630[3] ?
											5'd24 :
											(sfdin__h466630[2] ?
											   5'd25 :
											   (sfdin__h466630[1] ?
											      5'd26 :
											      (sfdin__h466630[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9783 =
	     (sfdin__h466630[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9423 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h473822, sfdin__h473816[27:5] } ;
  assign IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d7200 =
	     (sfdin__h367797[27] ?
		5'd0 :
		(sfdin__h367797[26] ?
		   5'd1 :
		   (sfdin__h367797[25] ?
		      5'd2 :
		      (sfdin__h367797[24] ?
			 5'd3 :
			 (sfdin__h367797[23] ?
			    5'd4 :
			    (sfdin__h367797[22] ?
			       5'd5 :
			       (sfdin__h367797[21] ?
				  5'd6 :
				  (sfdin__h367797[20] ?
				     5'd7 :
				     (sfdin__h367797[19] ?
					5'd8 :
					(sfdin__h367797[18] ?
					   5'd9 :
					   (sfdin__h367797[17] ?
					      5'd10 :
					      (sfdin__h367797[16] ?
						 5'd11 :
						 (sfdin__h367797[15] ?
						    5'd12 :
						    (sfdin__h367797[14] ?
						       5'd13 :
						       (sfdin__h367797[13] ?
							  5'd14 :
							  (sfdin__h367797[12] ?
							     5'd15 :
							     (sfdin__h367797[11] ?
								5'd16 :
								(sfdin__h367797[10] ?
								   5'd17 :
								   (sfdin__h367797[9] ?
								      5'd18 :
								      (sfdin__h367797[8] ?
									 5'd19 :
									 (sfdin__h367797[7] ?
									    5'd20 :
									    (sfdin__h367797[6] ?
									       5'd21 :
									       (sfdin__h367797[5] ?
										  5'd22 :
										  (sfdin__h367797[4] ?
										     5'd23 :
										     (sfdin__h367797[3] ?
											5'd24 :
											(sfdin__h367797[2] ?
											   5'd25 :
											   (sfdin__h367797[1] ?
											      5'd26 :
											      (sfdin__h367797[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d7388 =
	     (sfdin__h367797[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7083 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h373827, sfdin__h373821[27:5] } ;
  assign IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d5271 =
	     (sfdin__h290939[27] ?
		5'd0 :
		(sfdin__h290939[26] ?
		   5'd1 :
		   (sfdin__h290939[25] ?
		      5'd2 :
		      (sfdin__h290939[24] ?
			 5'd3 :
			 (sfdin__h290939[23] ?
			    5'd4 :
			    (sfdin__h290939[22] ?
			       5'd5 :
			       (sfdin__h290939[21] ?
				  5'd6 :
				  (sfdin__h290939[20] ?
				     5'd7 :
				     (sfdin__h290939[19] ?
					5'd8 :
					(sfdin__h290939[18] ?
					   5'd9 :
					   (sfdin__h290939[17] ?
					      5'd10 :
					      (sfdin__h290939[16] ?
						 5'd11 :
						 (sfdin__h290939[15] ?
						    5'd12 :
						    (sfdin__h290939[14] ?
						       5'd13 :
						       (sfdin__h290939[13] ?
							  5'd14 :
							  (sfdin__h290939[12] ?
							     5'd15 :
							     (sfdin__h290939[11] ?
								5'd16 :
								(sfdin__h290939[10] ?
								   5'd17 :
								   (sfdin__h290939[9] ?
								      5'd18 :
								      (sfdin__h290939[8] ?
									 5'd19 :
									 (sfdin__h290939[7] ?
									    5'd20 :
									    (sfdin__h290939[6] ?
									       5'd21 :
									       (sfdin__h290939[5] ?
										  5'd22 :
										  (sfdin__h290939[4] ?
										     5'd23 :
										     (sfdin__h290939[3] ?
											5'd24 :
											(sfdin__h290939[2] ?
											   5'd25 :
											   (sfdin__h290939[1] ?
											      5'd26 :
											      (sfdin__h290939[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d5443 =
	     (sfdin__h290939[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5154 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h296347, sfdin__h296341[27:5] } ;
  assign IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3754 =
	     (sfdin__h232818[27] ?
		5'd0 :
		(sfdin__h232818[26] ?
		   5'd1 :
		   (sfdin__h232818[25] ?
		      5'd2 :
		      (sfdin__h232818[24] ?
			 5'd3 :
			 (sfdin__h232818[23] ?
			    5'd4 :
			    (sfdin__h232818[22] ?
			       5'd5 :
			       (sfdin__h232818[21] ?
				  5'd6 :
				  (sfdin__h232818[20] ?
				     5'd7 :
				     (sfdin__h232818[19] ?
					5'd8 :
					(sfdin__h232818[18] ?
					   5'd9 :
					   (sfdin__h232818[17] ?
					      5'd10 :
					      (sfdin__h232818[16] ?
						 5'd11 :
						 (sfdin__h232818[15] ?
						    5'd12 :
						    (sfdin__h232818[14] ?
						       5'd13 :
						       (sfdin__h232818[13] ?
							  5'd14 :
							  (sfdin__h232818[12] ?
							     5'd15 :
							     (sfdin__h232818[11] ?
								5'd16 :
								(sfdin__h232818[10] ?
								   5'd17 :
								   (sfdin__h232818[9] ?
								      5'd18 :
								      (sfdin__h232818[8] ?
									 5'd19 :
									 (sfdin__h232818[7] ?
									    5'd20 :
									    (sfdin__h232818[6] ?
									       5'd21 :
									       (sfdin__h232818[5] ?
										  5'd22 :
										  (sfdin__h232818[4] ?
										     5'd23 :
										     (sfdin__h232818[3] ?
											5'd24 :
											(sfdin__h232818[2] ?
											   5'd25 :
											   (sfdin__h232818[1] ?
											      5'd26 :
											      (sfdin__h232818[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3910 =
	     (sfdin__h232818[27] &&
	      IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3637 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h237928, sfdin__h237922[27:5] } ;
  assign IF_IF_IF_ifc_main_add_s3_input_x_0205_BITS_30__ETC___d10266 =
	     (x__h558608 == 8'd0) ? 9'd386 : { b__h558637[7], b__h558637 } ;
  assign IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11182 =
	     (_theResult___fst_exp__h590733 == 8'd0) ?
	       9'd386 :
	       { theResult___fst_exp90733_MINUS_127__q177[7],
		 theResult___fst_exp90733_MINUS_127__q177 } ;
  assign IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11303 =
	     (sfdin__h585976[28] ?
		5'd0 :
		(sfdin__h585976[27] ?
		   5'd1 :
		   (sfdin__h585976[26] ?
		      5'd2 :
		      (sfdin__h585976[25] ?
			 5'd3 :
			 (sfdin__h585976[24] ?
			    5'd4 :
			    (sfdin__h585976[23] ?
			       5'd5 :
			       (sfdin__h585976[22] ?
				  5'd6 :
				  (sfdin__h585976[21] ?
				     5'd7 :
				     (sfdin__h585976[20] ?
					5'd8 :
					(sfdin__h585976[19] ?
					   5'd9 :
					   (sfdin__h585976[18] ?
					      5'd10 :
					      (sfdin__h585976[17] ?
						 5'd11 :
						 (sfdin__h585976[16] ?
						    5'd12 :
						    (sfdin__h585976[15] ?
						       5'd13 :
						       (sfdin__h585976[14] ?
							  5'd14 :
							  (sfdin__h585976[13] ?
							     5'd15 :
							     (sfdin__h585976[12] ?
								5'd16 :
								(sfdin__h585976[11] ?
								   5'd17 :
								   (sfdin__h585976[10] ?
								      5'd18 :
								      (sfdin__h585976[9] ?
									 5'd19 :
									 (sfdin__h585976[8] ?
									    5'd20 :
									    (sfdin__h585976[7] ?
									       5'd21 :
									       (sfdin__h585976[6] ?
										  5'd22 :
										  (sfdin__h585976[5] ?
										     5'd23 :
										     (sfdin__h585976[4] ?
											5'd24 :
											(sfdin__h585976[3] ?
											   5'd25 :
											   (sfdin__h585976[2] ?
											      5'd26 :
											      (sfdin__h585976[1] ?
												 5'd27 :
												 (sfdin__h585976[0] ?
												    5'd28 :
												    5'd29))))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11305 =
	     IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11182 -
	     9'd386 ;
  assign IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11353 =
	     (sfdin__h585976[28] &&
	      IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11182 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h590773, sfdin__h590767[28:6] } ;
  assign IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11360 =
	     IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_2_ETC___d11170 ?
	       IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11353 :
	       IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_2_ETC___d11359 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d10146 =
	     (IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 ==
	      8'd255 &&
	      x__h480109 != 23'd0 &&
	      !x__h480109[22] ||
	      ifc_main_exp_s2_exp_stage6_int_res[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_stage6_int_res[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_stage6_int_res[22] ||
	      IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9667) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9830 :
	       { (_theResult___snd_fst_exp__h493037 == 8'd255 ||
		  guard__h484514 == 2'b0 ||
		  guard__h484514 == 2'b01 ||
		  guard__h484514 == 2'b10) ?
		   NOT_NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_B_ETC___d9817 :
		   guard__h484514 == 2'b11 &&
		   NOT_NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_B_ETC___d9817,
		 IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_ETC___d10144 } ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9659 =
	     ((IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 ==
	       8'd0) ?
		10'd898 :
		{ {2{IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC__q162[7]}},
		  IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC__q162 }) +
	     ((ifc_main_exp_s2_exp_stage6_int_res[30:23] == 8'd0) ?
		10'd898 :
		{ {2{ifc_main_exp_s2_exp_stage6_int_res_BITS_30_TO__ETC__q163[7]}},
		  ifc_main_exp_s2_exp_stage6_int_res_BITS_30_TO__ETC__q163 }) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9660 =
	     (IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9659 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9662 =
	     (IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9659 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9821 =
	     (IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 ==
	      8'd255 &&
	      x__h480109 == 23'd0 ||
	      ifc_main_exp_s2_exp_stage6_int_res[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_stage6_int_res[22:0] == 23'd0) ?
	       8'd255 :
	       ((IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 ==
		 8'd0 &&
		 x__h480109 == 23'd0 ||
		 ifc_main_exp_s2_exp_stage6_int_res[30:23] == 8'd0 &&
		 ifc_main_exp_s2_exp_stage6_int_res[22:0] == 23'd0 ||
		 IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9660) ?
		  8'd0 :
		  8'd255) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9828 =
	     (IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 ==
	      8'd255 &&
	      x__h480109[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9793 :
	       ((ifc_main_exp_s2_exp_stage6_int_res[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_stage6_int_res[22]) ?
		  ifc_main_exp_s2_exp_stage6_int_res :
		  NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_3_ETC___d9826) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9830 =
	     (IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 ==
	      8'd255 &&
	      x__h480109 != 23'd0 &&
	      !x__h480109[22]) ?
	       { IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9682,
		 IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605,
		 sfd__h484216 } :
	       ((ifc_main_exp_s2_exp_stage6_int_res[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_stage6_int_res[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_stage6_int_res[22]) ?
		  { ifc_main_exp_s2_exp_stage6_int_res[31:23],
		    sfd__h484219 } :
		  IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9828) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3553 =
	     (x__h203380 == 8'd0) ?
	       10'd898 :
	       { {2{x03380_MINUS_127__q62[7]}}, x03380_MINUS_127__q62 } ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3831 =
	     (x__h203380 == 8'd255 && x__h229950 != 23'd0 &&
	      !x__h229950[22]) ?
	       sfd__h232792 :
	       IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3830 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3857 =
	     (x__h203380 == 8'd255 && x__h229950[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3595 :
	       IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3856 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3859 =
	     (x__h203380 == 8'd255 && x__h229950 != 23'd0 &&
	      !x__h229950[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3595 :
	       ((ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22]) ?
		  ifc_main_exp_s2_exp_tsum_1[31] :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3857) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3905 =
	     (x__h203380 == 8'd255 && x__h229950[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3901 :
	       IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3904 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3907 =
	     (x__h203380 == 8'd255 && x__h229950 != 23'd0 &&
	      !x__h229950[22]) ?
	       { x__h203380, sfd__h232792 } :
	       ((ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22]) ?
		  ifc_main_exp_s2_exp_tsum_1[30:0] :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3905) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4655 =
	     (x__h245076 == 8'd0) ?
	       10'd898 :
	       { {2{x45076_MINUS_127__q81[7]}}, x45076_MINUS_127__q81 } ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4656 =
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4655 +
	     10'd1021 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4657 =
	     (IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4656 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4659 =
	     (IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4656 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4667 =
	     (x__h245076 == 8'd0 && x__h270448 == 23'd0 ||
	      IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4657) ?
	       8'd0 :
	       8'd255 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4668 =
	     (x__h245076 == 8'd255 && x__h270448 == 23'd0) ?
	       8'd255 :
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4667 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4975 =
	     (x__h245076 == 8'd255 && x__h270448 != 23'd0 &&
	      !x__h270448[22]) ?
	       sfd__h277888 :
	       ((x__h245076 == 8'd255 && x__h270448[22]) ?
		  x__h270448 :
		  23'd0) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4998 =
	     x__h245020 == 8'd255 && x__h287035 != 23'd0 && !x__h287035[22] ||
	     ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22] ||
	     x__h245020 == 8'd255 && x__h287035[22] ||
	     ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_tsum_2[22:0] == 23'd0 ||
	     x__h245020 == 8'd255 && x__h287035 == 23'd0 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5080 =
	     (x__h245076 == 8'd255 && x__h270448 != 23'd0) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5072 :
	       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5079 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5112 =
	     (x__h245076 == 8'd255 && x__h270448 != 23'd0 &&
	      !x__h270448[22] ||
	      x__h245076 == 8'd255 && x__h270448[22] ||
	      IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4662) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5080 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5111 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5114 =
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5112 ==
	     ifc_main_exp_s2_exp_tsum_2[31] ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5422 =
	     (x__h245076 == 8'd255 && x__h270448[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5420 :
	       { IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4668,
		 23'd0 } ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5423 =
	     (x__h245076 == 8'd255 && x__h270448 != 23'd0 &&
	      !x__h270448[22]) ?
	       { x__h245076, sfd__h277888 } :
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5422 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5434 =
	     (x__h245076 == 8'd255 && x__h270448 != 23'd0 &&
	      !x__h270448[22] ||
	      x__h245076 == 8'd255 && x__h270448[22] ||
	      IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4662) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5423 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5433 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6191 =
	     ((x__h304510 == 8'd0) ?
		10'd898 :
		{ {2{x04510_MINUS_127__q106[7]}}, x04510_MINUS_127__q106 }) +
	     IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5485 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6192 =
	     (IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6191 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6194 =
	     (IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6191 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6207 =
	     (x__h304510 == 8'd255 && x__h329882 == 23'd0 ||
	      ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0) ?
	       8'd255 :
	       ((x__h304510 == 8'd0 && x__h329882 == 23'd0 ||
		 ifc_main_exp_s2_exp_txv_3[30:23] == 8'd0 &&
		 ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0 ||
		 IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6192) ?
		  8'd0 :
		  8'd255) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6209 =
	     (x__h304510 == 8'd255 && x__h329882[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6204 :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22]) ?
		  ifc_main_exp_s2_exp_txv_3[30:23] :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6207) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6211 =
	     (x__h304510 == 8'd255 && x__h329882 != 23'd0 &&
	      !x__h329882[22]) ?
	       x__h304510 :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_3[22]) ?
		  ifc_main_exp_s2_exp_txv_3[30:23] :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6209) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6525 =
	     (x__h304510 == 8'd255 && x__h329882 == 23'd0 &&
	      ifc_main_exp_s2_exp_txv_3[30:23] == 8'd0 &&
	      ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0 ||
	      x__h304510 == 8'd0 && x__h329882 == 23'd0 &&
	      ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0) ?
	       23'd4194304 :
	       23'd0 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6527 =
	     (x__h304510 == 8'd255 && x__h329882[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6521 :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22]) ?
		  ifc_main_exp_s2_exp_txv_3[22:0] :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6525) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6529 =
	     (x__h304510 == 8'd255 && x__h329882 != 23'd0 &&
	      !x__h329882[22]) ?
	       sfd__h336156 :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_3[22]) ?
		  sfd__h305688 :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6527) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6558 =
	     x__h304453 == 8'd255 && x__h345271 == 23'd0 ||
	     x__h304453 == 8'd0 && x__h345271 == 23'd0 ||
	     !IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6553 ||
	     IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6555 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6980 =
	     (x__h304510 == 8'd255 && x__h329882[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6972 :
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6979 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6982 =
	     (x__h304510 == 8'd255 && x__h329882 != 23'd0 &&
	      !x__h329882[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6968 :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_3[22]) ?
		  ifc_main_exp_s2_exp_txv_3[31] :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6980) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6988 =
	     (x__h304510 == 8'd255 && x__h329882 != 23'd0 &&
	      !x__h329882[22] ||
	      ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d6200) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6982 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d6987 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6998 =
	     (x__h304510 == 8'd255 && x__h329882[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6997 :
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6979 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7000 =
	     (x__h304510 == 8'd255 && x__h329882 != 23'd0 &&
	      !x__h329882[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6997 :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_3[22]) ?
		  ifc_main_exp_s2_exp_txv_3[31] :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6998) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7001 =
	     (x__h304510 == 8'd255 && x__h329882 != 23'd0 &&
	      !x__h329882[22] ||
	      ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d6200) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7000 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d6987 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7033 =
	     (x__h304510 == 8'd255 && x__h329882[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7032 :
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6979 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7035 =
	     (x__h304510 == 8'd255 && x__h329882 != 23'd0 &&
	      !x__h329882[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7029 :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_3[22]) ?
		  ifc_main_exp_s2_exp_txv_3[31] :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7033) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7037 =
	     (x__h304510 == 8'd255 && x__h329882 != 23'd0 &&
	      !x__h329882[22] ||
	      ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d6200) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7035 :
	       ((_theResult___snd_fst_exp__h344591 == 8'd255 ||
		 guard__h336454 == 2'b0 ||
		 guard__h336454 == 2'b01 ||
		 guard__h336454 == 2'b10) ?
		  NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6977 :
		  guard__h336454 == 2'b11 &&
		  NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6977) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7352 =
	     (x__h304510 == 8'd255 && x__h329882[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7349 :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22]) ?
		  ifc_main_exp_s2_exp_txv_3[30:0] :
		  { IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6207,
		    IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6525 }) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7354 =
	     (x__h304510 == 8'd255 && x__h329882 != 23'd0 &&
	      !x__h329882[22]) ?
	       { x__h304510, sfd__h336156 } :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_3[22]) ?
		  { ifc_main_exp_s2_exp_txv_3[30:23], sfd__h305688 } :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7352) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7365 =
	     (x__h304510 == 8'd255 && x__h329882 != 23'd0 &&
	      !x__h329882[22] ||
	      ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d6200) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7354 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d7364 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8136 =
	     ((x__h414872 == 8'd0) ?
		10'd898 :
		{ {2{x14872_MINUS_127__q137[7]}}, x14872_MINUS_127__q137 }) +
	     IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7430 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8137 =
	     (IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8136 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8139 =
	     (IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8136 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8152 =
	     (x__h414872 == 8'd255 && x__h409508 == 23'd0 ||
	      ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0) ?
	       8'd255 :
	       ((x__h414872 == 8'd0 && x__h409508 == 23'd0 ||
		 ifc_main_exp_s2_exp_txv_4[30:23] == 8'd0 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
		 IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8137) ?
		  8'd0 :
		  8'd255) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8154 =
	     (x__h414872 == 8'd255 && x__h409508[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8149 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[30:23] :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8152) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8156 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
	      !x__h409508[22]) ?
	       x__h414872 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[30:23] :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8154) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8470 =
	     (x__h414872 == 8'd255 && x__h409508 == 23'd0 &&
	      ifc_main_exp_s2_exp_txv_4[30:23] == 8'd0 &&
	      ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
	      x__h414872 == 8'd0 && x__h409508 == 23'd0 &&
	      ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0) ?
	       23'd4194304 :
	       23'd0 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8472 =
	     (x__h414872 == 8'd255 && x__h409508[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8466 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[22:0] :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8470) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8474 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
	      !x__h409508[22]) ?
	       sfd__h415782 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_4[22]) ?
		  sfd__h385314 :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8472) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8504 =
	     x__h430291 == 8'd0 && x__h424897 == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd0 &&
	     ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
	     !IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8500 ||
	     IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8502 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8507 =
	     x__h430291 == 8'd255 && x__h424897[22] ||
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_4[22] ||
	     x__h430291 == 8'd255 && x__h424897 == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8504 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8512 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
	      !x__h409508[22] ||
	      IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8144) ?
	       ((x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
		 !x__h409508[22]) ?
		  x__h414872 :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8154) :
	       _theResult___fst_exp__h424809 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8828 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
	      !x__h409508[22]) ?
	       sfd__h415782 :
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8472 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8829 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
	      !x__h409508[22] ||
	      IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8144) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8828 :
	       _theResult___fst_sfd__h424810 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9288 =
	     (x__h414872 == 8'd255 && x__h409508[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9280 :
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9287 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9290 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
	      !x__h409508[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9276 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[31] :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9288) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9296 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
	      !x__h409508[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d8145) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9290 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9295 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9298 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9280 :
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9287 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9299 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
	      !x__h409508[22] ||
	      IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8144) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9298 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9295 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9325 =
	     (x__h414872 == 8'd255 && x__h409508[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9324 :
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9287 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9327 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
	      !x__h409508[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9324 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[31] :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9325) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9330 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
	      !x__h409508[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d8145) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9327 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9329 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9366 =
	     (x__h414872 == 8'd255 && x__h409508[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9365 :
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9287 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9368 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
	      !x__h409508[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9362 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[31] :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9366) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9370 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
	      !x__h409508[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d8145) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9368 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9369 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9371 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9365 :
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9287 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9372 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
	      !x__h409508[22] ||
	      IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8144) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9371 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9369 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9730 =
	     (x__h414872 == 8'd255 && x__h409508[22]) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9727 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[30:0] :
		  { IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8152,
		    IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8470 }) ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9731 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
	      !x__h409508[22]) ?
	       { x__h414872, sfd__h415782 } :
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9730 ;
  assign IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9742 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
	      !x__h409508[22] ||
	      IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8144) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9731 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9741 ;
  assign IF_IF_IF_ifc_main_sub_s4_input_x_0572_BITS_30__ETC___d10633 =
	     (x__h571922 == 8'd0) ? 9'd386 : { b__h571951[7], b__h571951 } ;
  assign IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9413 =
	     (diff__h383630 < 8'd28) ?
	       result__h469390 :
	       ((IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9400 ==
		 27'd0) ?
		  opB__h383626 :
		  28'd1) ;
  assign IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9423 =
	     (din_exp__h473725 == 8'd0) ?
	       9'd386 :
	       { din_exp73725_MINUS_127__q157[7],
		 din_exp73725_MINUS_127__q157 } ;
  assign IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9542 =
	     IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9423 -
	     9'd386 ;
  assign IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7073 =
	     (diff__h304066 < 8'd28) ?
	       result__h369407 :
	       ((IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7060 ==
		 27'd0) ?
		  opB__h304062 :
		  28'd1) ;
  assign IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7083 =
	     (din_exp__h373742 == 8'd0) ?
	       9'd386 :
	       { din_exp73742_MINUS_127__q120[7],
		 din_exp73742_MINUS_127__q120 } ;
  assign IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7202 =
	     IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7083 -
	     9'd386 ;
  assign IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5144 =
	     (diff__h244689 < 8'd28) ?
	       result__h291939 :
	       ((IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d5131 ==
		 27'd0) ?
		  opB__h244685 :
		  28'd1) ;
  assign IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5154 =
	     (din_exp__h296274 == 8'd0) ?
	       9'd386 :
	       { din_exp96274_MINUS_127__q89[7],
		 din_exp96274_MINUS_127__q89 } ;
  assign IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5273 =
	     IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5154 -
	     9'd386 ;
  assign IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9167 =
	     (_theResult___snd_fst_exp__h456783 == 8'd0 &&
	      sfd__h456884[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h456783 ;
  assign IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9380 =
	     (_theResult___snd_fst_exp__h456783 == 8'd255 ||
	      guard__h448556 == 2'b0 ||
	      guard__h448556 == 2'b01 ||
	      guard__h448556 == 2'b10) ?
	       NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9378 :
	       guard__h448556 == 2'b11 &&
	       NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9378 ;
  assign IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9772 =
	     (_theResult___snd_fst_exp__h456783 == 8'd255 ||
	      guard__h448556 == 2'b0 ||
	      guard__h448556 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9764 :
	       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9771 ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3627 =
	     (diff__h203049 < 8'd28) ?
	       result__h233532 :
	       ((IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3614 ==
		 27'd0) ?
		  opB__h203045 :
		  28'd1) ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3637 =
	     (din_exp__h237867 == 8'd0) ?
	       9'd386 :
	       { din_exp37867_MINUS_127__q64[7],
		 din_exp37867_MINUS_127__q64 } ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3756 =
	     IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3637 -
	     9'd386 ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6859 =
	     (_theResult___snd_fst_exp__h361372 == 8'd0 &&
	      sfd__h361473[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h361372 ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d7040 =
	     (_theResult___snd_fst_exp__h361372 == 8'd255 ||
	      guard__h353167 == 2'b0 ||
	      guard__h353167 == 2'b01 ||
	      guard__h353167 == 2'b10) ?
	       NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d7038 :
	       guard__h353167 == 2'b11 &&
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7037 ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d7378 =
	     (_theResult___snd_fst_exp__h361372 == 8'd255 ||
	      guard__h353167 == 2'b0 ||
	      guard__h353167 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d7370 :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d7377 ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d8817 =
	     (_theResult___snd_fst_exp__h439792 == 8'd0 &&
	      sfd__h439893[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h439792 ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9314 =
	     (_theResult___snd_fst_exp__h439792 == 8'd255 ||
	      guard__h431633 == 2'b0 ||
	      guard__h431633 == 2'b01 ||
	      guard__h431633 == 2'b10) ?
	       (x__h430291 != 8'd255 || x__h424897 == 23'd0 ||
		x__h424897[22]) &&
	       NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d8535 &&
	       NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9304 :
	       guard__h431633 == 2'b11 &&
	       NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9304 ;
  assign IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9757 =
	     (_theResult___snd_fst_exp__h439792 == 8'd255 ||
	      guard__h431633 == 2'b0 ||
	      guard__h431633 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9749 :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9756 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_5_ETC___d2567 =
	     (diff__h194810 < 8'd28) ?
	       result__h195946 :
	       ((opB__h194806 == 28'd0) ? opB__h194806 : 28'd1) ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_5_ETC___d2577 =
	     (din_exp__h200280 == 8'd0) ?
	       9'd386 :
	       { din_exp00280_MINUS_127__q45[7],
		 din_exp00280_MINUS_127__q45 } ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_5_ETC___d2696 =
	     IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_5_ETC___d2577 -
	     9'd386 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_ETC___d10144 =
	     (_theResult___snd_fst_exp__h493037 == 8'd255 ||
	      guard__h484514 == 2'b0 ||
	      guard__h484514 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d10120 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_ETC___d10143 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d4963 =
	     (_theResult___snd_fst_exp__h286363 == 8'd0 &&
	      sfd__h286464[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h286363 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5111 =
	     (_theResult___snd_fst_exp__h286363 == 8'd255 ||
	      guard__h278180 == 2'b0 ||
	      guard__h278180 == 2'b01 ||
	      guard__h278180 == 2'b10) ?
	       NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d5109 :
	       guard__h278180 == 2'b11 &&
	       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5108 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5433 =
	     (_theResult___snd_fst_exp__h286363 == 8'd255 ||
	      guard__h278180 == 2'b0 ||
	      guard__h278180 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d5425 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5432 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d6509 =
	     (_theResult___snd_fst_exp__h344591 == 8'd0 &&
	      sfd__h344692[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h344591 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d6987 =
	     (_theResult___snd_fst_exp__h344591 == 8'd255 ||
	      guard__h336454 == 2'b0 ||
	      guard__h336454 == 2'b01 ||
	      guard__h336454 == 2'b10) ?
	       (x__h304510 != 8'd255 || x__h329882 == 23'd0 ||
		x__h329882[22]) &&
	       NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d6227 &&
	       NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6977 :
	       guard__h336454 == 2'b11 &&
	       NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6977 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d7364 =
	     (_theResult___snd_fst_exp__h344591 == 8'd255 ||
	      guard__h336454 == 2'b0 ||
	      guard__h336454 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7356 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d7363 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d8454 =
	     (_theResult___snd_fst_exp__h424217 == 8'd0 &&
	      sfd__h424318[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h424217 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9295 =
	     (_theResult___snd_fst_exp__h424217 == 8'd255 ||
	      guard__h416080 == 2'b0 ||
	      guard__h416080 == 2'b01 ||
	      guard__h416080 == 2'b10) ?
	       NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9293 :
	       guard__h416080 == 2'b11 &&
	       NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9293 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9329 =
	     (_theResult___snd_fst_exp__h424217 == 8'd255 ||
	      guard__h416080 == 2'b0 ||
	      guard__h416080 == 2'b01 ||
	      guard__h416080 == 2'b10) ?
	       NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9293 :
	       guard__h416080 == 2'b11 &&
	       NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9285 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9369 =
	     (_theResult___snd_fst_exp__h424217 == 8'd255 ||
	      guard__h416080 == 2'b0 ||
	      guard__h416080 == 2'b01 ||
	      guard__h416080 == 2'b10) ?
	       NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9285 :
	       guard__h416080 == 2'b11 &&
	       NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9285 ;
  assign IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9741 =
	     (_theResult___snd_fst_exp__h424217 == 8'd255 ||
	      guard__h416080 == 2'b0 ||
	      guard__h416080 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9733 :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9740 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1013 =
	     (_theResult___snd_fst_exp__h77986 == 8'd255 ||
	      guard__h73107 == 2'b0 ||
	      guard__h73107 == 2'b01) ?
	       IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT__ETC___d1005 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1012 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1185 =
	     (_theResult___snd_fst_exp__h57818 == 8'd0 &&
	      sfd__h57919[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h57818 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1222 =
	     (_theResult___snd_fst_exp__h57818 == 8'd255 ||
	      guard__h52939 == 2'b0 ||
	      guard__h52939 == 2'b01 ||
	      guard__h52939 == 2'b10) ?
	       (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
		!ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	       (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
		ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0) &&
	       NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_ETC___d1219 :
	       guard__h52939 == 2'b11 &&
	       (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
		!ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	       (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
		ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0) &&
	       NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_ETC___d1219 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1235 =
	     (_theResult___snd_fst_exp__h57818 == 8'd255 ||
	      guard__h52939 == 2'b0 ||
	      guard__h52939 == 2'b01) ?
	       IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT__ETC___d1227 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1234 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d949 =
	     (_theResult___snd_fst_exp__h77986 == 8'd0 &&
	      sfd__h78087[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h77986 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1518 =
	     (_theResult___snd_fst_exp__h140178 == 8'd0 &&
	      sfd__h140279[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h140178 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1582 =
	     (_theResult___snd_fst_exp__h140178 == 8'd255 ||
	      guard__h135299 == 2'b0 ||
	      guard__h135299 == 2'b01) ?
	       IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_ETC___d1574 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1581 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1754 =
	     (_theResult___snd_fst_exp__h120013 == 8'd0 &&
	      sfd__h120114[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h120013 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1791 =
	     (_theResult___snd_fst_exp__h120013 == 8'd255 ||
	      guard__h115134 == 2'b0 ||
	      guard__h115134 == 2'b01 ||
	      guard__h115134 == 2'b10) ?
	       (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
		!ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	       (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
		ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0) &&
	       NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_25_ETC___d1788 :
	       guard__h115134 == 2'b11 &&
	       (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
		!ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	       (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
		ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0) &&
	       NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_25_ETC___d1788 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1804 =
	     (_theResult___snd_fst_exp__h120013 == 8'd255 ||
	      guard__h115134 == 2'b0 ||
	      guard__h115134 == 2'b01) ?
	       IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_ETC___d1796 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1803 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2752 =
	     (_theResult___snd_fst_exp__h200329 == 8'd0 &&
	      sfd__h200430[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h200329 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2791 =
	     (_theResult___snd_fst_exp__h200329 == 8'd255 ||
	      guard__h195450 == 2'b0 ||
	      guard__h195450 == 2'b01 ||
	      guard__h195450 == 2'b10) ?
	       (ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
		!ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3[22]) &&
	       (ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
		ifc_main_exp_s2_exp_stage2_x[22:0] != 23'd0) &&
	       NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_ETC___d2788 :
	       guard__h195450 == 2'b11 &&
	       (ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
		!ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3[22]) &&
	       (ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
		ifc_main_exp_s2_exp_stage2_x[22:0] != 23'd0) &&
	       NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_ETC___d2788 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2807 =
	     (_theResult___snd_fst_exp__h200329 == 8'd255 ||
	      guard__h195450 == 2'b0 ||
	      guard__h195450 == 2'b01) ?
	       IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_ETC___d2799 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2806 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_1_812_BI_ETC___d3812 =
	     (_theResult___snd_fst_exp__h237937 == 8'd0 &&
	      sfd__h238038[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h237937 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_1_812_BI_ETC___d3918 =
	     (_theResult___snd_fst_exp__h237937 == 8'd255 ||
	      guard__h232805 == 2'b0 ||
	      guard__h232805 == 2'b01) ?
	       IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3910 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_1_812_BI_ETC___d3917 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_2_923_BI_ETC___d5329 =
	     (_theResult___snd_fst_exp__h296356 == 8'd0 &&
	      sfd__h296457[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h296356 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_2_923_BI_ETC___d5451 =
	     (_theResult___snd_fst_exp__h296356 == 8'd255 ||
	      guard__h290926 == 2'b0 ||
	      guard__h290926 == 2'b01) ?
	       IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d5443 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_2_923_BI_ETC___d5450 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_3_456_BI_ETC___d7258 =
	     (_theResult___snd_fst_exp__h373836 == 8'd0 &&
	      sfd__h373937[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h373836 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_3_456_BI_ETC___d7396 =
	     (_theResult___snd_fst_exp__h373836 == 8'd255 ||
	      guard__h367784 == 2'b0 ||
	      guard__h367784 == 2'b01) ?
	       IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d7388 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_3_456_BI_ETC___d7395 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BI_ETC___d9598 =
	     (_theResult___snd_fst_exp__h473831 == 8'd0 &&
	      sfd__h473932[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h473831 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BI_ETC___d9681 =
	     (_theResult___snd_fst_exp__h473831 == 8'd255 ||
	      guard__h466617 == 2'b0 ||
	      guard__h466617 == 2'b01 ||
	      guard__h466617 == 2'b10) ?
	       IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9679 :
	       guard__h466617 == 2'b11 &&
	       IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9679 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BI_ETC___d9791 =
	     (_theResult___snd_fst_exp__h473831 == 8'd255 ||
	      guard__h466617 == 2'b0 ||
	      guard__h466617 == 2'b01) ?
	       IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9783 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BI_ETC___d9790 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3491 =
	     (_theResult___snd_fst_exp__h229302 == 8'd0 &&
	      sfd__h229403[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h229302 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3594 =
	     (_theResult___snd_fst_exp__h229302 == 8'd255 ||
	      guard__h221140 == 2'b0 ||
	      guard__h221140 == 2'b01 ||
	      guard__h221140 == 2'b10) ?
	       NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_T_ETC___d3592 :
	       guard__h221140 == 2'b11 &&
	       ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_82_ETC___d2850 &&
	       IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d3586 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3900 =
	     (_theResult___snd_fst_exp__h229302 == 8'd255 ||
	      guard__h221140 == 2'b0 ||
	      guard__h221140 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3892 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3899 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d4614 =
	     (_theResult___snd_fst_exp__h269792 == 8'd0 &&
	      sfd__h269893[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h269792 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5071 =
	     (_theResult___snd_fst_exp__h269792 == 8'd255 ||
	      guard__h261677 == 2'b0 ||
	      guard__h261677 == 2'b01 ||
	      guard__h261677 == 2'b10) ?
	       (x__h245133 != 8'd255 || x__h255271 == 23'd0 ||
		x__h255271[22]) &&
	       NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d4332 &&
	       NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d5061 :
	       guard__h261677 == 2'b11 &&
	       NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d5061 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5419 =
	     (_theResult___snd_fst_exp__h269792 == 8'd255 ||
	      guard__h261677 == 2'b0 ||
	      guard__h261677 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5411 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5418 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6147 =
	     (_theResult___snd_fst_exp__h329226 == 8'd0 &&
	      sfd__h329327[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h329226 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6967 =
	     (_theResult___snd_fst_exp__h329226 == 8'd255 ||
	      guard__h321111 == 2'b0 ||
	      guard__h321111 == 2'b01 ||
	      guard__h321111 == 2'b10) ?
	       NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d6965 :
	       guard__h321111 == 2'b11 &&
	       NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d6965 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6996 =
	     (_theResult___snd_fst_exp__h329226 == 8'd255 ||
	      guard__h321111 == 2'b0 ||
	      guard__h321111 == 2'b01 ||
	      guard__h321111 == 2'b10) ?
	       NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d6965 :
	       guard__h321111 == 2'b11 &&
	       NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d6957 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d7028 =
	     (_theResult___snd_fst_exp__h329226 == 8'd255 ||
	      guard__h321111 == 2'b0 ||
	      guard__h321111 == 2'b01 ||
	      guard__h321111 == 2'b10) ?
	       NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d7026 :
	       guard__h321111 == 2'b11 &&
	       NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d7026 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d7348 =
	     (_theResult___snd_fst_exp__h329226 == 8'd255 ||
	      guard__h321111 == 2'b0 ||
	      guard__h321111 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7340 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d7347 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d8092 =
	     (_theResult___snd_fst_exp__h408852 == 8'd0 &&
	      sfd__h408953[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h408852 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9275 =
	     (_theResult___snd_fst_exp__h408852 == 8'd255 ||
	      guard__h400737 == 2'b0 ||
	      guard__h400737 == 2'b01 ||
	      guard__h400737 == 2'b10) ?
	       NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d9273 :
	       guard__h400737 == 2'b11 &&
	       NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d9273 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9323 =
	     (_theResult___snd_fst_exp__h408852 == 8'd255 ||
	      guard__h400737 == 2'b0 ||
	      guard__h400737 == 2'b01 ||
	      guard__h400737 == 2'b10) ?
	       NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d9273 :
	       guard__h400737 == 2'b11 &&
	       NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d9265 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9361 =
	     (_theResult___snd_fst_exp__h408852 == 8'd255 ||
	      guard__h400737 == 2'b0 ||
	      guard__h400737 == 2'b01 ||
	      guard__h400737 == 2'b10) ?
	       NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d9359 :
	       guard__h400737 == 2'b11 &&
	       NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d9359 ;
  assign IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9726 =
	     (_theResult___snd_fst_exp__h408852 == 8'd255 ||
	      guard__h400737 == 2'b0 ||
	      guard__h400737 == 2'b01) ?
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9718 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9725 ;
  assign IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1333 =
	     (diff__h104079 < 8'd28) ?
	       result__h115629 :
	       ((IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_ETC___d1320 ==
		 27'd0) ?
		  opB__h104075 :
		  28'd1) ;
  assign IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1343 =
	     (din_exp__h119964 == 8'd0) ?
	       9'd386 :
	       { din_exp19964_MINUS_127__q26[7],
		 din_exp19964_MINUS_127__q26 } ;
  assign IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1462 =
	     IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1343 -
	     9'd386 ;
  assign IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d764 =
	     (diff__h41882 < 8'd28) ?
	       result__h53434 :
	       ((IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_ETC___d751 ==
		 27'd0) ?
		  opB__h41878 :
		  28'd1) ;
  assign IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d774 =
	     (din_exp__h57769 == 8'd0) ?
	       9'd386 :
	       { din_exp7769_MINUS_127__q16[7], din_exp7769_MINUS_127__q16 } ;
  assign IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d893 =
	     IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d774 -
	     9'd386 ;
  assign IF_IF_NOT_ifc_main_add_s3_input_x_0205_BITS_30_ETC___d10512 =
	     (x__h553379 == 8'd255 || guard__h551040 == 2'b0 ||
	      guard__h551040 == 2'b01) ?
	       IF_NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_ETC___d10504 :
	       IF_IF_NOT_ifc_main_add_s3_input_x_0205_BITS_30_ETC___d10511 ;
  assign IF_IF_NOT_ifc_main_comp_s6_alpha_1418_BITS_30__ETC___d11812 =
	     (_theResult___snd_fst_exp__h613445 == 8'd255 ||
	      guard__h605356 == 2'b0 ||
	      guard__h605356 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11788 :
	       IF_IF_NOT_ifc_main_comp_s6_alpha_1418_BITS_30__ETC___d11811 ;
  assign IF_IF_NOT_ifc_main_comp_s6_alpha_lambda_2186_B_ETC___d12582 =
	     (_theResult___snd_fst_exp__h643757 == 8'd255 ||
	      guard__h635668 == 2'b0 ||
	      guard__h635668 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12558 :
	       IF_IF_NOT_ifc_main_comp_s6_alpha_lambda_2186_B_ETC___d12581 ;
  assign IF_IF_NOT_ifc_main_comp_s6_lambda_1817_BITS_30_ETC___d12183 =
	     (_theResult___snd_fst_exp__h628614 == 8'd255 ||
	      guard__h620525 == 2'b0 ||
	      guard__h620525 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d12159 :
	       IF_IF_NOT_ifc_main_comp_s6_lambda_1817_BITS_30_ETC___d12182 ;
  assign IF_IF_NOT_ifc_main_exp_s2_exp_stage1_int_res_8_ETC___d2171 =
	     (_theResult___snd_fst_exp__h188901 == 8'd255 ||
	      guard__h180812 == 2'b0 ||
	      guard__h180812 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2147 :
	       IF_IF_NOT_ifc_main_exp_s2_exp_stage1_int_res_8_ETC___d2170 ;
  assign IF_IF_NOT_ifc_main_exp_s2_exp_stage1_int_res_8_ETC___d2504 =
	     (_theResult___snd_fst_exp__h163577 == 8'd255 ||
	      guard__h155488 == 2'b0 ||
	      guard__h155488 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2480 :
	       IF_IF_NOT_ifc_main_exp_s2_exp_stage1_int_res_8_ETC___d2503 ;
  assign IF_IF_NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3149 =
	     (_theResult___snd_fst_exp__h212944 == 8'd0 &&
	      sfd__h213045[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h212944 ;
  assign IF_IF_NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3886 =
	     (_theResult___snd_fst_exp__h212944 == 8'd255 ||
	      guard__h204855 == 2'b0 ||
	      guard__h204855 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3878 :
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3885 ;
  assign IF_IF_NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d4260 =
	     (_theResult___snd_fst_exp__h254641 == 8'd0 &&
	      sfd__h254742[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h254641 ;
  assign IF_IF_NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d5403 =
	     (_theResult___snd_fst_exp__h254641 == 8'd255 ||
	      guard__h246552 == 2'b0 ||
	      guard__h246552 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d5395 :
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d5402 ;
  assign IF_IF_NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d5793 =
	     (_theResult___snd_fst_exp__h314075 == 8'd0 &&
	      sfd__h314176[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h314075 ;
  assign IF_IF_NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d7333 =
	     (_theResult___snd_fst_exp__h314075 == 8'd255 ||
	      guard__h305986 == 2'b0 ||
	      guard__h305986 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d7325 :
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d7332 ;
  assign IF_IF_NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d7738 =
	     (_theResult___snd_fst_exp__h393701 == 8'd0 &&
	      sfd__h393802[24:23] == 2'b01) ?
	       8'd1 :
	       _theResult___snd_fst_exp__h393701 ;
  assign IF_IF_NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9711 =
	     (_theResult___snd_fst_exp__h393701 == 8'd255 ||
	      guard__h385612 == 2'b0 ||
	      guard__h385612 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9703 :
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9710 ;
  assign IF_IF_NOT_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d352 =
	     (_theResult___snd_fst_exp__h11962 == 8'd255 ||
	      guard__h3871 == 2'b0 ||
	      guard__h3871 == 2'b01) ?
	       IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d328 :
	       IF_IF_NOT_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d351 ;
  assign IF_IF_NOT_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d675 =
	     (_theResult___snd_fst_exp__h24969 == 8'd255 ||
	      guard__h16879 == 2'b0 ||
	      guard__h16879 == 2'b01) ?
	       IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d651 :
	       IF_IF_NOT_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d674 ;
  assign IF_IF_NOT_ifc_main_sub_s4_input_x_0572_BITS_30_ETC___d10874 =
	     (x__h566693 == 8'd255 || guard__h564354 == 2'b0 ||
	      guard__h564354 == 2'b01) ?
	       IF_NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_ETC___d10866 :
	       IF_IF_NOT_ifc_main_sub_s4_input_x_0572_BITS_30_ETC___d10873 ;
  assign IF_IF_ifc_main_add_s3_input_x_0205_BITS_30_TO__ETC___d10245 =
	     opB__h551104 >> diff__h551111 ;
  assign IF_IF_ifc_main_add_s3_input_x_0205_BITS_30_TO__ETC___d10519 =
	     (t_exp__h561664 == 8'd255 && t_sfd__h561665 != 23'd0) ?
	       31'h7FC00000 :
	       ((t_exp__h561664 == 8'd0 && t_sfd__h561665 == 23'd0 &&
		 IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10498 &&
		 ifc_main_add_s3_input_x[31]) ?
		  ((ifc_main_add_s3_input_x[30:23] == 8'd255) ?
		     { ifc_main_add_s3_input_x[30:23],
		       IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10449 } :
		     IF_IF_NOT_ifc_main_add_s3_input_x_0205_BITS_30_ETC___d10512) :
		  IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10517) ;
  assign IF_IF_ifc_main_add_s3_input_x_0205_BIT_31_0225_ETC___d10503 =
	     (_theResult____h553332[27] &&
	      IF_IF_IF_ifc_main_add_s3_input_x_0205_BITS_30__ETC___d10266 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { out_exp__h558719, sfdin__h558711[27:5] } ;
  assign IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_2_ETC___d11162 =
	     (_theResult___snd_fst_exp__h584889 == 8'd255) ?
	       ((rsfd__h575833[28:27] == 2'b0) ?
		  IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11159 :
		  { NOT_ifc_main_div_s5_div_x1_0906_BIT_31_1142_EQ_ETC___d11145,
		    31'h7F800000 }) :
	       IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11159 ;
  assign IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_2_ETC___d11170 =
	     (_theResult___snd_fst_exp__h584889 == 8'd255) ?
	       rsfd__h575833[28:27] == 2'b0 &&
	       NOT_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23__ETC___d11168 :
	       NOT_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23__ETC___d11168 ;
  assign IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_2_ETC___d11359 =
	     (_theResult___snd_fst_exp__h584889 == 8'd255) ?
	       ((rsfd__h575833[28:27] == 2'b0) ?
		  { _theResult___fst_exp__h590727,
		    _theResult___snd_fst_sfd__h584890 } :
		  31'h7F7FFFFF) :
	       { _theResult___snd_fst_exp__h584889,
		 _theResult___snd_fst_sfd__h584890 } ;
  assign IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_9_ETC___d1004 =
	     (sfdin__h73120[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d774 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h77977, sfdin__h77971[27:5] } ;
  assign IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_9_ETC___d1130 =
	     (sfdin__h52952[27] ?
		5'd0 :
		(sfdin__h52952[26] ?
		   5'd1 :
		   (sfdin__h52952[25] ?
		      5'd2 :
		      (sfdin__h52952[24] ?
			 5'd3 :
			 (sfdin__h52952[23] ?
			    5'd4 :
			    (sfdin__h52952[22] ?
			       5'd5 :
			       (sfdin__h52952[21] ?
				  5'd6 :
				  (sfdin__h52952[20] ?
				     5'd7 :
				     (sfdin__h52952[19] ?
					5'd8 :
					(sfdin__h52952[18] ?
					   5'd9 :
					   (sfdin__h52952[17] ?
					      5'd10 :
					      (sfdin__h52952[16] ?
						 5'd11 :
						 (sfdin__h52952[15] ?
						    5'd12 :
						    (sfdin__h52952[14] ?
						       5'd13 :
						       (sfdin__h52952[13] ?
							  5'd14 :
							  (sfdin__h52952[12] ?
							     5'd15 :
							     (sfdin__h52952[11] ?
								5'd16 :
								(sfdin__h52952[10] ?
								   5'd17 :
								   (sfdin__h52952[9] ?
								      5'd18 :
								      (sfdin__h52952[8] ?
									 5'd19 :
									 (sfdin__h52952[7] ?
									    5'd20 :
									    (sfdin__h52952[6] ?
									       5'd21 :
									       (sfdin__h52952[5] ?
										  5'd22 :
										  (sfdin__h52952[4] ?
										     5'd23 :
										     (sfdin__h52952[3] ?
											5'd24 :
											(sfdin__h52952[2] ?
											   5'd25 :
											   (sfdin__h52952[1] ?
											      5'd26 :
											      (sfdin__h52952[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_9_ETC___d1226 =
	     (sfdin__h52952[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d774 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h57809, sfdin__h57803[27:5] } ;
  assign IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_9_ETC___d891 =
	     (sfdin__h73120[27] ?
		5'd0 :
		(sfdin__h73120[26] ?
		   5'd1 :
		   (sfdin__h73120[25] ?
		      5'd2 :
		      (sfdin__h73120[24] ?
			 5'd3 :
			 (sfdin__h73120[23] ?
			    5'd4 :
			    (sfdin__h73120[22] ?
			       5'd5 :
			       (sfdin__h73120[21] ?
				  5'd6 :
				  (sfdin__h73120[20] ?
				     5'd7 :
				     (sfdin__h73120[19] ?
					5'd8 :
					(sfdin__h73120[18] ?
					   5'd9 :
					   (sfdin__h73120[17] ?
					      5'd10 :
					      (sfdin__h73120[16] ?
						 5'd11 :
						 (sfdin__h73120[15] ?
						    5'd12 :
						    (sfdin__h73120[14] ?
						       5'd13 :
						       (sfdin__h73120[13] ?
							  5'd14 :
							  (sfdin__h73120[12] ?
							     5'd15 :
							     (sfdin__h73120[11] ?
								5'd16 :
								(sfdin__h73120[10] ?
								   5'd17 :
								   (sfdin__h73120[9] ?
								      5'd18 :
								      (sfdin__h73120[8] ?
									 5'd19 :
									 (sfdin__h73120[7] ?
									    5'd20 :
									    (sfdin__h73120[6] ?
									       5'd21 :
									       (sfdin__h73120[5] ?
										  5'd22 :
										  (sfdin__h73120[4] ?
										     5'd23 :
										     (sfdin__h73120[3] ?
											5'd24 :
											(sfdin__h73120[2] ?
											   5'd25 :
											   (sfdin__h73120[1] ?
											      5'd26 :
											      (sfdin__h73120[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d1002 =
	     (ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) ?
	       { ifc_main_exp_s2_exp_stage0_x[30:23], sfd__h52926 } :
	       ((ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd255 &&
		 (ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22] ||
		  ifc_main_exp_s2_exp_stage0_x[22:0] == 23'd0)) ?
		  ifc_main_exp_s2_exp_stage0_x[30:0] :
		  { in2_exp__h42152, 23'd0 }) ;
  assign IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d1212 =
	     (ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd255) ?
	       NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32__ETC___d1207 :
	       NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32__ETC___d1207 |
	       (_theResult___snd_fst_exp__h57818 != 8'd255 &&
		guard__h52939 != 2'b0) ;
  assign IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d733 =
	     (ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[7]}},
		 IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713 } ;
  assign IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d962 =
	     (ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) ?
	       sfd__h52926 :
	       ((ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd255 &&
		 (ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22] ||
		  ifc_main_exp_s2_exp_stage0_x[22:0] == 23'd0)) ?
		  ifc_main_exp_s2_exp_stage0_x[22:0] :
		  23'd0) ;
  assign IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d980 =
	     (ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd255) ?
	       NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32__ETC___d975 :
	       NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32__ETC___d975 |
	       (_theResult___snd_fst_exp__h77986 != 8'd255 &&
		guard__h73107 != 2'b0) ;
  assign IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d996 =
	     (ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd255) ?
	       ((ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0) ?
		  ifc_main_exp_s2_exp_stage0_x[31] :
		  ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd255 &&
		  ifc_main_exp_s2_exp_stage0_x[22:0] == 23'd0) :
	       ((_theResult___snd_fst_exp__h77986 == 8'd255 ||
		 guard__h73107 == 2'b0 ||
		 guard__h73107 == 2'b01 ||
		 guard__h73107 == 2'b10) ?
		  NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32__ETC___d993 :
		  guard__h73107 == 2'b11 &&
		  NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32__ETC___d993) ;
  assign IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31__ETC___d1460 =
	     (sfdin__h135312[27] ?
		5'd0 :
		(sfdin__h135312[26] ?
		   5'd1 :
		   (sfdin__h135312[25] ?
		      5'd2 :
		      (sfdin__h135312[24] ?
			 5'd3 :
			 (sfdin__h135312[23] ?
			    5'd4 :
			    (sfdin__h135312[22] ?
			       5'd5 :
			       (sfdin__h135312[21] ?
				  5'd6 :
				  (sfdin__h135312[20] ?
				     5'd7 :
				     (sfdin__h135312[19] ?
					5'd8 :
					(sfdin__h135312[18] ?
					   5'd9 :
					   (sfdin__h135312[17] ?
					      5'd10 :
					      (sfdin__h135312[16] ?
						 5'd11 :
						 (sfdin__h135312[15] ?
						    5'd12 :
						    (sfdin__h135312[14] ?
						       5'd13 :
						       (sfdin__h135312[13] ?
							  5'd14 :
							  (sfdin__h135312[12] ?
							     5'd15 :
							     (sfdin__h135312[11] ?
								5'd16 :
								(sfdin__h135312[10] ?
								   5'd17 :
								   (sfdin__h135312[9] ?
								      5'd18 :
								      (sfdin__h135312[8] ?
									 5'd19 :
									 (sfdin__h135312[7] ?
									    5'd20 :
									    (sfdin__h135312[6] ?
									       5'd21 :
									       (sfdin__h135312[5] ?
										  5'd22 :
										  (sfdin__h135312[4] ?
										     5'd23 :
										     (sfdin__h135312[3] ?
											5'd24 :
											(sfdin__h135312[2] ?
											   5'd25 :
											   (sfdin__h135312[1] ?
											      5'd26 :
											      (sfdin__h135312[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31__ETC___d1573 =
	     (sfdin__h135312[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1343 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h140169, sfdin__h140163[27:5] } ;
  assign IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31__ETC___d1699 =
	     (sfdin__h115147[27] ?
		5'd0 :
		(sfdin__h115147[26] ?
		   5'd1 :
		   (sfdin__h115147[25] ?
		      5'd2 :
		      (sfdin__h115147[24] ?
			 5'd3 :
			 (sfdin__h115147[23] ?
			    5'd4 :
			    (sfdin__h115147[22] ?
			       5'd5 :
			       (sfdin__h115147[21] ?
				  5'd6 :
				  (sfdin__h115147[20] ?
				     5'd7 :
				     (sfdin__h115147[19] ?
					5'd8 :
					(sfdin__h115147[18] ?
					   5'd9 :
					   (sfdin__h115147[17] ?
					      5'd10 :
					      (sfdin__h115147[16] ?
						 5'd11 :
						 (sfdin__h115147[15] ?
						    5'd12 :
						    (sfdin__h115147[14] ?
						       5'd13 :
						       (sfdin__h115147[13] ?
							  5'd14 :
							  (sfdin__h115147[12] ?
							     5'd15 :
							     (sfdin__h115147[11] ?
								5'd16 :
								(sfdin__h115147[10] ?
								   5'd17 :
								   (sfdin__h115147[9] ?
								      5'd18 :
								      (sfdin__h115147[8] ?
									 5'd19 :
									 (sfdin__h115147[7] ?
									    5'd20 :
									    (sfdin__h115147[6] ?
									       5'd21 :
									       (sfdin__h115147[5] ?
										  5'd22 :
										  (sfdin__h115147[4] ?
										     5'd23 :
										     (sfdin__h115147[3] ?
											5'd24 :
											(sfdin__h115147[2] ?
											   5'd25 :
											   (sfdin__h115147[1] ?
											      5'd26 :
											      (sfdin__h115147[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31__ETC___d1795 =
	     (sfdin__h115147[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1343 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h120004, sfdin__h119998[27:5] } ;
  assign IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1302 =
	     (ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[7]}},
		 IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282 } ;
  assign IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1531 =
	     (ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) ?
	       sfd__h115121 :
	       ((ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd255 &&
		 (ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22] ||
		  ifc_main_exp_s2_exp_stage1_x[22:0] == 23'd0)) ?
		  ifc_main_exp_s2_exp_stage1_x[22:0] :
		  23'd0) ;
  assign IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1549 =
	     (ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd255) ?
	       NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_ETC___d1544 :
	       NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_ETC___d1544 |
	       (_theResult___snd_fst_exp__h140178 != 8'd255 &&
		guard__h135299 != 2'b0) ;
  assign IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1565 =
	     (ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd255) ?
	       ((ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0) ?
		  ifc_main_exp_s2_exp_stage1_x[31] :
		  ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd255 &&
		  ifc_main_exp_s2_exp_stage1_x[22:0] == 23'd0) :
	       ((_theResult___snd_fst_exp__h140178 == 8'd255 ||
		 guard__h135299 == 2'b0 ||
		 guard__h135299 == 2'b01 ||
		 guard__h135299 == 2'b10) ?
		  NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_ETC___d1562 :
		  guard__h135299 == 2'b11 &&
		  NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_ETC___d1562) ;
  assign IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1571 =
	     (ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) ?
	       { ifc_main_exp_s2_exp_stage1_x[30:23], sfd__h115121 } :
	       ((ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd255 &&
		 (ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22] ||
		  ifc_main_exp_s2_exp_stage1_x[22:0] == 23'd0)) ?
		  ifc_main_exp_s2_exp_stage1_x[30:0] :
		  { in2_exp__h104349, 23'd0 }) ;
  assign IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1781 =
	     (ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd255) ?
	       NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_ETC___d1776 :
	       NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_ETC___d1776 |
	       (_theResult___snd_fst_exp__h120013 != 8'd255 &&
		guard__h115134 != 2'b0) ;
  assign IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_31__ETC___d2694 =
	     (sfdin__h195463[27] ?
		5'd0 :
		(sfdin__h195463[26] ?
		   5'd1 :
		   (sfdin__h195463[25] ?
		      5'd2 :
		      (sfdin__h195463[24] ?
			 5'd3 :
			 (sfdin__h195463[23] ?
			    5'd4 :
			    (sfdin__h195463[22] ?
			       5'd5 :
			       (sfdin__h195463[21] ?
				  5'd6 :
				  (sfdin__h195463[20] ?
				     5'd7 :
				     (sfdin__h195463[19] ?
					5'd8 :
					(sfdin__h195463[18] ?
					   5'd9 :
					   (sfdin__h195463[17] ?
					      5'd10 :
					      (sfdin__h195463[16] ?
						 5'd11 :
						 (sfdin__h195463[15] ?
						    5'd12 :
						    (sfdin__h195463[14] ?
						       5'd13 :
						       (sfdin__h195463[13] ?
							  5'd14 :
							  (sfdin__h195463[12] ?
							     5'd15 :
							     (sfdin__h195463[11] ?
								5'd16 :
								(sfdin__h195463[10] ?
								   5'd17 :
								   (sfdin__h195463[9] ?
								      5'd18 :
								      (sfdin__h195463[8] ?
									 5'd19 :
									 (sfdin__h195463[7] ?
									    5'd20 :
									    (sfdin__h195463[6] ?
									       5'd21 :
									       (sfdin__h195463[5] ?
										  5'd22 :
										  (sfdin__h195463[4] ?
										     5'd23 :
										     (sfdin__h195463[3] ?
											5'd24 :
											(sfdin__h195463[2] ?
											   5'd25 :
											   (sfdin__h195463[1] ?
											      5'd26 :
											      (sfdin__h195463[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_31__ETC___d2798 =
	     (sfdin__h195463[27] &&
	      IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_5_ETC___d2577 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { _theResult___fst_exp__h200320, sfdin__h200314[27:5] } ;
  assign IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2538 =
	     (ifc_main_exp_s2_exp_stage2_x[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_exp_stage2_x_BITS_30_TO_23_MIN_ETC__q44[7]}},
		 ifc_main_exp_s2_exp_stage2_x_BITS_30_TO_23_MIN_ETC__q44 } ;
  assign IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2773 =
	     (ifc_main_exp_s2_exp_stage2_x[30:23] == 8'd255) ?
	       ((ifc_main_exp_s2_exp_stage2_x[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_stage2_x[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3[22]) ?
		  sfd__h195443 :
		  ifc_main_exp_s2_exp_stage2_x[22:0]) :
	       _theResult___fst_sfd__h200897 ;
  assign IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2782 =
	     (ifc_main_exp_s2_exp_stage2_x[30:23] == 8'd255) ?
	       NOT_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32_ETC___d2777 :
	       NOT_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32_ETC___d2777 |
	       (_theResult___snd_fst_exp__h200329 != 8'd255 &&
		guard__h195450 != 2'b0) ;
  assign IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2808 =
	     (ifc_main_exp_s2_exp_stage2_x[30:23] == 8'd255) ?
	       ((ifc_main_exp_s2_exp_stage2_x[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_stage2_x[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3[22]) ?
		  { ifc_main_exp_s2_exp_stage2_x[30:23], sfd__h195443 } :
		  ifc_main_exp_s2_exp_stage2_x[30:0]) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2807 ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3530 =
	     (ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_1[22:0] == 23'd0 &&
	      x__h203380 == 8'd255 &&
	      x__h229950 == 23'd0) ?
	       8'd255 :
	       ((ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_1[22:0] == 23'd0) ?
		  ifc_main_exp_s2_exp_tsum_1[30:23] :
		  x__h203380) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3532 =
	     (ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22]) ?
	       ifc_main_exp_s2_exp_tsum_1[30:23] :
	       ((x__h203380 == 8'd255 && x__h229950[22]) ?
		  x__h203380 :
		  IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3530) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3534 =
	     (ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_1[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22]) ?
	       ifc_main_exp_s2_exp_tsum_1[30:23] :
	       ((x__h203380 == 8'd255 && x__h229950 != 23'd0 &&
		 !x__h229950[22]) ?
		  x__h203380 :
		  IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3532) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3557 =
	     (ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_exp_tsum_1_BITS_30_TO_23_MINUS_ETC__q63[7]}},
		 ifc_main_exp_s2_exp_tsum_1_BITS_30_TO_23_MINUS_ETC__q63 } ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3819 =
	     (ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_1[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22] ||
	      IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3526) ?
	       IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3534 :
	       _theResult___fst_exp__h238509 ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3828 =
	     (ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_1[22:0] == 23'd0 &&
	      x__h203380 == 8'd255 &&
	      x__h229950 == 23'd0) ?
	       IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_31_596_E_ETC___d3826 :
	       ((ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_1[22:0] == 23'd0) ?
		  ifc_main_exp_s2_exp_tsum_1[22:0] :
		  x__h229950) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3830 =
	     (ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22]) ?
	       ifc_main_exp_s2_exp_tsum_1[22:0] :
	       ((x__h203380 == 8'd255 && x__h229950[22]) ?
		  x__h229950 :
		  IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3828) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3841 =
	     (ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_1[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22] ||
	      IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3526) ?
	       ((ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_1[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22]) ?
		  sfd__h232789 :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3831) :
	       _theResult___fst_sfd__h238510 ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3856 =
	     (ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_1[22:0] == 23'd0 &&
	      x__h203380 == 8'd255 &&
	      x__h229950 == 23'd0) ?
	       ifc_main_exp_s2_exp_tsum_1_812_BIT_31_596_EQ_I_ETC___d3599 &&
	       ifc_main_exp_s2_exp_tsum_1[31] :
	       ((ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_1[22:0] == 23'd0) ?
		  ifc_main_exp_s2_exp_tsum_1[31] :
		  IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3595) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3866 =
	     (ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_1[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22] ||
	      IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3526) ?
	       ((ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_1[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22]) ?
		  ifc_main_exp_s2_exp_tsum_1[31] :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3859) :
	       ((_theResult___snd_fst_exp__h237937 == 8'd255 ||
		 guard__h232805 == 2'b0 ||
		 guard__h232805 == 2'b01 ||
		 guard__h232805 == 2'b10) ?
		  IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3863 :
		  guard__h232805 == 2'b11 &&
		  IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3863) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3904 =
	     (ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_1[22:0] == 23'd0 &&
	      x__h203380 == 8'd255 &&
	      x__h229950 == 23'd0) ?
	       { 8'd255,
		 IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_31_596_E_ETC___d3826 } :
	       ((ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_1[22:0] == 23'd0) ?
		  ifc_main_exp_s2_exp_tsum_1[30:0] :
		  IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3901) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3919 =
	     (ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_1[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22] ||
	      IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3526) ?
	       ((ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_1[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22]) ?
		  { ifc_main_exp_s2_exp_tsum_1[30:23], sfd__h232789 } :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3907) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_1_812_BI_ETC___d3918 ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5002 =
	     (ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_2[22:0] == 23'd0 &&
	      x__h245020 == 8'd255 &&
	      x__h287035 == 23'd0) ?
	       8'd255 :
	       ((ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_2[22:0] == 23'd0) ?
		  ifc_main_exp_s2_exp_tsum_2[30:23] :
		  x__h245020) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5004 =
	     (ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22]) ?
	       ifc_main_exp_s2_exp_tsum_2[30:23] :
	       ((x__h245020 == 8'd255 && x__h287035[22]) ?
		  x__h245020 :
		  IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5002) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5006 =
	     (ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_2[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22]) ?
	       ifc_main_exp_s2_exp_tsum_2[30:23] :
	       ((x__h245020 == 8'd255 && x__h287035 != 23'd0 &&
		 !x__h287035[22]) ?
		  x__h245020 :
		  IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5004) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5029 =
	     (ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_exp_tsum_2_BITS_30_TO_23_MINUS_ETC__q88[7]}},
		 ifc_main_exp_s2_exp_tsum_2_BITS_30_TO_23_MINUS_ETC__q88 } ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5336 =
	     (ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_2[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22] ||
	      IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4998) ?
	       IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5006 :
	       _theResult___fst_exp__h296928 ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5345 =
	     (ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_2[22:0] == 23'd0 &&
	      x__h245020 == 8'd255 &&
	      x__h287035 == 23'd0) ?
	       IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_31_113_E_ETC___d5343 :
	       ((ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_2[22:0] == 23'd0) ?
		  ifc_main_exp_s2_exp_tsum_2[22:0] :
		  x__h287035) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5347 =
	     (ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22]) ?
	       ifc_main_exp_s2_exp_tsum_2[22:0] :
	       ((x__h245020 == 8'd255 && x__h287035[22]) ?
		  x__h287035 :
		  IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5345) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5358 =
	     (ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_2[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22] ||
	      IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4998) ?
	       ((ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_2[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22]) ?
		  sfd__h290910 :
		  IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5348) :
	       _theResult___fst_sfd__h296929 ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5373 =
	     (ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_2[22:0] == 23'd0 &&
	      x__h245020 == 8'd255 &&
	      x__h287035 == 23'd0) ?
	       ifc_main_exp_s2_exp_tsum_2_923_BIT_31_113_EQ_I_ETC___d5116 &&
	       ifc_main_exp_s2_exp_tsum_2[31] :
	       ((ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_2[22:0] == 23'd0) ?
		  ifc_main_exp_s2_exp_tsum_2[31] :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5112) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5383 =
	     (ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_2[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22] ||
	      IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4998) ?
	       ((ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_2[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22]) ?
		  ifc_main_exp_s2_exp_tsum_2[31] :
		  IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5376) :
	       ((_theResult___snd_fst_exp__h296356 == 8'd255 ||
		 guard__h290926 == 2'b0 ||
		 guard__h290926 == 2'b01 ||
		 guard__h290926 == 2'b10) ?
		  IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d5380 :
		  guard__h290926 == 2'b11 &&
		  IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d5380) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5437 =
	     (ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_2[22:0] == 23'd0 &&
	      x__h245020 == 8'd255 &&
	      x__h287035 == 23'd0) ?
	       { 8'd255,
		 IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_31_113_E_ETC___d5343 } :
	       ((ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_2[22:0] == 23'd0) ?
		  ifc_main_exp_s2_exp_tsum_2[30:0] :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5434) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5452 =
	     (ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_2[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22] ||
	      IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4998) ?
	       ((ifc_main_exp_s2_exp_tsum_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_2[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22]) ?
		  { ifc_main_exp_s2_exp_tsum_2[30:23], sfd__h290910 } :
		  IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5440) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_2_923_BI_ETC___d5451 ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d6898 =
	     (ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_3[22:0] == 23'd0 &&
	      x__h304397 == 8'd255 &&
	      x__h362068 == 23'd0) ?
	       8'd255 :
	       ((ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_3[22:0] == 23'd0) ?
		  ifc_main_exp_s2_exp_tsum_3[30:23] :
		  x__h304397) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d6900 =
	     (ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22]) ?
	       ifc_main_exp_s2_exp_tsum_3[30:23] :
	       ((x__h304397 == 8'd255 && x__h362068[22]) ?
		  x__h304397 :
		  IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d6898) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d6902 =
	     (ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_3[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22]) ?
	       ifc_main_exp_s2_exp_tsum_3[30:23] :
	       ((x__h304397 == 8'd255 && x__h362068 != 23'd0 &&
		 !x__h362068[22]) ?
		  x__h304397 :
		  IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d6900) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d6925 =
	     (ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_exp_tsum_3_BITS_30_TO_23_MINUS_ETC__q119[7]}},
		 ifc_main_exp_s2_exp_tsum_3_BITS_30_TO_23_MINUS_ETC__q119 } ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7265 =
	     (ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_3[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22] ||
	      IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6894) ?
	       IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d6902 :
	       _theResult___fst_exp__h374408 ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7274 =
	     (ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_3[22:0] == 23'd0 &&
	      x__h304397 == 8'd255 &&
	      x__h362068 == 23'd0) ?
	       IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_31_042_E_ETC___d7272 :
	       ((ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_3[22:0] == 23'd0) ?
		  ifc_main_exp_s2_exp_tsum_3[22:0] :
		  x__h362068) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7276 =
	     (ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22]) ?
	       ifc_main_exp_s2_exp_tsum_3[22:0] :
	       ((x__h304397 == 8'd255 && x__h362068[22]) ?
		  x__h362068 :
		  IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7274) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7287 =
	     (ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_3[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22] ||
	      IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6894) ?
	       ((ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22]) ?
		  sfd__h367768 :
		  IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d7277) :
	       _theResult___fst_sfd__h374409 ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7302 =
	     (ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_3[22:0] == 23'd0 &&
	      x__h304397 == 8'd255 &&
	      x__h362068 == 23'd0) ?
	       ifc_main_exp_s2_exp_tsum_3_456_BIT_31_042_EQ_I_ETC___d7045 &&
	       ifc_main_exp_s2_exp_tsum_3[31] :
	       ((ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_3[22:0] == 23'd0) ?
		  ifc_main_exp_s2_exp_tsum_3[31] :
		  IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7041) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7312 =
	     (ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_3[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22] ||
	      IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6894) ?
	       ((ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22]) ?
		  ifc_main_exp_s2_exp_tsum_3[31] :
		  IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d7305) :
	       ((_theResult___snd_fst_exp__h373836 == 8'd255 ||
		 guard__h367784 == 2'b0 ||
		 guard__h367784 == 2'b01 ||
		 guard__h367784 == 2'b10) ?
		  IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7309 :
		  guard__h367784 == 2'b11 &&
		  IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7309) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7382 =
	     (ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_3[22:0] == 23'd0 &&
	      x__h304397 == 8'd255 &&
	      x__h362068 == 23'd0) ?
	       { 8'd255,
		 IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_31_042_E_ETC___d7272 } :
	       ((ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_3[22:0] == 23'd0) ?
		  ifc_main_exp_s2_exp_tsum_3[30:0] :
		  IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7379) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7397 =
	     (ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_3[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22] ||
	      IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6894) ?
	       ((ifc_main_exp_s2_exp_tsum_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22]) ?
		  { ifc_main_exp_s2_exp_tsum_3[30:23], sfd__h367768 } :
		  IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d7385) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_3_456_BI_ETC___d7396 ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9206 =
	     (ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_4[22:0] == 23'd0 &&
	      x__h459698 == 8'd255 &&
	      x__h457503 == 23'd0) ?
	       8'd255 :
	       ((ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_4[22:0] == 23'd0) ?
		  ifc_main_exp_s2_exp_tsum_4[30:23] :
		  x__h459698) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9208 =
	     (ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22]) ?
	       ifc_main_exp_s2_exp_tsum_4[30:23] :
	       ((x__h459698 == 8'd255 && x__h457503[22]) ?
		  x__h459698 :
		  IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9206) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9210 =
	     (ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_4[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22]) ?
	       ifc_main_exp_s2_exp_tsum_4[30:23] :
	       ((x__h459698 == 8'd255 && x__h457503 != 23'd0 &&
		 !x__h457503[22]) ?
		  x__h459698 :
		  IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9208) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9233 =
	     (ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_exp_tsum_4_BITS_30_TO_23_MINUS_ETC__q156[7]}},
		 ifc_main_exp_s2_exp_tsum_4_BITS_30_TO_23_MINUS_ETC__q156 } ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 =
	     (ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_4[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22] ||
	      IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9202) ?
	       IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9210 :
	       _theResult___fst_exp__h474403 ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9613 =
	     (ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_4[22:0] == 23'd0 &&
	      x__h459698 == 8'd255 &&
	      x__h457503 == 23'd0) ?
	       IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_31_382_E_ETC___d9611 :
	       ((ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_4[22:0] == 23'd0) ?
		  ifc_main_exp_s2_exp_tsum_4[22:0] :
		  x__h457503) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9615 =
	     (ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22]) ?
	       ifc_main_exp_s2_exp_tsum_4[22:0] :
	       ((x__h459698 == 8'd255 && x__h457503[22]) ?
		  x__h457503 :
		  IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9613) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9664 =
	     IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 ==
	     8'd0 &&
	     x__h480109 == 23'd0 ||
	     ifc_main_exp_s2_exp_stage6_int_res[30:23] == 8'd0 &&
	     ifc_main_exp_s2_exp_stage6_int_res[22:0] == 23'd0 ||
	     !IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9660 ||
	     IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9662 ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9667 =
	     IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 ==
	     8'd255 &&
	     x__h480109[22] ||
	     ifc_main_exp_s2_exp_stage6_int_res[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_stage6_int_res[22] ||
	     IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 ==
	     8'd255 &&
	     x__h480109 == 23'd0 ||
	     ifc_main_exp_s2_exp_stage6_int_res[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_stage6_int_res[22:0] == 23'd0 ||
	     IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9664 ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9672 =
	     (ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_4[22:0] == 23'd0 &&
	      x__h459698 == 8'd255 &&
	      x__h457503 == 23'd0) ?
	       ifc_main_exp_s2_exp_tsum_4_401_BIT_31_382_EQ_I_ETC___d9385 &&
	       ifc_main_exp_s2_exp_tsum_4[31] :
	       ((ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_4[22:0] == 23'd0) ?
		  ifc_main_exp_s2_exp_tsum_4[31] :
		  IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9381) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9682 =
	     (ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_4[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22] ||
	      IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9202) ?
	       ((ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22]) ?
		  ifc_main_exp_s2_exp_tsum_4[31] :
		  IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9675) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BI_ETC___d9681 ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9777 =
	     (ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_4[22:0] == 23'd0 &&
	      x__h459698 == 8'd255 &&
	      x__h457503 == 23'd0) ?
	       { ifc_main_exp_s2_exp_tsum_4_401_BIT_31_382_EQ_I_ETC___d9385 &&
		 ifc_main_exp_s2_exp_tsum_4[31],
		 8'd255,
		 IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_31_382_E_ETC___d9611 } :
	       ((ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_4[22:0] == 23'd0) ?
		  ifc_main_exp_s2_exp_tsum_4[31:0] :
		  IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9774) ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9793 =
	     (ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_4[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22] ||
	      IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9202) ?
	       ((ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22]) ?
		  { ifc_main_exp_s2_exp_tsum_4[31:23], sfd__h466601 } :
		  IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9780) :
	       { IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BI_ETC___d9681,
		 IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BI_ETC___d9791 } ;
  assign IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC__q162 =
	     IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 -
	     8'd127 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3183 =
	     (x__h203436 == 8'd0) ?
	       10'd898 :
	       { {2{x03436_MINUS_127__q56[7]}}, x03436_MINUS_127__q56 } ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3184 =
	     IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3183 +
	     10'd1023 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3185 =
	     (IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3184 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3187 =
	     (IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3184 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3195 =
	     (x__h203436 == 8'd0 && x__h213574 == 23'd0 ||
	      IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3185) ?
	       8'd0 :
	       8'd255 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3196 =
	     (x__h203436 == 8'd255 && x__h213574 == 23'd0) ?
	       8'd255 :
	       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3195 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3503 =
	     (x__h203436 == 8'd255 && x__h213574 != 23'd0 &&
	      !x__h213574[22]) ?
	       sfd__h220848 :
	       ((x__h203436 == 8'd255 && x__h213574[22]) ?
		  x__h213574 :
		  23'd0) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3526 =
	     x__h203380 == 8'd255 && x__h229950 != 23'd0 && !x__h229950[22] ||
	     ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22] ||
	     x__h203380 == 8'd255 && x__h229950[22] ||
	     ifc_main_exp_s2_exp_tsum_1[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_tsum_1[22:0] == 23'd0 ||
	     x__h203380 == 8'd255 && x__h229950 == 23'd0 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3588 =
	     (x__h203436 == 8'd255 && x__h213574 != 23'd0) ?
	       ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_82_ETC___d3579 &&
	       ((ifc_main_exp_s2_exp_txv_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_1[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_1[22]) ?
		  ifc_main_exp_s2_exp_txv_1[31] :
		  ifc_main_exp_s2_exp_txv_1[30:23] == 8'd255 &&
		  ifc_main_exp_s2_exp_txv_1[22] &&
		  ifc_main_exp_s2_exp_txv_1[31]) :
	       ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_82_ETC___d3579 &&
	       IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d3586 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3595 =
	     (x__h203436 == 8'd255 && x__h213574 != 23'd0 &&
	      !x__h213574[22] ||
	      x__h203436 == 8'd255 && x__h213574[22] ||
	      IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d3190) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3588 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3594 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3597 =
	     IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3595 ==
	     ifc_main_exp_s2_exp_tsum_1[31] ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3889 =
	     (x__h203436 == 8'd255 && x__h213574[22]) ?
	       (ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_82_ETC___d2850 ?
		  IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d3876 :
		  IF_IF_NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3886) :
	       { IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3196,
		 23'd0 } ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3890 =
	     (x__h203436 == 8'd255 && x__h213574 != 23'd0 &&
	      !x__h213574[22]) ?
	       { x__h203436, sfd__h220848 } :
	       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3889 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3901 =
	     (x__h203436 == 8'd255 && x__h213574 != 23'd0 &&
	      !x__h213574[22] ||
	      x__h203436 == 8'd255 && x__h213574[22] ||
	      IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d3190) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3890 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3900 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4297 =
	     ((x__h245133 == 8'd0) ?
		10'd898 :
		{ {2{x45133_MINUS_127__q75[7]}}, x45133_MINUS_127__q75 }) +
	     IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3952 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4298 =
	     (IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4297 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4300 =
	     (IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4297 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4312 =
	     (x__h245133 == 8'd255 && x__h255271 == 23'd0 ||
	      ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_2[22:0] == 23'd0) ?
	       8'd255 :
	       ((x__h245133 == 8'd0 && x__h255271 == 23'd0 ||
		 ifc_main_exp_s2_exp_txv_2[30:23] == 8'd0 &&
		 ifc_main_exp_s2_exp_txv_2[22:0] == 23'd0 ||
		 IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4298) ?
		  8'd0 :
		  8'd255) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4314 =
	     (x__h245133 == 8'd255 && x__h255271[22]) ?
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d4309 :
	       ((ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_2[22]) ?
		  ifc_main_exp_s2_exp_txv_2[30:23] :
		  IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4312) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4316 =
	     (x__h245133 == 8'd255 && x__h255271 != 23'd0 &&
	      !x__h255271[22]) ?
	       x__h245133 :
	       ((ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_2[22]) ?
		  ifc_main_exp_s2_exp_txv_2[30:23] :
		  IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4314) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4629 =
	     (x__h245133 == 8'd255 && x__h255271 == 23'd0 &&
	      ifc_main_exp_s2_exp_txv_2[30:23] == 8'd0 &&
	      ifc_main_exp_s2_exp_txv_2[22:0] == 23'd0 ||
	      x__h245133 == 8'd0 && x__h255271 == 23'd0 &&
	      ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_2[22:0] == 23'd0) ?
	       23'd4194304 :
	       23'd0 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4631 =
	     (x__h245133 == 8'd255 && x__h255271[22]) ?
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d4625 :
	       ((ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_2[22]) ?
		  ifc_main_exp_s2_exp_txv_2[22:0] :
		  IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4629) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4633 =
	     (x__h245133 == 8'd255 && x__h255271 != 23'd0 &&
	      !x__h255271[22]) ?
	       sfd__h261379 :
	       ((ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_2[22]) ?
		  sfd__h246254 :
		  IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4631) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4662 =
	     x__h245076 == 8'd255 && x__h270448 == 23'd0 ||
	     x__h245076 == 8'd0 && x__h270448 == 23'd0 ||
	     !IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4657 ||
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4659 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5064 =
	     (x__h245133 == 8'd255 && x__h255271[22]) ?
	       ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d5051 &&
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5055 :
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5063 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5066 =
	     (x__h245133 == 8'd255 && x__h255271 != 23'd0 &&
	      !x__h255271[22]) ?
	       ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d5051 &&
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5055 :
	       ((ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_2[22]) ?
		  ifc_main_exp_s2_exp_txv_2[31] :
		  IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5064) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5072 =
	     (x__h245133 == 8'd255 && x__h255271 != 23'd0 &&
	      !x__h255271[22] ||
	      ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d4306) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5066 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5071 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5076 =
	     (x__h245133 == 8'd255 && x__h255271[22]) ?
	       ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d5051 &&
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5055 :
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5063 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5078 =
	     (x__h245133 == 8'd255 && x__h255271 != 23'd0 &&
	      !x__h255271[22]) ?
	       ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d5051 &&
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5055 :
	       ((ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_2[22]) ?
		  ifc_main_exp_s2_exp_txv_2[31] :
		  IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5076) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5079 =
	     (x__h245133 == 8'd255 && x__h255271 != 23'd0 &&
	      !x__h255271[22] ||
	      ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d4306) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5078 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5071 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5093 =
	     (x__h245133 == 8'd255 && x__h255271[22]) ?
	       (ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
		ifc_main_exp_s2_exp_txv_2[22] ||
		_0_OR_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO__ETC___d5047) &&
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5055 :
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5092 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5095 =
	     (x__h245133 == 8'd255 && x__h255271 != 23'd0 &&
	      !x__h255271[22]) ?
	       ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d5051 &&
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5055 :
	       ((ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_2[22]) ?
		  ifc_main_exp_s2_exp_txv_2[31] :
		  IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5093) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5108 =
	     (x__h245133 == 8'd255 && x__h255271 != 23'd0 &&
	      !x__h255271[22] ||
	      ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d4306) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5095 :
	       ((_theResult___snd_fst_exp__h269792 == 8'd255 ||
		 guard__h261677 == 2'b0 ||
		 guard__h261677 == 2'b01 ||
		 guard__h261677 == 2'b10) ?
		  NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d5105 :
		  guard__h261677 == 2'b11 &&
		  NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d5105) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5407 =
	     (x__h245133 == 8'd255 && x__h255271[22]) ?
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5404 :
	       ((ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_2[22]) ?
		  ifc_main_exp_s2_exp_txv_2[30:0] :
		  { IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4312,
		    IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4629 }) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5409 =
	     (x__h245133 == 8'd255 && x__h255271 != 23'd0 &&
	      !x__h255271[22]) ?
	       { x__h245133, sfd__h261379 } :
	       ((ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_2[22]) ?
		  { ifc_main_exp_s2_exp_txv_2[30:23], sfd__h246254 } :
		  IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5407) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5420 =
	     (x__h245133 == 8'd255 && x__h255271 != 23'd0 &&
	      !x__h255271[22] ||
	      ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d4306) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5409 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5419 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5830 =
	     ((x__h304567 == 8'd0) ?
		10'd898 :
		{ {2{x04567_MINUS_127__q100[7]}}, x04567_MINUS_127__q100 }) +
	     IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5485 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5831 =
	     (IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5830 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5833 =
	     (IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5830 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5845 =
	     (x__h304567 == 8'd255 && x__h314705 == 23'd0 ||
	      ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0) ?
	       8'd255 :
	       ((x__h304567 == 8'd0 && x__h314705 == 23'd0 ||
		 ifc_main_exp_s2_exp_txv_3[30:23] == 8'd0 &&
		 ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0 ||
		 IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5831) ?
		  8'd0 :
		  8'd255) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5847 =
	     (x__h304567 == 8'd255 && x__h314705[22]) ?
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5842 :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22]) ?
		  ifc_main_exp_s2_exp_txv_3[30:23] :
		  IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5845) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5849 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22]) ?
	       x__h304567 :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_3[22]) ?
		  ifc_main_exp_s2_exp_txv_3[30:23] :
		  IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5847) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6162 =
	     (x__h304567 == 8'd255 && x__h314705 == 23'd0 &&
	      ifc_main_exp_s2_exp_txv_3[30:23] == 8'd0 &&
	      ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0 ||
	      x__h304567 == 8'd0 && x__h314705 == 23'd0 &&
	      ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0) ?
	       23'd4194304 :
	       23'd0 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6164 =
	     (x__h304567 == 8'd255 && x__h314705[22]) ?
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6158 :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22]) ?
		  ifc_main_exp_s2_exp_txv_3[22:0] :
		  IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6162) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6166 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22]) ?
	       sfd__h320813 :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_3[22]) ?
		  sfd__h305688 :
		  IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6164) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6196 =
	     x__h304510 == 8'd0 && x__h329882 == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_3[30:23] == 8'd0 &&
	     ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0 ||
	     !IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6192 ||
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6194 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6199 =
	     x__h304510 == 8'd255 && x__h329882[22] ||
	     ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_3[22] ||
	     x__h304510 == 8'd255 && x__h329882 == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0 ||
	     IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6196 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6204 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22] ||
	      IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5838) ?
	       ((x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
		 !x__h314705[22]) ?
		  x__h304567 :
		  IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5847) :
	       _theResult___fst_exp__h329818 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6520 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22]) ?
	       sfd__h320813 :
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6164 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6521 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22] ||
	      IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5838) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6520 :
	       _theResult___fst_sfd__h329819 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6960 =
	     (x__h304567 == 8'd255 && x__h314705[22]) ?
	       ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d6947 &&
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6951 :
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6959 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6962 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22]) ?
	       ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d6947 &&
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6951 :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_3[22]) ?
		  ifc_main_exp_s2_exp_txv_3[31] :
		  IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6960) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6968 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22] ||
	      ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d5839) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6962 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6967 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6971 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22]) ?
	       _0_OR_0_OR_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6969 &&
	       ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	       ifc_main_exp_s2_exp_txv_3[22] &&
	       ifc_main_exp_s2_exp_txv_3[31] :
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6960 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6972 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22] ||
	      IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5838) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6971 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6967 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6992 =
	     (x__h304567 == 8'd255 && x__h314705[22]) ?
	       ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d6947 &&
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6951 :
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6959 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6994 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22]) ?
	       ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d6947 &&
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6951 :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_3[22]) ?
		  ifc_main_exp_s2_exp_txv_3[31] :
		  IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6992) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6997 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22] ||
	      ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d5839) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6994 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6996 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7014 =
	     (x__h304567 == 8'd255 && x__h314705[22]) ?
	       _0_OR_0_OR_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6969 &&
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6951 :
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d7013 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7016 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22]) ?
	       ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d6947 &&
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6951 :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_3[22]) ?
		  ifc_main_exp_s2_exp_txv_3[31] :
		  IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7014) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7029 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22] ||
	      ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d5839) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7016 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d7028 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7031 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0) ?
	       _0_OR_0_OR_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6969 &&
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6951 :
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d7013 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7032 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22] ||
	      IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5838) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7031 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d7028 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7337 =
	     (x__h304567 == 8'd255 && x__h314705[22]) ?
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d7334 :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22]) ?
		  ifc_main_exp_s2_exp_txv_3[30:0] :
		  { IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5845,
		    IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6162 }) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7338 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22]) ?
	       { x__h304567, sfd__h320813 } :
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7337 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7349 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22] ||
	      IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5838) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d7338 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d7348 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7775 =
	     ((x__h399663 == 8'd0) ?
		10'd898 :
		{ {2{x99663_MINUS_127__q131[7]}}, x99663_MINUS_127__q131 }) +
	     IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7430 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7776 =
	     (IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7775 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7778 =
	     (IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7775 ^
	      10'h200) <
	     10'd361 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7790 =
	     (x__h399663 == 8'd255 && x__h394331 == 23'd0 ||
	      ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0) ?
	       8'd255 :
	       ((x__h399663 == 8'd0 && x__h394331 == 23'd0 ||
		 ifc_main_exp_s2_exp_txv_4[30:23] == 8'd0 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
		 IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7776) ?
		  8'd0 :
		  8'd255) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7792 =
	     (x__h399663 == 8'd255 && x__h394331[22]) ?
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7787 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[30:23] :
		  IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7790) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7794 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22]) ?
	       x__h399663 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[30:23] :
		  IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7792) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8107 =
	     (x__h399663 == 8'd255 && x__h394331 == 23'd0 &&
	      ifc_main_exp_s2_exp_txv_4[30:23] == 8'd0 &&
	      ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
	      x__h399663 == 8'd0 && x__h394331 == 23'd0 &&
	      ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0) ?
	       23'd4194304 :
	       23'd0 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8109 =
	     (x__h399663 == 8'd255 && x__h394331[22]) ?
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d8103 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[22:0] :
		  IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8107) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8111 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22]) ?
	       sfd__h400439 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_4[22]) ?
		  sfd__h385314 :
		  IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8109) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8141 =
	     x__h414872 == 8'd0 && x__h409508 == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd0 &&
	     ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
	     !IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8137 ||
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8139 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8144 =
	     x__h414872 == 8'd255 && x__h409508[22] ||
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_4[22] ||
	     x__h414872 == 8'd255 && x__h409508 == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
	     IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8141 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8149 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22] ||
	      IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7783) ?
	       ((x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
		 !x__h394331[22]) ?
		  x__h399663 :
		  IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7792) :
	       _theResult___fst_exp__h409444 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8465 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22]) ?
	       sfd__h400439 :
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8109 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8466 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22] ||
	      IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7783) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8465 :
	       _theResult___fst_sfd__h409445 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9268 =
	     (x__h399663 == 8'd255 && x__h394331[22]) ?
	       ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d9255 &&
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9259 :
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9267 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9270 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22]) ?
	       ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d9255 &&
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9259 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[31] :
		  IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9268) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9276 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d7784) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9270 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9275 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9279 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22]) ?
	       _0_OR_0_OR_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9277 &&
	       ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	       ifc_main_exp_s2_exp_txv_4[22] &&
	       ifc_main_exp_s2_exp_txv_4[31] :
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9268 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9280 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22] ||
	      IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7783) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9279 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9275 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9319 =
	     (x__h399663 == 8'd255 && x__h394331[22]) ?
	       ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d9255 &&
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9259 :
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9267 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9321 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22]) ?
	       ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d9255 &&
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9259 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[31] :
		  IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9319) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9324 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d7784) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9321 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9323 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9347 =
	     (x__h399663 == 8'd255 && x__h394331[22]) ?
	       _0_OR_0_OR_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9277 &&
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9259 :
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9346 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9349 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22]) ?
	       ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d9255 &&
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9259 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[31] :
		  IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9347) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9362 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d7784) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9349 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9361 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9364 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0) ?
	       _0_OR_0_OR_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9277 &&
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9259 :
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9346 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9365 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22] ||
	      IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7783) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9364 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9361 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9715 =
	     (x__h399663 == 8'd255 && x__h394331[22]) ?
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9712 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[30:0] :
		  { IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7790,
		    IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8107 }) ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9716 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22]) ?
	       { x__h399663, sfd__h400439 } :
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9715 ;
  assign IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9727 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22] ||
	      IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7783) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9716 :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9726 ;
  assign IF_IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO__ETC___d10612 =
	     opB__h564418 >> diff__h564425 ;
  assign IF_IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO__ETC___d10881 =
	     (t_exp__h574947 == 8'd255 && t_sfd__h574948 != 23'd0) ?
	       31'h7FC00000 :
	       ((t_exp__h574947 == 8'd0 && t_sfd__h574948 == 23'd0 &&
		 IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10859 &&
		 !ifc_main_sub_s4_input_x[31]) ?
		  ((ifc_main_sub_s4_input_x[30:23] == 8'd255) ?
		     { ifc_main_sub_s4_input_x[30:23],
		       IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10816 } :
		     IF_IF_NOT_ifc_main_sub_s4_input_x_0572_BITS_30_ETC___d10874) :
		  IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10879) ;
  assign IF_IF_ifc_main_sub_s4_input_x_0572_BIT_31_0592_ETC___d10865 =
	     (_theResult____h566646[27] &&
	      IF_IF_IF_ifc_main_sub_s4_input_x_0572_BITS_30__ETC___d10633 ==
	      9'd127) ?
	       31'h7F7FFFFF :
	       { out_exp__h572033, sfdin__h572025[27:5] } ;
  assign IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9400 =
	     { NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9246 ?
		 ifc_main_exp_s2_exp_tsum_4[30:23] != 8'd0 :
		 x__h459698 != 8'd0,
	       NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9246 ?
		 ifc_main_exp_s2_exp_tsum_4[22:0] :
		 x__h457503,
	       3'b0 } ;
  assign IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9679 =
	     NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9246 ?
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9381 :
	       ifc_main_exp_s2_exp_tsum_4[31] ;
  assign IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7060 =
	     { NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6938 ?
		 ifc_main_exp_s2_exp_tsum_3[30:23] != 8'd0 :
		 x__h304397 != 8'd0,
	       NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6938 ?
		 ifc_main_exp_s2_exp_tsum_3[22:0] :
		 x__h362068,
	       3'b0 } ;
  assign IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7309 =
	     NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6938 ?
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7041 :
	       ifc_main_exp_s2_exp_tsum_3[31] ;
  assign IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d5131 =
	     { NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5042 ?
		 ifc_main_exp_s2_exp_tsum_2[30:23] != 8'd0 :
		 x__h245020 != 8'd0,
	       NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5042 ?
		 ifc_main_exp_s2_exp_tsum_2[22:0] :
		 x__h287035,
	       3'b0 } ;
  assign IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d5380 =
	     NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5042 ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5112 :
	       ifc_main_exp_s2_exp_tsum_2[31] ;
  assign IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3614 =
	     { NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3570 ?
		 ifc_main_exp_s2_exp_tsum_1[30:23] != 8'd0 :
		 x__h203380 != 8'd0,
	       NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3570 ?
		 ifc_main_exp_s2_exp_tsum_1[22:0] :
		 x__h229950,
	       3'b0 } ;
  assign IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3863 =
	     NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3570 ?
	       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3595 :
	       ifc_main_exp_s2_exp_tsum_1[31] ;
  assign IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2556 =
	     opB__h194806 >> diff__h194810 ;
  assign IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT__ETC___d1005 =
	     ((ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0)) ?
	       IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_9_ETC___d1004 :
	       31'd0 ;
  assign IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT__ETC___d1227 =
	     ((ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0)) ?
	       IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_9_ETC___d1226 :
	       31'd0 ;
  assign IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_ETC___d1574 =
	     ((ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0)) ?
	       IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31__ETC___d1573 :
	       31'd0 ;
  assign IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_ETC___d1796 =
	     ((ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0)) ?
	       IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31__ETC___d1795 :
	       31'd0 ;
  assign IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_ETC___d2799 =
	     ((ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage2_x[22:0] != 23'd0)) ?
	       IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_31__ETC___d2798 :
	       31'd0 ;
  assign IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_ETC___d743 =
	     (!SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d734 ||
	      SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d736 &&
	      _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_stage0_x_ETC___d740) ?
	       27'd67108864 :
	       { ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd0,
		 ifc_main_exp_s2_exp_stage0_x[22:0],
		 3'b0 } ;
  assign IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_ETC___d751 =
	     (!SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d734 ||
	      SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d736 &&
	      _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_stage0_x_ETC___d740) ?
	       { ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd0,
		 ifc_main_exp_s2_exp_stage0_x[22:0],
		 3'b0 } :
	       27'd67108864 ;
  assign IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_ETC___d1312 =
	     (!SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1303 ||
	      SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1305 &&
	      _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_stage1_x_ETC___d1309) ?
	       27'd67108864 :
	       { ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd0,
		 ifc_main_exp_s2_exp_stage1_x[22:0],
		 3'b0 } ;
  assign IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_ETC___d1320 =
	     (!SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1303 ||
	      SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1305 &&
	      _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_stage1_x_ETC___d1309) ?
	       { ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd0,
		 ifc_main_exp_s2_exp_stage1_x[22:0],
		 3'b0 } :
	       27'd67108864 ;
  assign IF_NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_ETC___d10504 =
	     ((ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	       !ifc_main_add_s3_input_x[22]) &&
	      (ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	       ifc_main_add_s3_input_x[22:0] != 23'd0)) ?
	       IF_IF_ifc_main_add_s3_input_x_0205_BIT_31_0225_ETC___d10503 :
	       31'd0 ;
  assign IF_NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_ETC___d10866 =
	     ((ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	       !ifc_main_sub_s4_input_x[22]) &&
	      (ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	       ifc_main_sub_s4_input_x[22:0] != 23'd0)) ?
	       IF_IF_ifc_main_sub_s4_input_x_0572_BIT_31_0592_ETC___d10865 :
	       31'd0 ;
  assign IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10229 =
	     (ifc_main_add_s3_input_x[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{b__h553877[7]}}, b__h553877 } ;
  assign IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10449 =
	     (ifc_main_add_s3_input_x[30:23] == 8'd255 &&
	      ifc_main_add_s3_input_x[22:0] != 23'd0 &&
	      !ifc_main_add_s3_input_x[22]) ?
	       sfd__h553358 :
	       ifc_main_add_s3_input_x[22:0] ;
  assign IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10470 =
	     (ifc_main_add_s3_input_x[30:23] == 8'd255) ?
	       NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_23_ETC___d10465 :
	       NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_23_ETC___d10469 ;
  assign IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10485 =
	     (ifc_main_add_s3_input_x[30:23] == 8'd255) ?
	       ifc_main_add_s3_input_x[31] :
	       ((x__h553379 == 8'd255 || guard__h551040 == 2'b0 ||
		 guard__h551040 == 2'b01 ||
		 guard__h551040 == 2'b10) ?
		  NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_23_ETC___d10482 :
		  guard__h551040 == 2'b11 &&
		  NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_23_ETC___d10482) ;
  assign IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10498 =
	     (ifc_main_add_s3_input_x[30:23] == 8'd255) ?
	       ifc_main_add_s3_input_x[30:23] == 8'd255 ||
	       !_theResult____h553332[27] ||
	       IF_IF_IF_ifc_main_add_s3_input_x_0205_BITS_30__ETC___d10266 !=
	       9'd127 :
	       !NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_23_ETC___d10469 ;
  assign IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10517 =
	     (ifc_main_add_s3_input_x[30:23] == 8'd255) ?
	       ((ifc_main_add_s3_input_x[30:23] == 8'd255 &&
		 ifc_main_add_s3_input_x[22:0] != 23'd0 &&
		 !ifc_main_add_s3_input_x[22]) ?
		  { ifc_main_add_s3_input_x[30:23], sfd__h553358 } :
		  ifc_main_add_s3_input_x[30:0]) :
	       IF_IF_NOT_ifc_main_add_s3_input_x_0205_BITS_30_ETC___d10512 ;
  assign IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10524 =
	     (ifc_main_add_s3_input_x[30:23] == 8'd255) ?
	       NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_23_ETC___d10465 :
	       NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_23_ETC___d10465 |
	       (_theResult___snd_exp__h559718 == 8'd255 &&
		_theResult___snd_sfd__h559719 == 23'd0) ;
  assign IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11453 =
	     ((ifc_main_comp_s6_alpha[30:23] == 8'd0) ?
		10'd898 :
		{ {2{ifc_main_comp_s6_alpha_BITS_30_TO_23_MINUS_127__q181[7]}},
		  ifc_main_comp_s6_alpha_BITS_30_TO_23_MINUS_127__q181 }) +
	     IF_ifc_main_comp_s6_input_x_1415_BITS_30_TO_23_ETC___d11452 ;
  assign IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11454 =
	     (IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11453 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11456 =
	     (IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11453 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11489 =
	     (ifc_main_comp_s6_alpha[30:23] == 8'd255 &&
	      ifc_main_comp_s6_alpha[22:0] == 23'd0 ||
	      ifc_main_comp_s6_input_x[30:23] == 8'd255 &&
	      ifc_main_comp_s6_input_x[22:0] == 23'd0) ?
	       8'd255 :
	       ((ifc_main_comp_s6_alpha[30:23] == 8'd0 &&
		 ifc_main_comp_s6_alpha[22:0] == 23'd0 ||
		 ifc_main_comp_s6_input_x[30:23] == 8'd0 &&
		 ifc_main_comp_s6_input_x[22:0] == 23'd0 ||
		 IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11454) ?
		  8'd0 :
		  8'd255) ;
  assign IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11496 =
	     (ifc_main_comp_s6_alpha[30:23] == 8'd255 &&
	      ifc_main_comp_s6_alpha[22]) ?
	       ifc_main_comp_s6_alpha :
	       ((ifc_main_comp_s6_input_x[30:23] == 8'd255 &&
		 ifc_main_comp_s6_input_x[22]) ?
		  ifc_main_comp_s6_input_x :
		  NOT_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23__ETC___d11494) ;
  assign IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11498 =
	     (ifc_main_comp_s6_alpha[30:23] == 8'd255 &&
	      ifc_main_comp_s6_alpha[22:0] != 23'd0 &&
	      !ifc_main_comp_s6_alpha[22]) ?
	       { ifc_main_comp_s6_alpha[31:23], sfd__h605058 } :
	       ((ifc_main_comp_s6_input_x[30:23] == 8'd255 &&
		 ifc_main_comp_s6_input_x[22:0] != 23'd0 &&
		 !ifc_main_comp_s6_input_x[22]) ?
		  { ifc_main_comp_s6_input_x[31:23], sfd__h605061 } :
		  IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11496) ;
  assign IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11814 =
	     ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1419_ETC___d11463 ?
	       IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11498 :
	       { (_theResult___snd_fst_exp__h613445 == 8'd255 ||
		  guard__h605356 == 2'b0 ||
		  guard__h605356 == 2'b01 ||
		  guard__h605356 == 2'b10) ?
		   NOT_ifc_main_comp_s6_alpha_1418_BIT_31_1483_EQ_ETC___d11485 :
		   guard__h605356 == 2'b11 &&
		   NOT_ifc_main_comp_s6_alpha_1418_BIT_31_1483_EQ_ETC___d11485,
		 IF_IF_NOT_ifc_main_comp_s6_alpha_1418_BITS_30__ETC___d11812 } ;
  assign IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12222 =
	     ((ifc_main_comp_s6_alpha_lambda[30:23] == 8'd0) ?
		10'd898 :
		{ {2{ifc_main_comp_s6_alpha_lambda_BITS_30_TO_23_MI_ETC__q189[7]}},
		  ifc_main_comp_s6_alpha_lambda_BITS_30_TO_23_MI_ETC__q189 }) +
	     ((ifc_main_comp_s6_sub_Res[30:23] == 8'd0) ?
		10'd898 :
		{ {2{ifc_main_comp_s6_sub_Res_BITS_30_TO_23_MINUS_127__q190[7]}},
		  ifc_main_comp_s6_sub_Res_BITS_30_TO_23_MINUS_127__q190 }) ;
  assign IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12223 =
	     (IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12222 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12225 =
	     (IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12222 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12259 =
	     (ifc_main_comp_s6_alpha_lambda[30:23] == 8'd255 &&
	      ifc_main_comp_s6_alpha_lambda[22:0] == 23'd0 ||
	      ifc_main_comp_s6_sub_Res[30:23] == 8'd255 &&
	      ifc_main_comp_s6_sub_Res[22:0] == 23'd0) ?
	       8'd255 :
	       ((ifc_main_comp_s6_alpha_lambda[30:23] == 8'd0 &&
		 ifc_main_comp_s6_alpha_lambda[22:0] == 23'd0 ||
		 ifc_main_comp_s6_sub_Res[30:23] == 8'd0 &&
		 ifc_main_comp_s6_sub_Res[22:0] == 23'd0 ||
		 IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12223) ?
		  8'd0 :
		  8'd255) ;
  assign IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12266 =
	     (ifc_main_comp_s6_alpha_lambda[30:23] == 8'd255 &&
	      ifc_main_comp_s6_alpha_lambda[22]) ?
	       ifc_main_comp_s6_alpha_lambda :
	       ((ifc_main_comp_s6_sub_Res[30:23] == 8'd255 &&
		 ifc_main_comp_s6_sub_Res[22]) ?
		  ifc_main_comp_s6_sub_Res :
		  NOT_ifc_main_comp_s6_alpha_lambda_2186_BITS_30_ETC___d12264) ;
  assign IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12268 =
	     (ifc_main_comp_s6_alpha_lambda[30:23] == 8'd255 &&
	      ifc_main_comp_s6_alpha_lambda[22:0] != 23'd0 &&
	      !ifc_main_comp_s6_alpha_lambda[22]) ?
	       { ifc_main_comp_s6_alpha_lambda[31:23], sfd__h635370 } :
	       ((ifc_main_comp_s6_sub_Res[30:23] == 8'd255 &&
		 ifc_main_comp_s6_sub_Res[22:0] != 23'd0 &&
		 !ifc_main_comp_s6_sub_Res[22]) ?
		  { ifc_main_comp_s6_sub_Res[31:23], sfd__h635373 } :
		  IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12266) ;
  assign IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12584 =
	     ifc_main_comp_s6_alpha_lambda_2186_BITS_30_TO__ETC___d12232 ?
	       IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12268 :
	       { (_theResult___snd_fst_exp__h643757 == 8'd255 ||
		  guard__h635668 == 2'b0 ||
		  guard__h635668 == 2'b01 ||
		  guard__h635668 == 2'b10) ?
		   NOT_ifc_main_comp_s6_alpha_lambda_2186_BIT_31__ETC___d12255 :
		   guard__h635668 == 2'b11 &&
		   NOT_ifc_main_comp_s6_alpha_lambda_2186_BIT_31__ETC___d12255,
		 IF_IF_NOT_ifc_main_comp_s6_alpha_lambda_2186_B_ETC___d12582 } ;
  assign IF_ifc_main_comp_s6_input_x_1415_BITS_30_TO_23_ETC___d11452 =
	     (ifc_main_comp_s6_input_x[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_comp_s6_input_x_BITS_30_TO_23_MINUS_127__q180[7]}},
		 ifc_main_comp_s6_input_x_BITS_30_TO_23_MINUS_127__q180 } ;
  assign IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11836 =
	     ((ifc_main_comp_s6_lambda[30:23] == 8'd0) ?
		10'd898 :
		{ {2{ifc_main_comp_s6_lambda_BITS_30_TO_23_MINUS_127__q185[7]}},
		  ifc_main_comp_s6_lambda_BITS_30_TO_23_MINUS_127__q185 }) +
	     IF_ifc_main_comp_s6_input_x_1415_BITS_30_TO_23_ETC___d11452 ;
  assign IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11837 =
	     (IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11836 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11839 =
	     (IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11836 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11864 =
	     (ifc_main_comp_s6_lambda[30:23] == 8'd255 &&
	      ifc_main_comp_s6_lambda[22:0] == 23'd0 ||
	      ifc_main_comp_s6_input_x[30:23] == 8'd255 &&
	      ifc_main_comp_s6_input_x[22:0] == 23'd0) ?
	       8'd255 :
	       ((ifc_main_comp_s6_lambda[30:23] == 8'd0 &&
		 ifc_main_comp_s6_lambda[22:0] == 23'd0 ||
		 ifc_main_comp_s6_input_x[30:23] == 8'd0 &&
		 ifc_main_comp_s6_input_x[22:0] == 23'd0 ||
		 IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11837) ?
		  8'd0 :
		  8'd255) ;
  assign IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11871 =
	     (ifc_main_comp_s6_lambda[30:23] == 8'd255 &&
	      ifc_main_comp_s6_lambda[22]) ?
	       ifc_main_comp_s6_lambda :
	       ((ifc_main_comp_s6_input_x[30:23] == 8'd255 &&
		 ifc_main_comp_s6_input_x[22]) ?
		  ifc_main_comp_s6_input_x :
		  NOT_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_ETC___d11869) ;
  assign IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11873 =
	     (ifc_main_comp_s6_lambda[30:23] == 8'd255 &&
	      ifc_main_comp_s6_lambda[22:0] != 23'd0 &&
	      !ifc_main_comp_s6_lambda[22]) ?
	       { ifc_main_comp_s6_lambda[31:23], sfd__h620227 } :
	       ((ifc_main_comp_s6_input_x[30:23] == 8'd255 &&
		 ifc_main_comp_s6_input_x[22:0] != 23'd0 &&
		 !ifc_main_comp_s6_input_x[22]) ?
		  { ifc_main_comp_s6_input_x[31:23], sfd__h605061 } :
		  IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11871) ;
  assign IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d12185 =
	     ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_181_ETC___d11846 ?
	       IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11873 :
	       { (_theResult___snd_fst_exp__h628614 == 8'd255 ||
		  guard__h620525 == 2'b0 ||
		  guard__h620525 == 2'b01 ||
		  guard__h620525 == 2'b10) ?
		   NOT_ifc_main_comp_s6_lambda_1817_BIT_31_1858_E_ETC___d11860 :
		   guard__h620525 == 2'b11 &&
		   NOT_ifc_main_comp_s6_lambda_1817_BIT_31_1858_E_ETC___d11860,
		 IF_IF_NOT_ifc_main_comp_s6_lambda_1817_BITS_30_ETC___d12183 } ;
  assign IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11043 =
	     (((ifc_main_div_s5_div_x1[30:23] == 8'd0) ?
		 10'd898 :
		 { {2{ifc_main_div_s5_div_x1_BITS_30_TO_23_MINUS_127__q175[7]}},
		   ifc_main_div_s5_div_x1_BITS_30_TO_23_MINUS_127__q175 }) -
	      { 5'd0, b__h576985 }) -
	     (((ifc_main_div_s5_div_x2[30:23] == 8'd0) ?
		 10'd898 :
		 { {2{ifc_main_div_s5_div_x2_BITS_30_TO_23_MINUS_127__q176[7]}},
		   ifc_main_div_s5_div_x2_BITS_30_TO_23_MINUS_127__q176 }) -
	      { 5'd0, b__h580897 }) ;
  assign IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11044 =
	     (IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11043 ^
	      10'h200) <=
	     10'd640 ;
  assign IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11045 =
	     (IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11043 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11046 =
	     (IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11043 ^
	      10'h200) <
	     10'd386 ;
  assign IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11157 =
	     (ifc_main_div_s5_div_x1[30:23] == 8'd255 &&
	      ifc_main_div_s5_div_x1[22]) ?
	       ifc_main_div_s5_div_x1 :
	       ((ifc_main_div_s5_div_x2[30:23] == 8'd255 &&
		 ifc_main_div_s5_div_x2[22]) ?
		  ifc_main_div_s5_div_x2 :
		  NOT_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23__ETC___d11155) ;
  assign IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11159 =
	     (ifc_main_div_s5_div_x1[30:23] == 8'd255 &&
	      ifc_main_div_s5_div_x1[22:0] != 23'd0 &&
	      !ifc_main_div_s5_div_x1[22]) ?
	       { ifc_main_div_s5_div_x1[31:23], sfd__h585422 } :
	       ((ifc_main_div_s5_div_x2[30:23] == 8'd255 &&
		 ifc_main_div_s5_div_x2[22:0] != 23'd0 &&
		 !ifc_main_div_s5_div_x2[22]) ?
		  { ifc_main_div_s5_div_x2[31:23], sfd__h585425 } :
		  IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11157) ;
  assign IF_ifc_main_div_s5_div_x2_0916_BITS_30_TO_23_0_ETC___d11150 =
	     (ifc_main_div_s5_div_x2[30:23] == 8'd0 &&
	      ifc_main_div_s5_div_x2[22:0] == 23'd0 ||
	      ifc_main_div_s5_div_x1[30:23] == 8'd255 &&
	      ifc_main_div_s5_div_x1[22:0] == 23'd0) ?
	       8'd255 :
	       ((ifc_main_div_s5_div_x1[30:23] == 8'd0 &&
		 ifc_main_div_s5_div_x1[22:0] == 23'd0 ||
		 ifc_main_div_s5_div_x2[30:23] == 8'd255 &&
		 ifc_main_div_s5_div_x2[22:0] == 23'd0 ||
		 IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11044) ?
		  8'd0 :
		  8'd255) ;
  assign IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_93_T_ETC___d1238 =
	     ifc_main_exp_s2_exp_stage0_x[31] ?
	       { NOT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT__ETC___d997,
		 (ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd255) ?
		   IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d1002 :
		   IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1013 } :
	       { NOT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT__ETC___d1224,
		 (ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd255) ?
		   IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d1002 :
		   IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1235 } ;
  assign IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d691 =
	     ifc_main_exp_s2_exp_stage0_x[30:23] < 8'd127 ;
  assign IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713 =
	     ifc_main_exp_s2_exp_stage0_x[30:23] - 8'd127 ;
  assign IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1826 =
	     (ifc_main_exp_s2_exp_stage1_int_res[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_exp_stage1_int_res_BITS_30_TO__ETC__q35[7]}},
		 ifc_main_exp_s2_exp_stage1_int_res_BITS_30_TO__ETC__q35 } ;
  assign IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1834 =
	     IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1826 +
	     { {2{x69463_MINUS_127__q36[7]}}, x69463_MINUS_127__q36 } ;
  assign IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1835 =
	     (IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1834 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1837 =
	     (IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1834 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1855 =
	     (ifc_main_exp_s2_exp_stage1_int_res[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_stage1_int_res[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_stage1_int_res[22]) ?
	       { ifc_main_exp_s2_exp_stage1_int_res[31:23], sfd__h155190 } :
	       { ifc_main_exp_s2_exp_stage1_int_res[31],
		 (ifc_main_exp_s2_exp_stage1_int_res[30:23] == 8'd255 &&
		  ifc_main_exp_s2_exp_stage1_int_res[22]) ?
		   ifc_main_exp_s2_exp_stage1_int_res[30:0] :
		   { (ifc_main_exp_s2_exp_stage1_int_res[30:23] == 8'd255 &&
		      ifc_main_exp_s2_exp_stage1_int_res[22:0] == 23'd0) ?
		       8'd255 :
		       ((ifc_main_exp_s2_exp_stage1_int_res[30:23] == 8'd0 &&
			 ifc_main_exp_s2_exp_stage1_int_res[22:0] == 23'd0 ||
			 IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1835) ?
			  8'd0 :
			  8'd255),
		     23'd0 } } ;
  assign IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2173 =
	     ifc_main_exp_s2_exp_stage1_int_res_810_BITS_30_ETC___d1842 ?
	       IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1855 :
	       { (_theResult___snd_fst_exp__h188901 == 8'd255 ||
		  guard__h180812 == 2'b0 ||
		  guard__h180812 == 2'b01 ||
		  guard__h180812 == 2'b10) ?
		   ifc_main_exp_s2_exp_stage1_int_res[31] :
		   guard__h180812 == 2'b11 &&
		   ifc_main_exp_s2_exp_stage1_int_res[31],
		 IF_IF_NOT_ifc_main_exp_s2_exp_stage1_int_res_8_ETC___d2171 } ;
  assign IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2181 =
	     IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1826 +
	     { {2{x44644_MINUS_127__q40[7]}}, x44644_MINUS_127__q40 } ;
  assign IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2182 =
	     (IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2181 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2184 =
	     (IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2181 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2196 =
	     (ifc_main_exp_s2_exp_stage1_int_res[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_stage1_int_res[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_stage1_int_res[22]) ?
	       { ifc_main_exp_s2_exp_stage1_int_res[31:23], sfd__h155190 } :
	       { ifc_main_exp_s2_exp_stage1_int_res[31],
		 (ifc_main_exp_s2_exp_stage1_int_res[30:23] == 8'd255 &&
		  ifc_main_exp_s2_exp_stage1_int_res[22]) ?
		   ifc_main_exp_s2_exp_stage1_int_res[30:0] :
		   { (ifc_main_exp_s2_exp_stage1_int_res[30:23] == 8'd255 &&
		      ifc_main_exp_s2_exp_stage1_int_res[22:0] == 23'd0) ?
		       8'd255 :
		       ((ifc_main_exp_s2_exp_stage1_int_res[30:23] == 8'd0 &&
			 ifc_main_exp_s2_exp_stage1_int_res[22:0] == 23'd0 ||
			 IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2182) ?
			  8'd0 :
			  8'd255),
		     23'd0 } } ;
  assign IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2506 =
	     ifc_main_exp_s2_exp_stage1_int_res_810_BITS_30_ETC___d2189 ?
	       IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2196 :
	       { (_theResult___snd_fst_exp__h163577 == 8'd255 ||
		  guard__h155488 == 2'b0 ||
		  guard__h155488 == 2'b01 ||
		  guard__h155488 == 2'b10) ?
		   ifc_main_exp_s2_exp_stage1_int_res[31] :
		   guard__h155488 == 2'b11 &&
		   ifc_main_exp_s2_exp_stage1_int_res[31],
		 IF_IF_NOT_ifc_main_exp_s2_exp_stage1_int_res_8_ETC___d2504 } ;
  assign IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31_262_ETC___d1807 =
	     ifc_main_exp_s2_exp_stage1_x[31] ?
	       { NOT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_ETC___d1566,
		 (ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd255) ?
		   IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1571 :
		   IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1582 } :
	       { NOT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_ETC___d1793,
		 (ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd255) ?
		   IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1571 :
		   IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1804 } ;
  assign IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1260 =
	     ifc_main_exp_s2_exp_stage1_x[30:23] < 8'd127 ;
  assign IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282 =
	     ifc_main_exp_s2_exp_stage1_x[30:23] - 8'd127 ;
  assign IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_31_596_E_ETC___d3826 =
	     ifc_main_exp_s2_exp_tsum_1_812_BIT_31_596_EQ_I_ETC___d3599 ?
	       23'd0 :
	       23'd4194304 ;
  assign IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_31_113_E_ETC___d5343 =
	     ifc_main_exp_s2_exp_tsum_2_923_BIT_31_113_EQ_I_ETC___d5116 ?
	       23'd0 :
	       23'd4194304 ;
  assign IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_31_042_E_ETC___d7272 =
	     ifc_main_exp_s2_exp_tsum_3_456_BIT_31_042_EQ_I_ETC___d7045 ?
	       23'd0 :
	       23'd4194304 ;
  assign IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_31_382_E_ETC___d9611 =
	     ifc_main_exp_s2_exp_tsum_4_401_BIT_31_382_EQ_I_ETC___d9385 ?
	       23'd0 :
	       23'd4194304 ;
  assign IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2841 =
	     (ifc_main_exp_s2_exp_txv_1[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_exp_txv_1_BITS_30_TO_23_MINUS_127__q50[7]}},
		 ifc_main_exp_s2_exp_txv_1_BITS_30_TO_23_MINUS_127__q50 } ;
  assign IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2842 =
	     IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2841 +
	     IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2841 ;
  assign IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2843 =
	     (IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2842 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2845 =
	     (IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2842 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2854 =
	     (ifc_main_exp_s2_exp_txv_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_1[22:0] == 23'd0) ?
	       8'd255 :
	       ((ifc_main_exp_s2_exp_txv_1[30:23] == 8'd0 &&
		 ifc_main_exp_s2_exp_txv_1[22:0] == 23'd0 ||
		 IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2843) ?
		  8'd0 :
		  8'd255) ;
  assign IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d3190 =
	     x__h203436 == 8'd255 && x__h213574 == 23'd0 ||
	     x__h203436 == 8'd0 && x__h213574 == 23'd0 ||
	     !IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3185 ||
	     IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3187 ;
  assign IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d3586 =
	     (ifc_main_exp_s2_exp_txv_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_1[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_txv_1[22]) ?
	       ifc_main_exp_s2_exp_txv_1[31] :
	       ifc_main_exp_s2_exp_txv_1[30:23] == 8'd255 &&
	       ifc_main_exp_s2_exp_txv_1[22] &&
	       ifc_main_exp_s2_exp_txv_1[31] ;
  assign IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d3876 =
	     (ifc_main_exp_s2_exp_txv_1[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_1[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_txv_1[22]) ?
	       { ifc_main_exp_s2_exp_txv_1[30:23], sfd__h204557 } :
	       ((ifc_main_exp_s2_exp_txv_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_1[22]) ?
		  ifc_main_exp_s2_exp_txv_1[30:0] :
		  { IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2854,
		    23'd0 }) ;
  assign IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3952 =
	     (ifc_main_exp_s2_exp_txv_2[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_exp_txv_2_BITS_30_TO_23_MINUS_127__q69[7]}},
		 ifc_main_exp_s2_exp_txv_2_BITS_30_TO_23_MINUS_127__q69 } ;
  assign IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3953 =
	     IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3952 +
	     IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3952 ;
  assign IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3954 =
	     (IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3953 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3956 =
	     (IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3953 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3965 =
	     (ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_2[22:0] == 23'd0) ?
	       8'd255 :
	       ((ifc_main_exp_s2_exp_txv_2[30:23] == 8'd0 &&
		 ifc_main_exp_s2_exp_txv_2[22:0] == 23'd0 ||
		 IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3954) ?
		  8'd0 :
		  8'd255) ;
  assign IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d4271 =
	     (ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_2[22]) ?
	       ifc_main_exp_s2_exp_txv_2[22:0] :
	       23'd0 ;
  assign IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d4302 =
	     x__h245133 == 8'd0 && x__h255271 == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_2[30:23] == 8'd0 &&
	     ifc_main_exp_s2_exp_txv_2[22:0] == 23'd0 ||
	     !IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4298 ||
	     IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4300 ;
  assign IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d4305 =
	     x__h245133 == 8'd255 && x__h255271[22] ||
	     ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_2[22] ||
	     x__h245133 == 8'd255 && x__h255271 == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_2[22:0] == 23'd0 ||
	     IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d4302 ;
  assign IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d4309 =
	     (ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_2[22] ||
	      ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d3959) ?
	       ((ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_2[22]) ?
		  ifc_main_exp_s2_exp_txv_2[30:23] :
		  IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3965) :
	       _theResult___fst_exp__h255233 ;
  assign IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d4625 =
	     (ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_2[22] ||
	      ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d3959) ?
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d4271 :
	       _theResult___fst_sfd__h255234 ;
  assign IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5055 =
	     (ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_txv_2[22]) ?
	       ifc_main_exp_s2_exp_txv_2[31] :
	       ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	       ifc_main_exp_s2_exp_txv_2[22] &&
	       ifc_main_exp_s2_exp_txv_2[31] ;
  assign IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5063 =
	     (ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_2[22]) ?
	       ifc_main_exp_s2_exp_txv_2[31] :
	       NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_T_ETC___d5059 &&
	       NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d5061 ;
  assign IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5092 =
	     (ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_2[22]) ?
	       ifc_main_exp_s2_exp_txv_2[31] :
	       NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_T_ETC___d5059 &&
	       (_0_OR_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO__ETC___d5047 &&
		IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5055) !=
	       ifc_main_exp_s2_exp_txv_2[31] ;
  assign IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5404 =
	     (ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_2[22] ||
	      ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d3959) ?
	       ((ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_2[22]) ?
		  ifc_main_exp_s2_exp_txv_2[30:0] :
		  { IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3965,
		    23'd0 }) :
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d5403 ;
  assign IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5485 =
	     (ifc_main_exp_s2_exp_txv_3[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_exp_txv_3_BITS_30_TO_23_MINUS_127__q94[7]}},
		 ifc_main_exp_s2_exp_txv_3_BITS_30_TO_23_MINUS_127__q94 } ;
  assign IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5486 =
	     IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5485 +
	     IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5485 ;
  assign IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5487 =
	     (IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5486 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5489 =
	     (IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5486 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5498 =
	     (ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0) ?
	       8'd255 :
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd0 &&
		 ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0 ||
		 IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5487) ?
		  8'd0 :
		  8'd255) ;
  assign IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5804 =
	     (ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_3[22]) ?
	       ifc_main_exp_s2_exp_txv_3[22:0] :
	       23'd0 ;
  assign IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5835 =
	     x__h304567 == 8'd0 && x__h314705 == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_3[30:23] == 8'd0 &&
	     ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0 ||
	     !IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5831 ||
	     IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5833 ;
  assign IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5838 =
	     x__h304567 == 8'd255 && x__h314705[22] ||
	     ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_3[22] ||
	     x__h304567 == 8'd255 && x__h314705 == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0 ||
	     IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5835 ;
  assign IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5842 =
	     (ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_3[22] ||
	      ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d5492) ?
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22]) ?
		  ifc_main_exp_s2_exp_txv_3[30:23] :
		  IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5498) :
	       _theResult___fst_exp__h314667 ;
  assign IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6158 =
	     (ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_3[22] ||
	      ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d5492) ?
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5804 :
	       _theResult___fst_sfd__h314668 ;
  assign IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6951 =
	     (ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_txv_3[22]) ?
	       ifc_main_exp_s2_exp_txv_3[31] :
	       ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	       ifc_main_exp_s2_exp_txv_3[22] &&
	       ifc_main_exp_s2_exp_txv_3[31] ;
  assign IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6959 =
	     (ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_3[22]) ?
	       ifc_main_exp_s2_exp_txv_3[31] :
	       NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d6955 &&
	       NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d6957 ;
  assign IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6979 =
	     (ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_3[22]) ?
	       ifc_main_exp_s2_exp_txv_3[31] :
	       (x__h304510 != 8'd255 || x__h329882 != 23'd0 ||
		ifc_main_exp_s2_exp_txv_3[30:23] != 8'd0 ||
		ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0) &&
	       (x__h304510 != 8'd0 || x__h329882 != 23'd0 ||
		ifc_main_exp_s2_exp_txv_3[30:23] != 8'd255 ||
		ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0) &&
	       NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6977 ;
  assign IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d7013 =
	     (ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_3[22]) ?
	       ifc_main_exp_s2_exp_txv_3[31] :
	       NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d6955 &&
	       (_0_OR_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO__ETC___d6943 &&
		IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6951) !=
	       ifc_main_exp_s2_exp_txv_3[31] ;
  assign IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d7334 =
	     (ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_3[22] ||
	      ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d5492) ?
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22]) ?
		  ifc_main_exp_s2_exp_txv_3[30:0] :
		  { IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5498,
		    23'd0 }) :
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d7333 ;
  assign IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7430 =
	     (ifc_main_exp_s2_exp_txv_4[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_exp_s2_exp_txv_4_BITS_30_TO_23_MINUS_127__q125[7]}},
		 ifc_main_exp_s2_exp_txv_4_BITS_30_TO_23_MINUS_127__q125 } ;
  assign IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7431 =
	     IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7430 +
	     IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7430 ;
  assign IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7432 =
	     (IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7431 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7434 =
	     (IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7431 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7443 =
	     (ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0) ?
	       8'd255 :
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd0 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
		 IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7432) ?
		  8'd0 :
		  8'd255) ;
  assign IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7749 =
	     (ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_4[22]) ?
	       ifc_main_exp_s2_exp_txv_4[22:0] :
	       23'd0 ;
  assign IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7780 =
	     x__h399663 == 8'd0 && x__h394331 == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd0 &&
	     ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
	     !IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7776 ||
	     IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7778 ;
  assign IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7783 =
	     x__h399663 == 8'd255 && x__h394331[22] ||
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_4[22] ||
	     x__h399663 == 8'd255 && x__h394331 == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
	     IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7780 ;
  assign IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7787 =
	     (ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_4[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d7437) ?
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[30:23] :
		  IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7443) :
	       _theResult___fst_exp__h394293 ;
  assign IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d8103 =
	     (ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_4[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d7437) ?
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7749 :
	       _theResult___fst_sfd__h394294 ;
  assign IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9259 =
	     (ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_txv_4[22]) ?
	       ifc_main_exp_s2_exp_txv_4[31] :
	       ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	       ifc_main_exp_s2_exp_txv_4[22] &&
	       ifc_main_exp_s2_exp_txv_4[31] ;
  assign IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9267 =
	     (ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_4[22]) ?
	       ifc_main_exp_s2_exp_txv_4[31] :
	       NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d9263 &&
	       NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d9265 ;
  assign IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9287 =
	     (ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_4[22]) ?
	       ifc_main_exp_s2_exp_txv_4[31] :
	       (x__h414872 != 8'd255 || x__h409508 != 23'd0 ||
		ifc_main_exp_s2_exp_txv_4[30:23] != 8'd0 ||
		ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0) &&
	       (x__h414872 != 8'd0 || x__h409508 != 23'd0 ||
		ifc_main_exp_s2_exp_txv_4[30:23] != 8'd255 ||
		ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0) &&
	       NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9285 ;
  assign IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9306 =
	     (ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_4[22]) ?
	       ifc_main_exp_s2_exp_txv_4[31] :
	       (x__h430291 != 8'd255 || x__h424897 != 23'd0 ||
		ifc_main_exp_s2_exp_txv_4[30:23] != 8'd0 ||
		ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0) &&
	       (x__h430291 != 8'd0 || x__h424897 != 23'd0 ||
		ifc_main_exp_s2_exp_txv_4[30:23] != 8'd255 ||
		ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0) &&
	       NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9304 ;
  assign IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9346 =
	     (ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_4[22]) ?
	       ifc_main_exp_s2_exp_txv_4[31] :
	       NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d9263 &&
	       (_0_OR_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO__ETC___d9251 &&
		IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9259) !=
	       ifc_main_exp_s2_exp_txv_4[31] ;
  assign IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9712 =
	     (ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_txv_4[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d7437) ?
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22]) ?
		  ifc_main_exp_s2_exp_txv_4[30:0] :
		  { IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7443,
		    23'd0 }) :
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9711 ;
  assign IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d21 =
	     (ifc_main_factor_s1_input_x[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{ifc_main_factor_s1_input_x_BITS_30_TO_23_MINUS_ETC__q8[7]}},
		 ifc_main_factor_s1_input_x_BITS_30_TO_23_MINUS_ETC__q8 } ;
  assign IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d324 =
	     (ifc_main_factor_s1_input_x[30:23] == 8'd255 &&
	      ifc_main_factor_s1_input_x[22:0] != 23'd0 &&
	      !ifc_main_factor_s1_input_x[22]) ?
	       { ifc_main_factor_s1_input_x[30:23], sfd__h3576 } :
	       ((ifc_main_factor_s1_input_x[30:23] == 8'd255 &&
		 ifc_main_factor_s1_input_x[22]) ?
		  ifc_main_factor_s1_input_x[30:0] :
		  { (ifc_main_factor_s1_input_x[30:23] == 8'd255 &&
		     ifc_main_factor_s1_input_x[22:0] == 23'd0) ?
		      8'd255 :
		      ((ifc_main_factor_s1_input_x[30:23] == 8'd0 &&
			ifc_main_factor_s1_input_x[22:0] == 23'd0 ||
			_1_PLUS_IF_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d23) ?
			 8'd0 :
			 8'd255),
		    23'd0 }) ;
  assign IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d357 =
	     (IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d21 ^
	      10'h200) <=
	     10'd639 ;
  assign IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d359 =
	     (IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d21 ^
	      10'h200) <
	     10'd361 ;
  assign IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d373 =
	     (ifc_main_factor_s1_input_x[30:23] == 8'd255 &&
	      ifc_main_factor_s1_input_x[22:0] != 23'd0 &&
	      !ifc_main_factor_s1_input_x[22]) ?
	       { ifc_main_factor_s1_input_x[30:23], sfd__h3576 } :
	       ((ifc_main_factor_s1_input_x[30:23] == 8'd255 &&
		 ifc_main_factor_s1_input_x[22]) ?
		  ifc_main_factor_s1_input_x[30:0] :
		  { (ifc_main_factor_s1_input_x[30:23] == 8'd255 &&
		     ifc_main_factor_s1_input_x[22:0] == 23'd0) ?
		      8'd255 :
		      ((ifc_main_factor_s1_input_x[30:23] == 8'd0 &&
			ifc_main_factor_s1_input_x[22:0] == 23'd0 ||
			IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d357) ?
			 8'd0 :
			 8'd255),
		    23'd0 }) ;
  assign IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10596 =
	     (ifc_main_sub_s4_input_x[30:23] == 8'd0) ?
	       10'd898 :
	       { {2{b__h567191[7]}}, b__h567191 } ;
  assign IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10816 =
	     (ifc_main_sub_s4_input_x[30:23] == 8'd255 &&
	      ifc_main_sub_s4_input_x[22:0] != 23'd0 &&
	      !ifc_main_sub_s4_input_x[22]) ?
	       sfd__h566672 :
	       ifc_main_sub_s4_input_x[22:0] ;
  assign IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10837 =
	     (ifc_main_sub_s4_input_x[30:23] == 8'd255) ?
	       NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23_ETC___d10832 :
	       NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23_ETC___d10836 ;
  assign IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10846 =
	     (ifc_main_sub_s4_input_x[30:23] == 8'd255) ?
	       ifc_main_sub_s4_input_x[31] :
	       ((x__h566693 == 8'd255 || guard__h564354 == 2'b0 ||
		 guard__h564354 == 2'b01 ||
		 guard__h564354 == 2'b10) ?
		  NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23_ETC___d10843 :
		  guard__h564354 == 2'b11 &&
		  NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23_ETC___d10843) ;
  assign IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10859 =
	     (ifc_main_sub_s4_input_x[30:23] == 8'd255) ?
	       ifc_main_sub_s4_input_x[30:23] == 8'd255 ||
	       !_theResult____h566646[27] ||
	       IF_IF_IF_ifc_main_sub_s4_input_x_0572_BITS_30__ETC___d10633 !=
	       9'd127 :
	       !NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23_ETC___d10836 ;
  assign IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10879 =
	     (ifc_main_sub_s4_input_x[30:23] == 8'd255) ?
	       ((ifc_main_sub_s4_input_x[30:23] == 8'd255 &&
		 ifc_main_sub_s4_input_x[22:0] != 23'd0 &&
		 !ifc_main_sub_s4_input_x[22]) ?
		  { ifc_main_sub_s4_input_x[30:23], sfd__h566672 } :
		  ifc_main_sub_s4_input_x[30:0]) :
	       IF_IF_NOT_ifc_main_sub_s4_input_x_0572_BITS_30_ETC___d10874 ;
  assign IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10886 =
	     (ifc_main_sub_s4_input_x[30:23] == 8'd255) ?
	       NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23_ETC___d10832 :
	       NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23_ETC___d10832 |
	       (_theResult___snd_exp__h573032 == 8'd255 &&
		_theResult___snd_sfd__h573033 == 23'd0) ;
  assign IF_sfdin00314_BIT_4_THEN_2_ELSE_0__q47 =
	     sfdin__h200314[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin08837_BIT_24_THEN_2_ELSE_0__q134 =
	     sfdin__h408837[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin12929_BIT_24_THEN_2_ELSE_0__q53 =
	     sfdin__h212929[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin13430_BIT_24_THEN_2_ELSE_0__q184 =
	     sfdin__h613430[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin14060_BIT_24_THEN_2_ELSE_0__q97 =
	     sfdin__h314060[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin1947_BIT_24_THEN_2_ELSE_0__q11 =
	     sfdin__h11947[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin19998_BIT_4_THEN_2_ELSE_0__q32 =
	     sfdin__h119998[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin24202_BIT_24_THEN_2_ELSE_0__q140 =
	     sfdin__h424202[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin28599_BIT_24_THEN_2_ELSE_0__q188 =
	     sfdin__h628599[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin29211_BIT_24_THEN_2_ELSE_0__q103 =
	     sfdin__h329211[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin29287_BIT_24_THEN_2_ELSE_0__q59 =
	     sfdin__h229287[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin37922_BIT_4_THEN_2_ELSE_0__q66 =
	     sfdin__h237922[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin39777_BIT_24_THEN_2_ELSE_0__q146 =
	     sfdin__h439777[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin40163_BIT_4_THEN_2_ELSE_0__q28 =
	     sfdin__h140163[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin43742_BIT_24_THEN_2_ELSE_0__q193 =
	     sfdin__h643742[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin44576_BIT_24_THEN_2_ELSE_0__q109 =
	     sfdin__h344576[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin4954_BIT_24_THEN_2_ELSE_0__q14 =
	     sfdin__h24954[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin54626_BIT_24_THEN_2_ELSE_0__q72 =
	     sfdin__h254626[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin56768_BIT_24_THEN_2_ELSE_0__q152 =
	     sfdin__h456768[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin58711_BIT_4_THEN_2_ELSE_0__q168 =
	     sfdin__h558711[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin61357_BIT_24_THEN_2_ELSE_0__q115 =
	     sfdin__h361357[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin63562_BIT_24_THEN_2_ELSE_0__q43 =
	     sfdin__h163562[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin69777_BIT_24_THEN_2_ELSE_0__q78 =
	     sfdin__h269777[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin72025_BIT_4_THEN_2_ELSE_0__q172 =
	     sfdin__h572025[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin73816_BIT_4_THEN_2_ELSE_0__q159 =
	     sfdin__h473816[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin73821_BIT_4_THEN_2_ELSE_0__q122 =
	     sfdin__h373821[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin7803_BIT_4_THEN_2_ELSE_0__q22 =
	     sfdin__h57803[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin7971_BIT_4_THEN_2_ELSE_0__q18 =
	     sfdin__h77971[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin86348_BIT_24_THEN_2_ELSE_0__q84 =
	     sfdin__h286348[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin88886_BIT_24_THEN_2_ELSE_0__q39 =
	     sfdin__h188886[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin90767_BIT_5_THEN_2_ELSE_0__q179 =
	     sfdin__h590767[5] ? 2'd2 : 2'd0 ;
  assign IF_sfdin93022_BIT_24_THEN_2_ELSE_0__q166 =
	     sfdin__h493022[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin93686_BIT_24_THEN_2_ELSE_0__q128 =
	     sfdin__h393686[24] ? 2'd2 : 2'd0 ;
  assign IF_sfdin96341_BIT_4_THEN_2_ELSE_0__q91 =
	     sfdin__h296341[4] ? 2'd2 : 2'd0 ;
  assign NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d5105 =
	     ((!IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3954 ||
	       IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3956) &&
	      IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5055) !=
	     ifc_main_exp_s2_exp_txv_2[31] ;
  assign NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d7026 =
	     ((!IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5487 ||
	       IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5489) &&
	      IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6951) !=
	     ifc_main_exp_s2_exp_txv_3[31] ;
  assign NOT_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_0_OR_NOT_IF__ETC___d9359 =
	     ((!IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7432 ||
	       IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7434) &&
	      IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9259) !=
	     ifc_main_exp_s2_exp_txv_4[31] ;
  assign NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9246 =
	     (IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9229 ^
	      10'h200) >
	     (IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9233 ^
	      10'h200) ||
	     IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9229 ==
	     IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9233 &&
	     sfdB__h383645 > sfdA__h383644 ;
  assign NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6938 =
	     (IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d6921 ^
	      10'h200) >
	     (IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d6925 ^
	      10'h200) ||
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d6921 ==
	     IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d6925 &&
	     sfdB__h304081 > sfdA__h304080 ;
  assign NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9224 =
	     (x__h459698 != 8'd255 || x__h457503 == 23'd0 ||
	      x__h457503[22]) &&
	     (ifc_main_exp_s2_exp_tsum_4[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22]) &&
	     (x__h459698 != 8'd255 || !x__h457503[22]) &&
	     (ifc_main_exp_s2_exp_tsum_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_tsum_4[22:0] != 23'd0) &&
	     (x__h459698 != 8'd255 || x__h457503 != 23'd0) ;
  assign NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5042 =
	     (IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5025 ^
	      10'h200) >
	     (IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5029 ^
	      10'h200) ||
	     IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5025 ==
	     IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5029 &&
	     sfdB__h244704 > sfdA__h244703 ;
  assign NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d6916 =
	     (x__h304397 != 8'd255 || x__h362068 == 23'd0 ||
	      x__h362068[22]) &&
	     (ifc_main_exp_s2_exp_tsum_3[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22]) &&
	     (x__h304397 != 8'd255 || !x__h362068[22]) &&
	     (ifc_main_exp_s2_exp_tsum_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_tsum_3[22:0] != 23'd0) &&
	     (x__h304397 != 8'd255 || x__h362068 != 23'd0) ;
  assign NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d8884 =
	     (x__h447327 != 8'd255 || x__h440496 != 23'd0) &&
	     (x__h447327 != 8'd0 || x__h440496 != 23'd0) &&
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8861 &&
	     !IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8863 ;
  assign NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d8893 =
	     sfdres__h383976 >>
	     _898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8887 ;
  assign NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9378 =
	     (x__h447327 != 8'd255 || x__h440496 == 23'd0 ||
	      x__h440496[22]) &&
	     (x__h447327 != 8'd255 || !x__h440496[22]) &&
	     NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d8884 &&
	     IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d9377 ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3570 =
	     (IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3553 ^
	      10'h200) >
	     (IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3557 ^
	      10'h200) ||
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3553 ==
	     IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3557 &&
	     sfdB__h203064 > sfdA__h203063 ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5020 =
	     (x__h245020 != 8'd255 || x__h287035 == 23'd0 ||
	      x__h287035[22]) &&
	     (ifc_main_exp_s2_exp_tsum_2[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22]) &&
	     (x__h245020 != 8'd255 || !x__h287035[22]) &&
	     (ifc_main_exp_s2_exp_tsum_2[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_tsum_2[22:0] != 23'd0) &&
	     (x__h245020 != 8'd255 || x__h287035 != 23'd0) ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6576 =
	     (x__h304453 != 8'd255 || x__h345271 != 23'd0) &&
	     (x__h304453 != 8'd0 || x__h345271 != 23'd0) &&
	     IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6553 &&
	     !IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6555 ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6585 =
	     sfdres__h304412 >>
	     _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6579 ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d7038 =
	     (x__h304453 != 8'd255 || x__h345271 == 23'd0 ||
	      x__h345271[22]) &&
	     (x__h304453 != 8'd255 || !x__h345271[22]) &&
	     NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6576 &&
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d7037 ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d8531 =
	     (x__h430291 != 8'd0 || x__h424897 != 23'd0) &&
	     (ifc_main_exp_s2_exp_txv_4[30:23] != 8'd0 ||
	      ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0) &&
	     IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8500 &&
	     !IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8502 ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d8534 =
	     (x__h430291 != 8'd255 || !x__h424897[22]) &&
	     (ifc_main_exp_s2_exp_txv_4[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_txv_4[22]) &&
	     (x__h430291 != 8'd255 || x__h424897 != 23'd0) &&
	     (ifc_main_exp_s2_exp_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0) &&
	     NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d8531 ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d8543 =
	     sfdres__h384032 >>
	     _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8537 ;
  assign NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9304 =
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d9296 !=
	     ifc_main_exp_s2_exp_txv_4[31] ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT__ETC___d1224 =
	     (((ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd255) ?
		 ifc_main_exp_s2_exp_stage0_x[30:23] :
		 _theResult___fst_exp__h58388) !=
	      8'd0 ||
	      ((ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd255) ?
		 IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d962 :
		 _theResult___fst_sfd__h58389) !=
	      23'd0 ||
	      IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d1212) &&
	     ((ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd255) ?
		((ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd255 &&
		  ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0) ?
		   ifc_main_exp_s2_exp_stage0_x[31] :
		   ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
		   ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0 ||
		   ifc_main_exp_s2_exp_stage0_x[31]) :
		IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1222) ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT__ETC___d997 =
	     (((ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd255) ?
		 ifc_main_exp_s2_exp_stage0_x[30:23] :
		 _theResult___fst_exp__h78556) !=
	      8'd0 ||
	      ((ifc_main_exp_s2_exp_stage0_x[30:23] == 8'd255) ?
		 IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d962 :
		 _theResult___fst_sfd__h78557) !=
	      23'd0 ||
	      IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d980) &&
	     IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d996 ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_ETC___d1566 =
	     (((ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd255) ?
		 ifc_main_exp_s2_exp_stage1_x[30:23] :
		 _theResult___fst_exp__h140748) !=
	      8'd0 ||
	      ((ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd255) ?
		 IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1531 :
		 _theResult___fst_sfd__h140749) !=
	      23'd0 ||
	      IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1549) &&
	     IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1565 ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_ETC___d1793 =
	     (((ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd255) ?
		 ifc_main_exp_s2_exp_stage1_x[30:23] :
		 _theResult___fst_exp__h120583) !=
	      8'd0 ||
	      ((ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd255) ?
		 IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1531 :
		 _theResult___fst_sfd__h120584) !=
	      23'd0 ||
	      IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1781) &&
	     ((ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd255) ?
		((ifc_main_exp_s2_exp_stage1_x[30:23] == 8'd255 &&
		  ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0) ?
		   ifc_main_exp_s2_exp_stage1_x[31] :
		   ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
		   ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0 ||
		   ifc_main_exp_s2_exp_stage1_x[31]) :
		IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1791) ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_ETC___d2785 =
	     ((ifc_main_exp_s2_exp_stage2_x[30:23] == 8'd255) ?
		ifc_main_exp_s2_exp_stage2_x[30:23] :
		_theResult___fst_exp__h200896) !=
	     8'd0 ||
	     IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2773 !=
	     23'd0 ||
	     IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2782 ||
	     !ifc_main_exp_s2_exp_stage2_x[31] ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_ETC___d2788 =
	     ((IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2538 ^
	       10'h200) >
	      10'd512 ||
	      IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2538 ==
	      10'd0 &&
	      sfdB__h194825 > 28'd67108864) &&
	     ifc_main_exp_s2_exp_stage2_x[31] ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_3_ETC___d3853 =
	     IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3819 !=
	     8'd0 ||
	     IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3841 !=
	     23'd0 ||
	     NOT_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_8_ETC___d3850 ||
	     (NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3570 ?
		IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3597 :
		ifc_main_exp_s2_exp_tsum_1_812_BIT_31_596_EQ_I_ETC___d3599) ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_3_ETC___d5370 =
	     IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5336 !=
	     8'd0 ||
	     IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5358 !=
	     23'd0 ||
	     NOT_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_9_ETC___d5367 ||
	     (NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5042 ?
		IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5114 :
		ifc_main_exp_s2_exp_tsum_2_923_BIT_31_113_EQ_I_ETC___d5116) ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_3_ETC___d7299 =
	     IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7265 !=
	     8'd0 ||
	     IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d7287 !=
	     23'd0 ||
	     NOT_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_4_ETC___d7296 ||
	     (NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6938 ?
		IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7043 :
		ifc_main_exp_s2_exp_tsum_3_456_BIT_31_042_EQ_I_ETC___d7045) ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_3_ETC___d9813 =
	     IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 !=
	     8'd0 ||
	     x__h480109 != 23'd0 ||
	     NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_4_ETC___d9810 ||
	     (NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9246 ?
		IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9383 :
		ifc_main_exp_s2_exp_tsum_4_401_BIT_31_382_EQ_I_ETC___d9385) ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_3_ETC___d9826 =
	     { (IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 !=
		8'd255 ||
		x__h480109 != 23'd0 ||
		ifc_main_exp_s2_exp_stage6_int_res[30:23] != 8'd0 ||
		ifc_main_exp_s2_exp_stage6_int_res[22:0] != 23'd0) &&
	       (IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 !=
		8'd0 ||
		x__h480109 != 23'd0 ||
		ifc_main_exp_s2_exp_stage6_int_res[30:23] != 8'd255 ||
		ifc_main_exp_s2_exp_stage6_int_res[22:0] != 23'd0) &&
	       NOT_NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_B_ETC___d9817,
	       IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9821,
	       (IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 ==
		8'd255 &&
		x__h480109 == 23'd0 &&
		ifc_main_exp_s2_exp_stage6_int_res[30:23] == 8'd0 &&
		ifc_main_exp_s2_exp_stage6_int_res[22:0] == 23'd0 ||
		IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 ==
		8'd0 &&
		x__h480109 == 23'd0 &&
		ifc_main_exp_s2_exp_stage6_int_res[30:23] == 8'd255 &&
		ifc_main_exp_s2_exp_stage6_int_res[22:0] == 23'd0) ?
		 23'd4194304 :
		 23'd0 } ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_3_ETC___d9841 =
	     (IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 !=
	      8'd0 ||
	      x__h480109 != 23'd0) &&
	     (ifc_main_exp_s2_exp_stage6_int_res[30:23] != 8'd0 ||
	      ifc_main_exp_s2_exp_stage6_int_res[22:0] != 23'd0) &&
	     IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9660 &&
	     !IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9662 ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_3_ETC___d9844 =
	     (IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 !=
	      8'd255 ||
	      !x__h480109[22]) &&
	     (ifc_main_exp_s2_exp_stage6_int_res[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_stage6_int_res[22]) &&
	     (IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 !=
	      8'd255 ||
	      x__h480109 != 23'd0) &&
	     (ifc_main_exp_s2_exp_stage6_int_res[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage6_int_res[22:0] != 23'd0) &&
	     NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_3_ETC___d9841 ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_3_ETC___d9854 =
	     sfdres__h383537 >>
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_tsum_4__ETC___d9847 ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3548 =
	     (x__h203380 != 8'd255 || x__h229950 == 23'd0 ||
	      x__h229950[22]) &&
	     (ifc_main_exp_s2_exp_tsum_1[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22]) &&
	     (x__h203380 != 8'd255 || !x__h229950[22]) &&
	     (ifc_main_exp_s2_exp_tsum_1[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_tsum_1[22:0] != 23'd0) &&
	     (x__h203380 != 8'd255 || x__h229950 != 23'd0) ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d4680 =
	     (x__h245076 != 8'd255 || x__h270448 != 23'd0) &&
	     (x__h245076 != 8'd0 || x__h270448 != 23'd0) &&
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4657 &&
	     !IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4659 ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d4689 =
	     sfdres__h245035 >>
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4683 ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d5109 =
	     (x__h245076 != 8'd255 || x__h270448 == 23'd0 ||
	      x__h270448[22]) &&
	     (x__h245076 != 8'd255 || !x__h270448[22]) &&
	     NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d4680 &&
	     IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d5108 ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6223 =
	     (x__h304510 != 8'd0 || x__h329882 != 23'd0) &&
	     (ifc_main_exp_s2_exp_txv_3[30:23] != 8'd0 ||
	      ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0) &&
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6192 &&
	     !IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6194 ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6226 =
	     (x__h304510 != 8'd255 || !x__h329882[22]) &&
	     (ifc_main_exp_s2_exp_txv_3[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_txv_3[22]) &&
	     (x__h304510 != 8'd255 || x__h329882 != 23'd0) &&
	     (ifc_main_exp_s2_exp_txv_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0) &&
	     NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6223 ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6235 =
	     sfdres__h304469 >>
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6229 ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6977 =
	     IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6968 !=
	     ifc_main_exp_s2_exp_txv_3[31] ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d8168 =
	     (x__h414872 != 8'd0 || x__h409508 != 23'd0) &&
	     (ifc_main_exp_s2_exp_txv_4[30:23] != 8'd0 ||
	      ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0) &&
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8137 &&
	     !IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8139 ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d8171 =
	     (x__h414872 != 8'd255 || !x__h409508[22]) &&
	     (ifc_main_exp_s2_exp_txv_4[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_txv_4[22]) &&
	     (x__h414872 != 8'd255 || x__h409508 != 23'd0) &&
	     (ifc_main_exp_s2_exp_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0) &&
	     NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d8168 ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d8180 =
	     sfdres__h384088 >>
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d8174 ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9285 =
	     IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d9276 !=
	     ifc_main_exp_s2_exp_txv_4[31] ;
  assign NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9293 =
	     (x__h414872 != 8'd255 || x__h409508 == 23'd0 ||
	      x__h409508[22]) &&
	     NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d8172 &&
	     NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9285 ;
  assign NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32__ETC___d1207 =
	     (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage0_x[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	     (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	     (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0) &&
	     sfdin__h52952[27] &&
	     IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d774 ==
	     9'd127 ;
  assign NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32__ETC___d975 =
	     (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage0_x[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	     (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	     (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0) &&
	     sfdin__h73120[27] &&
	     IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d774 ==
	     9'd127 ;
  assign NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32__ETC___d993 =
	     (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	     (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0) &&
	     SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d734 &&
	     (!SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d736 ||
	      !_0b0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_stage0_x_ETC___d740) ;
  assign NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_ETC___d1544 =
	     (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage1_x[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	     (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	     (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0) &&
	     sfdin__h135312[27] &&
	     IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1343 ==
	     9'd127 ;
  assign NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_ETC___d1562 =
	     (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	     (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0) &&
	     SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1303 &&
	     (!SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1305 ||
	      !_0b0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_stage1_x_ETC___d1309) ;
  assign NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_ETC___d1776 =
	     (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage1_x[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	     (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	     (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0) &&
	     sfdin__h115147[27] &&
	     IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1343 ==
	     9'd127 ;
  assign NOT_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32_ETC___d2777 =
	     (ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage2_x[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3[22]) &&
	     (ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3[22]) &&
	     (ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage2_x[22:0] != 23'd0) &&
	     sfdin__h195463[27] &&
	     IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_5_ETC___d2577 ==
	     9'd127 ;
  assign NOT_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_8_ETC___d3850 =
	     (ifc_main_exp_s2_exp_tsum_1[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_tsum_1[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22]) &&
	     NOT_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3548 &&
	     ((ifc_main_exp_s2_exp_tsum_1[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_1[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22]) &&
	      NOT_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3548 &&
	      sfdin__h232818[27] &&
	      IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3637 ==
	      9'd127) |
	     (_theResult___snd_fst_exp__h237937 != 8'd255 &&
	      guard__h232805 != 2'b0) ;
  assign NOT_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_9_ETC___d5367 =
	     (ifc_main_exp_s2_exp_tsum_2[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_tsum_2[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22]) &&
	     NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5020 &&
	     ((ifc_main_exp_s2_exp_tsum_2[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_2[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22]) &&
	      NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5020 &&
	      sfdin__h290939[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5154 ==
	      9'd127) |
	     (_theResult___snd_fst_exp__h296356 != 8'd255 &&
	      guard__h290926 != 2'b0) ;
  assign NOT_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_4_ETC___d7296 =
	     (ifc_main_exp_s2_exp_tsum_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_tsum_3[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22]) &&
	     NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d6916 &&
	     ((ifc_main_exp_s2_exp_tsum_3[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_3[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22]) &&
	      NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d6916 &&
	      sfdin__h367797[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7083 ==
	      9'd127) |
	     (_theResult___snd_fst_exp__h373836 != 8'd255 &&
	      guard__h367784 != 2'b0) ;
  assign NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_4_ETC___d9810 =
	     (ifc_main_exp_s2_exp_tsum_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_tsum_4[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22]) &&
	     NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9224 &&
	     ((ifc_main_exp_s2_exp_tsum_4[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_4[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22]) &&
	      NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9224 &&
	      sfdin__h466630[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9423 ==
	      9'd127) |
	     (_theResult___snd_fst_exp__h473831 != 8'd255 &&
	      guard__h466617 != 2'b0) ;
  assign NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_T_ETC___d3208 =
	     (x__h203436 != 8'd255 || x__h213574 != 23'd0) &&
	     (x__h203436 != 8'd0 || x__h213574 != 23'd0) &&
	     IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3185 &&
	     !IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3187 ;
  assign NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_T_ETC___d3592 =
	     (x__h203436 != 8'd255 || x__h213574 == 23'd0 ||
	      x__h213574[22]) &&
	     (x__h203436 != 8'd255 || !x__h213574[22]) &&
	     NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_T_ETC___d3208 &&
	     ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_82_ETC___d2850 &&
	     IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d3586 ;
  assign NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_T_ETC___d4328 =
	     (x__h245133 != 8'd0 || x__h255271 != 23'd0) &&
	     (ifc_main_exp_s2_exp_txv_2[30:23] != 8'd0 ||
	      ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0) &&
	     IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4298 &&
	     !IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4300 ;
  assign NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_T_ETC___d4331 =
	     (x__h245133 != 8'd255 || !x__h255271[22]) &&
	     (ifc_main_exp_s2_exp_txv_2[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_txv_2[22]) &&
	     (x__h245133 != 8'd255 || x__h255271 != 23'd0) &&
	     (ifc_main_exp_s2_exp_txv_2[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0) &&
	     NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_T_ETC___d4328 ;
  assign NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_T_ETC___d4340 =
	     sfdres__h245092 >>
	     _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d4334 ;
  assign NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_T_ETC___d5059 =
	     (x__h245133 != 8'd255 || x__h255271 != 23'd0 ||
	      ifc_main_exp_s2_exp_txv_2[30:23] != 8'd0 ||
	      ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0) &&
	     (x__h245133 != 8'd0 || x__h255271 != 23'd0 ||
	      ifc_main_exp_s2_exp_txv_2[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0) ;
  assign NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d5861 =
	     (x__h304567 != 8'd0 || x__h314705 != 23'd0) &&
	     (ifc_main_exp_s2_exp_txv_3[30:23] != 8'd0 ||
	      ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0) &&
	     IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5831 &&
	     !IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5833 ;
  assign NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d5864 =
	     (x__h304567 != 8'd255 || !x__h314705[22]) &&
	     (ifc_main_exp_s2_exp_txv_3[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_txv_3[22]) &&
	     (x__h304567 != 8'd255 || x__h314705 != 23'd0) &&
	     (ifc_main_exp_s2_exp_txv_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0) &&
	     NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d5861 ;
  assign NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d5873 =
	     sfdres__h304526 >>
	     _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d5867 ;
  assign NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d6955 =
	     (x__h304567 != 8'd255 || x__h314705 != 23'd0 ||
	      ifc_main_exp_s2_exp_txv_3[30:23] != 8'd0 ||
	      ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0) &&
	     (x__h304567 != 8'd0 || x__h314705 != 23'd0 ||
	      ifc_main_exp_s2_exp_txv_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0) ;
  assign NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d6965 =
	     (x__h304567 != 8'd255 || x__h314705 == 23'd0 ||
	      x__h314705[22]) &&
	     NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d5865 &&
	     NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d6957 ;
  assign NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d7806 =
	     (x__h399663 != 8'd0 || x__h394331 != 23'd0) &&
	     (ifc_main_exp_s2_exp_txv_4[30:23] != 8'd0 ||
	      ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0) &&
	     IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7776 &&
	     !IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7778 ;
  assign NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d7809 =
	     (x__h399663 != 8'd255 || !x__h394331[22]) &&
	     (ifc_main_exp_s2_exp_txv_4[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_txv_4[22]) &&
	     (x__h399663 != 8'd255 || x__h394331 != 23'd0) &&
	     (ifc_main_exp_s2_exp_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0) &&
	     NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d7806 ;
  assign NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d7818 =
	     sfdres__h384144 >>
	     _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d7812 ;
  assign NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d9263 =
	     (x__h399663 != 8'd255 || x__h394331 != 23'd0 ||
	      ifc_main_exp_s2_exp_txv_4[30:23] != 8'd0 ||
	      ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0) &&
	     (x__h399663 != 8'd0 || x__h394331 != 23'd0 ||
	      ifc_main_exp_s2_exp_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0) ;
  assign NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d9273 =
	     (x__h399663 != 8'd255 || x__h394331 == 23'd0 ||
	      x__h394331[22]) &&
	     NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d7810 &&
	     NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d9265 ;
  assign NOT_NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_B_ETC___d9817 =
	     (NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_3_ETC___d9813 &&
	      IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9682) !=
	     ifc_main_exp_s2_exp_stage6_int_res[31] ;
  assign NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_ETC___d1219 =
	     !SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d734 ||
	     SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d736 &&
	     _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_stage0_x_ETC___d740 ||
	     ifc_main_exp_s2_exp_stage0_x[31] ;
  assign NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_25_ETC___d1788 =
	     !SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1303 ||
	     SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1305 &&
	     _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_stage1_x_ETC___d1309 ||
	     ifc_main_exp_s2_exp_stage1_x[31] ;
  assign NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_23_ETC___d10465 =
	     (ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	      ifc_main_add_s3_input_x[22:0] == 23'd0 ||
	      ifc_main_add_s3_input_x[22]) &&
	     (ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	      !ifc_main_add_s3_input_x[22]) &&
	     (ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	      ifc_main_add_s3_input_x[22:0] != 23'd0) &&
	     _theResult____h553332[27] &&
	     IF_IF_IF_ifc_main_add_s3_input_x_0205_BITS_30__ETC___d10266 ==
	     9'd127 ;
  assign NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_23_ETC___d10469 =
	     NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_23_ETC___d10465 |
	     (x__h553379 != 8'd255 && guard__h551040 != 2'b0) ;
  assign NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_23_ETC___d10482 =
	     (ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	      !ifc_main_add_s3_input_x[22]) &&
	     (ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	      ifc_main_add_s3_input_x[22:0] != 23'd0) &&
	     !IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10229[9] &&
	     (IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10229 !=
	      10'd0 ||
	      !_0b0_CONCAT_NOT_ifc_main_add_s3_input_x_0205_BI_ETC___d10235) &&
	     ifc_main_add_s3_input_x[31] ;
  assign NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_23_ETC___d10529 =
	     (ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	      ifc_main_add_s3_input_x[22:0] == 23'd0 ||
	      ifc_main_add_s3_input_x[22]) &&
	     (ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	      !ifc_main_add_s3_input_x[22]) &&
	     (ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	      ifc_main_add_s3_input_x[22:0] != 23'd0) &&
	     _theResult___snd_snd_fst_exp__h558722 == 8'd0 &&
	     guard__h553321 != 2'd0 ;
  assign NOT_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23__ETC___d11494 =
	     { (ifc_main_comp_s6_alpha[30:23] != 8'd255 ||
		ifc_main_comp_s6_alpha[22:0] != 23'd0 ||
		ifc_main_comp_s6_input_x[30:23] != 8'd0 ||
		ifc_main_comp_s6_input_x[22:0] != 23'd0) &&
	       (ifc_main_comp_s6_alpha[30:23] != 8'd0 ||
		ifc_main_comp_s6_alpha[22:0] != 23'd0 ||
		ifc_main_comp_s6_input_x[30:23] != 8'd255 ||
		ifc_main_comp_s6_input_x[22:0] != 23'd0) &&
	       NOT_ifc_main_comp_s6_alpha_1418_BIT_31_1483_EQ_ETC___d11485,
	       IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11489,
	       (ifc_main_comp_s6_alpha[30:23] == 8'd255 &&
		ifc_main_comp_s6_alpha[22:0] == 23'd0 &&
		ifc_main_comp_s6_input_x[30:23] == 8'd0 &&
		ifc_main_comp_s6_input_x[22:0] == 23'd0 ||
		ifc_main_comp_s6_alpha[30:23] == 8'd0 &&
		ifc_main_comp_s6_alpha[22:0] == 23'd0 &&
		ifc_main_comp_s6_input_x[30:23] == 8'd255 &&
		ifc_main_comp_s6_input_x[22:0] == 23'd0) ?
		 23'd4194304 :
		 23'd0 } ;
  assign NOT_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23__ETC___d11510 =
	     (ifc_main_comp_s6_alpha[30:23] != 8'd255 ||
	      ifc_main_comp_s6_alpha[22:0] != 23'd0) &&
	     (ifc_main_comp_s6_input_x[30:23] != 8'd255 ||
	      ifc_main_comp_s6_input_x[22:0] != 23'd0) &&
	     (ifc_main_comp_s6_alpha[30:23] != 8'd0 ||
	      ifc_main_comp_s6_alpha[22:0] != 23'd0) &&
	     (ifc_main_comp_s6_input_x[30:23] != 8'd0 ||
	      ifc_main_comp_s6_input_x[22:0] != 23'd0) &&
	     IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11454 &&
	     !IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11456 ;
  assign NOT_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23__ETC___d11514 =
	     (ifc_main_comp_s6_alpha[30:23] != 8'd255 ||
	      ifc_main_comp_s6_alpha[22:0] == 23'd0 ||
	      ifc_main_comp_s6_alpha[22]) &&
	     (ifc_main_comp_s6_input_x[30:23] != 8'd255 ||
	      ifc_main_comp_s6_input_x[22:0] == 23'd0 ||
	      ifc_main_comp_s6_input_x[22]) &&
	     (ifc_main_comp_s6_alpha[30:23] != 8'd255 ||
	      !ifc_main_comp_s6_alpha[22]) &&
	     (ifc_main_comp_s6_input_x[30:23] != 8'd255 ||
	      !ifc_main_comp_s6_input_x[22]) &&
	     NOT_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23__ETC___d11510 ;
  assign NOT_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23__ETC___d11522 =
	     sfdres__h603943 >>
	     _898_MINUS_IF_ifc_main_comp_s6_alpha_1418_BITS__ETC___d11515 ;
  assign NOT_ifc_main_comp_s6_alpha_1418_BIT_31_1483_EQ_ETC___d11485 =
	     ifc_main_comp_s6_alpha[31] != ifc_main_comp_s6_input_x[31] ;
  assign NOT_ifc_main_comp_s6_alpha_lambda_2186_BITS_30_ETC___d12264 =
	     { (ifc_main_comp_s6_alpha_lambda[30:23] != 8'd255 ||
		ifc_main_comp_s6_alpha_lambda[22:0] != 23'd0 ||
		ifc_main_comp_s6_sub_Res[30:23] != 8'd0 ||
		ifc_main_comp_s6_sub_Res[22:0] != 23'd0) &&
	       (ifc_main_comp_s6_alpha_lambda[30:23] != 8'd0 ||
		ifc_main_comp_s6_alpha_lambda[22:0] != 23'd0 ||
		ifc_main_comp_s6_sub_Res[30:23] != 8'd255 ||
		ifc_main_comp_s6_sub_Res[22:0] != 23'd0) &&
	       NOT_ifc_main_comp_s6_alpha_lambda_2186_BIT_31__ETC___d12255,
	       IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12259,
	       (ifc_main_comp_s6_alpha_lambda[30:23] == 8'd255 &&
		ifc_main_comp_s6_alpha_lambda[22:0] == 23'd0 &&
		ifc_main_comp_s6_sub_Res[30:23] == 8'd0 &&
		ifc_main_comp_s6_sub_Res[22:0] == 23'd0 ||
		ifc_main_comp_s6_alpha_lambda[30:23] == 8'd0 &&
		ifc_main_comp_s6_alpha_lambda[22:0] == 23'd0 &&
		ifc_main_comp_s6_sub_Res[30:23] == 8'd255 &&
		ifc_main_comp_s6_sub_Res[22:0] == 23'd0) ?
		 23'd4194304 :
		 23'd0 } ;
  assign NOT_ifc_main_comp_s6_alpha_lambda_2186_BITS_30_ETC___d12280 =
	     (ifc_main_comp_s6_alpha_lambda[30:23] != 8'd255 ||
	      ifc_main_comp_s6_alpha_lambda[22:0] != 23'd0) &&
	     (ifc_main_comp_s6_sub_Res[30:23] != 8'd255 ||
	      ifc_main_comp_s6_sub_Res[22:0] != 23'd0) &&
	     (ifc_main_comp_s6_alpha_lambda[30:23] != 8'd0 ||
	      ifc_main_comp_s6_alpha_lambda[22:0] != 23'd0) &&
	     (ifc_main_comp_s6_sub_Res[30:23] != 8'd0 ||
	      ifc_main_comp_s6_sub_Res[22:0] != 23'd0) &&
	     IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12223 &&
	     !IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12225 ;
  assign NOT_ifc_main_comp_s6_alpha_lambda_2186_BITS_30_ETC___d12284 =
	     (ifc_main_comp_s6_alpha_lambda[30:23] != 8'd255 ||
	      ifc_main_comp_s6_alpha_lambda[22:0] == 23'd0 ||
	      ifc_main_comp_s6_alpha_lambda[22]) &&
	     (ifc_main_comp_s6_sub_Res[30:23] != 8'd255 ||
	      ifc_main_comp_s6_sub_Res[22:0] == 23'd0 ||
	      ifc_main_comp_s6_sub_Res[22]) &&
	     (ifc_main_comp_s6_alpha_lambda[30:23] != 8'd255 ||
	      !ifc_main_comp_s6_alpha_lambda[22]) &&
	     (ifc_main_comp_s6_sub_Res[30:23] != 8'd255 ||
	      !ifc_main_comp_s6_sub_Res[22]) &&
	     NOT_ifc_main_comp_s6_alpha_lambda_2186_BITS_30_ETC___d12280 ;
  assign NOT_ifc_main_comp_s6_alpha_lambda_2186_BITS_30_ETC___d12292 =
	     sfdres__h634245 >>
	     _898_MINUS_IF_ifc_main_comp_s6_alpha_lambda_218_ETC___d12285 ;
  assign NOT_ifc_main_comp_s6_alpha_lambda_2186_BIT_31__ETC___d12255 =
	     ifc_main_comp_s6_alpha_lambda[31] !=
	     ifc_main_comp_s6_sub_Res[31] ;
  assign NOT_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_ETC___d11869 =
	     { (ifc_main_comp_s6_lambda[30:23] != 8'd255 ||
		ifc_main_comp_s6_lambda[22:0] != 23'd0 ||
		ifc_main_comp_s6_input_x[30:23] != 8'd0 ||
		ifc_main_comp_s6_input_x[22:0] != 23'd0) &&
	       (ifc_main_comp_s6_lambda[30:23] != 8'd0 ||
		ifc_main_comp_s6_lambda[22:0] != 23'd0 ||
		ifc_main_comp_s6_input_x[30:23] != 8'd255 ||
		ifc_main_comp_s6_input_x[22:0] != 23'd0) &&
	       NOT_ifc_main_comp_s6_lambda_1817_BIT_31_1858_E_ETC___d11860,
	       IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11864,
	       (ifc_main_comp_s6_lambda[30:23] == 8'd255 &&
		ifc_main_comp_s6_lambda[22:0] == 23'd0 &&
		ifc_main_comp_s6_input_x[30:23] == 8'd0 &&
		ifc_main_comp_s6_input_x[22:0] == 23'd0 ||
		ifc_main_comp_s6_lambda[30:23] == 8'd0 &&
		ifc_main_comp_s6_lambda[22:0] == 23'd0 &&
		ifc_main_comp_s6_input_x[30:23] == 8'd255 &&
		ifc_main_comp_s6_input_x[22:0] == 23'd0) ?
		 23'd4194304 :
		 23'd0 } ;
  assign NOT_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_ETC___d11882 =
	     (ifc_main_comp_s6_lambda[30:23] != 8'd255 ||
	      ifc_main_comp_s6_lambda[22:0] != 23'd0) &&
	     (ifc_main_comp_s6_input_x[30:23] != 8'd255 ||
	      ifc_main_comp_s6_input_x[22:0] != 23'd0) &&
	     (ifc_main_comp_s6_lambda[30:23] != 8'd0 ||
	      ifc_main_comp_s6_lambda[22:0] != 23'd0) &&
	     (ifc_main_comp_s6_input_x[30:23] != 8'd0 ||
	      ifc_main_comp_s6_input_x[22:0] != 23'd0) &&
	     IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11837 &&
	     !IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11839 ;
  assign NOT_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_ETC___d11886 =
	     (ifc_main_comp_s6_lambda[30:23] != 8'd255 ||
	      ifc_main_comp_s6_lambda[22:0] == 23'd0 ||
	      ifc_main_comp_s6_lambda[22]) &&
	     (ifc_main_comp_s6_input_x[30:23] != 8'd255 ||
	      ifc_main_comp_s6_input_x[22:0] == 23'd0 ||
	      ifc_main_comp_s6_input_x[22]) &&
	     (ifc_main_comp_s6_lambda[30:23] != 8'd255 ||
	      !ifc_main_comp_s6_lambda[22]) &&
	     (ifc_main_comp_s6_input_x[30:23] != 8'd255 ||
	      !ifc_main_comp_s6_input_x[22]) &&
	     NOT_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_ETC___d11882 ;
  assign NOT_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_ETC___d11893 =
	     sfdres__h619112 >>
	     _898_MINUS_IF_ifc_main_comp_s6_lambda_1817_BITS_ETC___d11887 ;
  assign NOT_ifc_main_comp_s6_lambda_1817_BIT_31_1858_E_ETC___d11860 =
	     ifc_main_comp_s6_lambda[31] != ifc_main_comp_s6_input_x[31] ;
  assign NOT_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23__ETC___d11155 =
	     { (ifc_main_div_s5_div_x1[30:23] != 8'd255 ||
		ifc_main_div_s5_div_x1[22:0] != 23'd0 ||
		ifc_main_div_s5_div_x2[30:23] != 8'd255 ||
		ifc_main_div_s5_div_x2[22:0] != 23'd0) &&
	       (ifc_main_div_s5_div_x1[30:23] != 8'd0 ||
		ifc_main_div_s5_div_x1[22:0] != 23'd0 ||
		ifc_main_div_s5_div_x2[30:23] != 8'd0 ||
		ifc_main_div_s5_div_x2[22:0] != 23'd0) &&
	       NOT_ifc_main_div_s5_div_x1_0906_BIT_31_1142_EQ_ETC___d11145,
	       IF_ifc_main_div_s5_div_x2_0916_BITS_30_TO_23_0_ETC___d11150,
	       (ifc_main_div_s5_div_x1[30:23] == 8'd255 &&
		ifc_main_div_s5_div_x1[22:0] == 23'd0 &&
		ifc_main_div_s5_div_x2[30:23] == 8'd255 &&
		ifc_main_div_s5_div_x2[22:0] == 23'd0 ||
		ifc_main_div_s5_div_x1[30:23] == 8'd0 &&
		ifc_main_div_s5_div_x1[22:0] == 23'd0 &&
		ifc_main_div_s5_div_x2[30:23] == 8'd0 &&
		ifc_main_div_s5_div_x2[22:0] == 23'd0) ?
		 23'd4194304 :
		 23'd0 } ;
  assign NOT_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23__ETC___d11168 =
	     (ifc_main_div_s5_div_x1[30:23] != 8'd255 ||
	      ifc_main_div_s5_div_x1[22:0] == 23'd0 ||
	      ifc_main_div_s5_div_x1[22]) &&
	     (ifc_main_div_s5_div_x2[30:23] != 8'd255 ||
	      ifc_main_div_s5_div_x2[22:0] == 23'd0 ||
	      ifc_main_div_s5_div_x2[22]) &&
	     (ifc_main_div_s5_div_x1[30:23] != 8'd255 ||
	      !ifc_main_div_s5_div_x1[22]) &&
	     (ifc_main_div_s5_div_x2[30:23] != 8'd255 ||
	      !ifc_main_div_s5_div_x2[22]) &&
	     NOT_ifc_main_div_s5_div_x2_0916_BITS_30_TO_23__ETC___d11164 ;
  assign NOT_ifc_main_div_s5_div_x1_0906_BIT_31_1142_EQ_ETC___d11145 =
	     ifc_main_div_s5_div_x1[31] != ifc_main_div_s5_div_x2[31] ;
  assign NOT_ifc_main_div_s5_div_x2_0916_BITS_30_TO_23__ETC___d11164 =
	     (ifc_main_div_s5_div_x2[30:23] != 8'd0 ||
	      ifc_main_div_s5_div_x2[22:0] != 23'd0) &&
	     (ifc_main_div_s5_div_x1[30:23] != 8'd255 ||
	      ifc_main_div_s5_div_x1[22:0] != 23'd0) &&
	     (ifc_main_div_s5_div_x1[30:23] != 8'd0 ||
	      ifc_main_div_s5_div_x1[22:0] != 23'd0) &&
	     (ifc_main_div_s5_div_x2[30:23] != 8'd255 ||
	      ifc_main_div_s5_div_x2[22:0] != 23'd0) &&
	     IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11044 &&
	     !IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11045 ;
  assign NOT_ifc_main_exp_s2_exp_stage1_int_res_810_BIT_ETC___d1868 =
	     (ifc_main_exp_s2_exp_stage1_int_res[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage1_int_res[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_stage1_int_res[22]) &&
	     (ifc_main_exp_s2_exp_stage1_int_res[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_stage1_int_res[22]) &&
	     (ifc_main_exp_s2_exp_stage1_int_res[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage1_int_res[22:0] != 23'd0) &&
	     (ifc_main_exp_s2_exp_stage1_int_res[30:23] != 8'd0 ||
	      ifc_main_exp_s2_exp_stage1_int_res[22:0] != 23'd0) &&
	     IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1835 &&
	     !IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1837 ;
  assign NOT_ifc_main_exp_s2_exp_stage1_int_res_810_BIT_ETC___d1881 =
	     sfdres__h169198 >>
	     _898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d1869 ;
  assign NOT_ifc_main_exp_s2_exp_stage1_int_res_810_BIT_ETC___d2202 =
	     (ifc_main_exp_s2_exp_stage1_int_res[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage1_int_res[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_stage1_int_res[22]) &&
	     (ifc_main_exp_s2_exp_stage1_int_res[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_stage1_int_res[22]) &&
	     (ifc_main_exp_s2_exp_stage1_int_res[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage1_int_res[22:0] != 23'd0) &&
	     (ifc_main_exp_s2_exp_stage1_int_res[30:23] != 8'd0 ||
	      ifc_main_exp_s2_exp_stage1_int_res[22:0] != 23'd0) &&
	     IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2182 &&
	     !IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2184 ;
  assign NOT_ifc_main_exp_s2_exp_stage1_int_res_810_BIT_ETC___d2214 =
	     sfdres__h144379 >>
	     _898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d2203 ;
  assign NOT_ifc_main_exp_s2_exp_stage6_int_res_633_BIT_ETC___d9845 =
	     (ifc_main_exp_s2_exp_stage6_int_res[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_stage6_int_res[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_stage6_int_res[22]) &&
	     NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_3_ETC___d9844 ;
  assign NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_2_ETC___d2868 =
	     (ifc_main_exp_s2_exp_txv_1[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_1[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_txv_1[22]) &&
	     (ifc_main_exp_s2_exp_txv_1[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_txv_1[22]) &&
	     (ifc_main_exp_s2_exp_txv_1[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_1[22:0] != 23'd0) &&
	     (ifc_main_exp_s2_exp_txv_1[30:23] != 8'd0 ||
	      ifc_main_exp_s2_exp_txv_1[22:0] != 23'd0) &&
	     IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2843 &&
	     !IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2845 ;
  assign NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_2_ETC___d2875 =
	     sfdres__h203452 >>
	     _898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d2869 ;
  assign NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d3979 =
	     (ifc_main_exp_s2_exp_txv_2[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_2[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_txv_2[22]) &&
	     (ifc_main_exp_s2_exp_txv_2[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_txv_2[22]) &&
	     (ifc_main_exp_s2_exp_txv_2[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0) &&
	     (ifc_main_exp_s2_exp_txv_2[30:23] != 8'd0 ||
	      ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0) &&
	     IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3954 &&
	     !IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3956 ;
  assign NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d3986 =
	     sfdres__h245149 >>
	     _898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d3980 ;
  assign NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d4332 =
	     (ifc_main_exp_s2_exp_txv_2[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_2[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_txv_2[22]) &&
	     NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_T_ETC___d4331 ;
  assign NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d5061 =
	     (ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d5051 &&
	      IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d5055) !=
	     ifc_main_exp_s2_exp_txv_2[31] ;
  assign NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d5512 =
	     (ifc_main_exp_s2_exp_txv_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_txv_3[22]) &&
	     (ifc_main_exp_s2_exp_txv_3[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_txv_3[22]) &&
	     (ifc_main_exp_s2_exp_txv_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0) &&
	     (ifc_main_exp_s2_exp_txv_3[30:23] != 8'd0 ||
	      ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0) &&
	     IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5487 &&
	     !IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5489 ;
  assign NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d5519 =
	     sfdres__h304583 >>
	     _898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d5513 ;
  assign NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d5865 =
	     (ifc_main_exp_s2_exp_txv_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_txv_3[22]) &&
	     NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d5864 ;
  assign NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d6227 =
	     (ifc_main_exp_s2_exp_txv_3[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_txv_3[22]) &&
	     NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6226 ;
  assign NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d6957 =
	     (ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d6947 &&
	      IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d6951) !=
	     ifc_main_exp_s2_exp_txv_3[31] ;
  assign NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d7457 =
	     (ifc_main_exp_s2_exp_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_txv_4[22]) &&
	     (ifc_main_exp_s2_exp_txv_4[30:23] != 8'd255 ||
	      !ifc_main_exp_s2_exp_txv_4[22]) &&
	     (ifc_main_exp_s2_exp_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0) &&
	     (ifc_main_exp_s2_exp_txv_4[30:23] != 8'd0 ||
	      ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0) &&
	     IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7432 &&
	     !IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7434 ;
  assign NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d7464 =
	     sfdres__h384199 >>
	     _898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d7458 ;
  assign NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d7810 =
	     (ifc_main_exp_s2_exp_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_txv_4[22]) &&
	     NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d7809 ;
  assign NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d8172 =
	     (ifc_main_exp_s2_exp_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_txv_4[22]) &&
	     NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d8171 ;
  assign NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d8535 =
	     (ifc_main_exp_s2_exp_txv_4[30:23] != 8'd255 ||
	      ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
	      ifc_main_exp_s2_exp_txv_4[22]) &&
	     NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d8534 ;
  assign NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d9265 =
	     (ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d9255 &&
	      IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d9259) !=
	     ifc_main_exp_s2_exp_txv_4[31] ;
  assign NOT_ifc_main_factor_s1_input_x_BITS_30_TO_23_E_ETC___d380 =
	     (ifc_main_factor_s1_input_x[30:23] != 8'd255 ||
	      ifc_main_factor_s1_input_x[22:0] == 23'd0 ||
	      ifc_main_factor_s1_input_x[22]) &&
	     (ifc_main_factor_s1_input_x[30:23] != 8'd255 ||
	      !ifc_main_factor_s1_input_x[22]) &&
	     (ifc_main_factor_s1_input_x[30:23] != 8'd255 ||
	      ifc_main_factor_s1_input_x[22:0] != 23'd0) &&
	     (ifc_main_factor_s1_input_x[30:23] != 8'd0 ||
	      ifc_main_factor_s1_input_x[22:0] != 23'd0) &&
	     IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d357 &&
	     !IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d359 ;
  assign NOT_ifc_main_factor_s1_input_x_BITS_30_TO_23_E_ETC___d43 =
	     (ifc_main_factor_s1_input_x[30:23] != 8'd255 ||
	      ifc_main_factor_s1_input_x[22:0] == 23'd0 ||
	      ifc_main_factor_s1_input_x[22]) &&
	     (ifc_main_factor_s1_input_x[30:23] != 8'd255 ||
	      !ifc_main_factor_s1_input_x[22]) &&
	     (ifc_main_factor_s1_input_x[30:23] != 8'd255 ||
	      ifc_main_factor_s1_input_x[22:0] != 23'd0) &&
	     (ifc_main_factor_s1_input_x[30:23] != 8'd0 ||
	      ifc_main_factor_s1_input_x[22:0] != 23'd0) &&
	     _1_PLUS_IF_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d23 &&
	     !_1_PLUS_IF_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d25 ;
  assign NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23_ETC___d10832 =
	     (ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	      ifc_main_sub_s4_input_x[22:0] == 23'd0 ||
	      ifc_main_sub_s4_input_x[22]) &&
	     (ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	      !ifc_main_sub_s4_input_x[22]) &&
	     (ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	      ifc_main_sub_s4_input_x[22:0] != 23'd0) &&
	     _theResult____h566646[27] &&
	     IF_IF_IF_ifc_main_sub_s4_input_x_0572_BITS_30__ETC___d10633 ==
	     9'd127 ;
  assign NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23_ETC___d10836 =
	     NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23_ETC___d10832 |
	     (x__h566693 != 8'd255 && guard__h564354 != 2'b0) ;
  assign NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23_ETC___d10843 =
	     (ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	      !ifc_main_sub_s4_input_x[22]) &&
	     (ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	      ifc_main_sub_s4_input_x[22:0] != 23'd0) &&
	     (IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10596[9] ||
	      IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10596 ==
	      10'd0 &&
	      y__h567296 < 28'd67108864 ||
	      ifc_main_sub_s4_input_x[31]) ;
  assign NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23_ETC___d10891 =
	     (ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	      ifc_main_sub_s4_input_x[22:0] == 23'd0 ||
	      ifc_main_sub_s4_input_x[22]) &&
	     (ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	      !ifc_main_sub_s4_input_x[22]) &&
	     (ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	      ifc_main_sub_s4_input_x[22:0] != 23'd0) &&
	     _theResult___snd_snd_fst_exp__h572036 == 8'd0 &&
	     guard__h566635 != 2'd0 ;
  assign SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d730 =
	     { {2{in2_exp2152_MINUS_127__q15[7]}},
	       in2_exp2152_MINUS_127__q15 } ;
  assign SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d734 =
	     (SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d730 ^
	      10'h200) <=
	     (IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d733 ^
	      10'h200) ;
  assign SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d736 =
	     SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d730 ==
	     IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d733 ;
  assign SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1299 =
	     { {2{in2_exp04349_MINUS_127__q25[7]}},
	       in2_exp04349_MINUS_127__q25 } ;
  assign SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1303 =
	     (SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1299 ^
	      10'h200) <=
	     (IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1302 ^
	      10'h200) ;
  assign SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1305 =
	     SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1299 ==
	     IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1302 ;
  assign _0_CONCAT_IF_IF_898_MINUS_1_PLUS_IF_ifc_main_fa_ETC___d269 =
	     ({ 3'd0,
		IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d266 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d268 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_ma_ETC___d9112 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9109 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9111 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main__ETC___d6804 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d6801 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d6803 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main__ETC___d8762 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d8759 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d8761 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d10073 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d10070 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d10072 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d4908 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d4905 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d4907 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d6454 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d6451 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d6453 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d8399 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8396 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8398 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d3436 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3433 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3435 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d4559 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d4556 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d4558 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d6092 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6089 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6091 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d8037 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8034 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8036 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s6_a_ETC___d11741 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11738 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11740 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s6_a_ETC___d12511 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12508 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12510 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s6_l_ETC___d12112 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d12109 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d12111 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d2100 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2097 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2099 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d2433 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2430 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2432 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d3094 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3091 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3093 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d4205 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4202 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4204 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d5738 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d5735 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d5737 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d7683 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d7680 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d7682 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_factor_s1_ETC___d604 =
	     ({ 3'd0,
		IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d601 } ^
	      9'h100) <=
	     (IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d603 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_ma_ETC___d9543 =
	     ({ 4'd0,
		IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9540 } ^
	      9'h100) <=
	     (IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9542 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main__ETC___d7203 =
	     ({ 4'd0,
		IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d7200 } ^
	      9'h100) <=
	     (IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7202 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_ETC___d5274 =
	     ({ 4'd0,
		IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d5271 } ^
	      9'h100) <=
	     (IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5273 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_ETC___d3757 =
	     ({ 4'd0,
		IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3754 } ^
	      9'h100) <=
	     (IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3756 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_IF_ifc_main_div_s5_div_x1_0906__ETC___d11306 =
	     ({ 4'd0,
		IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11303 } ^
	      9'h100) <=
	     (IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11305 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_ifc_main_add_s3_input_x_0205_BI_ETC___d10386 =
	     ({ 4'd0, b__h558897 } ^ 9'h100) <=
	     (IF_IF_IF_ifc_main_add_s3_input_x_0205_BITS_30__ETC___d10266 -
	      9'd386 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_ETC___d1132 =
	     ({ 4'd0,
		IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_9_ETC___d1130 } ^
	      9'h100) <=
	     (IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d893 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_ETC___d894 =
	     ({ 4'd0,
		IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_9_ETC___d891 } ^
	      9'h100) <=
	     (IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d893 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage1_x_25_ETC___d1463 =
	     ({ 4'd0,
		IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31__ETC___d1460 } ^
	      9'h100) <=
	     (IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1462 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage1_x_25_ETC___d1701 =
	     ({ 4'd0,
		IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31__ETC___d1699 } ^
	      9'h100) <=
	     (IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1462 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage2_x_51_ETC___d2697 =
	     ({ 4'd0,
		IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_31__ETC___d2694 } ^
	      9'h100) <=
	     (IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_5_ETC___d2696 ^
	      9'h100) ;
  assign _0_CONCAT_IF_IF_ifc_main_sub_s4_input_x_0572_BI_ETC___d10753 =
	     ({ 4'd0, b__h572211 } ^ 9'h100) <=
	     (IF_IF_IF_ifc_main_sub_s4_input_x_0572_BITS_30__ETC___d10633 -
	      9'd386 ^
	      9'h100) ;
  assign _0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3217 =
	     sfdres__h203395 >>
	     _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3211 ;
  assign _0_CONCAT_NOT_ifc_main_factor_s1_input_x_BITS_3_ETC___d385 =
	     sfdres__h14314 >>
	     _898_MINUS_IF_ifc_main_factor_s1_input_x_BITS_3_ETC___d381 ;
  assign _0_CONCAT_NOT_ifc_main_factor_s1_input_x_BITS_3_ETC___d50 =
	     sfdres__h14314 >>
	     _898_MINUS_1_PLUS_IF_ifc_main_factor_s1_input_x_ETC___d44 ;
  assign _0_OR_0_OR_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6969 =
	     ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_3[22] ||
	     _0_OR_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO__ETC___d6943 ;
  assign _0_OR_0_OR_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9277 =
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_4[22] ||
	     _0_OR_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO__ETC___d9251 ;
  assign _0_OR_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO__ETC___d5047 =
	     ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_2[22:0] == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_2[30:23] == 8'd0 &&
	     ifc_main_exp_s2_exp_txv_2[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3954 ||
	     IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3956 ;
  assign _0_OR_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO__ETC___d6943 =
	     ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_3[30:23] == 8'd0 &&
	     ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5487 ||
	     IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5489 ;
  assign _0_OR_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO__ETC___d9251 =
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd0 &&
	     ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7432 ||
	     IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7434 ;
  assign _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_e_ETC___d9402 =
	     opB__h383626 >> diff__h383630 ;
  assign _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp__ETC___d7062 =
	     opB__h304062 >> diff__h304066 ;
  assign _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2__ETC___d5133 =
	     opB__h244685 >> diff__h244689 ;
  assign _0b0_CONCAT_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_ETC___d3616 =
	     opB__h203045 >> diff__h203049 ;
  assign _0b0_CONCAT_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_e_ETC___d1322 =
	     opB__h104075 >> diff__h104079 ;
  assign _0b0_CONCAT_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_e_ETC___d753 =
	     opB__h41878 >> diff__h41882 ;
  assign _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_stage0_x_ETC___d740 =
	     sfdA__h41896 < 28'd67108864 ;
  assign _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_stage1_x_ETC___d1309 =
	     sfdA__h104093 < 28'd67108864 ;
  assign _0b0_CONCAT_NOT_ifc_main_add_s3_input_x_0205_BI_ETC___d10235 =
	     y__h553982 < 28'd67108864 ;
  assign _0b0_CONCAT_NOT_ifc_main_div_s5_div_x1_0906_BIT_ETC___d11086 =
	     opA__h575853 % { 28'd0, opB__h575855 } ;
  assign _0b0_CONCAT_NOT_ifc_main_div_s5_div_x1_0906_BIT_ETC___d11103 =
	     opA__h575853 / { 28'd0, opB__h575855 } ;
  assign _1_PLUS_IF_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d22 =
	     10'd1 +
	     IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d21 ;
  assign _1_PLUS_IF_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d23 =
	     (_1_PLUS_IF_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d22 ^
	      10'h200) <=
	     10'd639 ;
  assign _1_PLUS_IF_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d25 =
	     (_1_PLUS_IF_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d22 ^
	      10'h200) <
	     10'd361 ;
  assign _898_MINUS_1_PLUS_IF_ifc_main_factor_s1_input_x_ETC___d44 =
	     10'd898 -
	     _1_PLUS_IF_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d22 ;
  assign _898_MINUS_1_PLUS_IF_ifc_main_factor_s1_input_x_ETC___d45 =
	     (_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_input_x_ETC___d44 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8887 =
	     10'd898 -
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8860 ;
  assign _898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8888 =
	     (_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8887 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6579 =
	     10'd898 -
	     IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6552 ;
  assign _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6580 =
	     (_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6579 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8537 =
	     10'd898 -
	     IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8499 ;
  assign _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8538 =
	     (_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8537 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_tsum_4__ETC___d9847 =
	     10'd898 -
	     IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9659 ;
  assign _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_tsum_4__ETC___d9848 =
	     (_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_tsum_4__ETC___d9847 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4683 =
	     10'd898 -
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4656 ;
  assign _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4684 =
	     (_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4683 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6229 =
	     10'd898 -
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6191 ;
  assign _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6230 =
	     (_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6229 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d8174 =
	     10'd898 -
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8136 ;
  assign _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d8175 =
	     (_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d8174 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3211 =
	     10'd898 -
	     IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3184 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3212 =
	     (_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3211 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d4334 =
	     10'd898 -
	     IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4297 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d4335 =
	     (_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d4334 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d5867 =
	     10'd898 -
	     IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5830 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d5868 =
	     (_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d5867 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d7812 =
	     10'd898 -
	     IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7775 ;
  assign _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d7813 =
	     (_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d7812 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_ifc_main_comp_s6_alpha_1418_BITS__ETC___d11515 =
	     10'd898 -
	     IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11453 ;
  assign _898_MINUS_IF_ifc_main_comp_s6_alpha_1418_BITS__ETC___d11516 =
	     (_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_BITS__ETC___d11515 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_ifc_main_comp_s6_alpha_lambda_218_ETC___d12285 =
	     10'd898 -
	     IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12222 ;
  assign _898_MINUS_IF_ifc_main_comp_s6_alpha_lambda_218_ETC___d12286 =
	     (_898_MINUS_IF_ifc_main_comp_s6_alpha_lambda_218_ETC___d12285 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_ifc_main_comp_s6_lambda_1817_BITS_ETC___d11887 =
	     10'd898 -
	     IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11836 ;
  assign _898_MINUS_IF_ifc_main_comp_s6_lambda_1817_BITS_ETC___d11888 =
	     (_898_MINUS_IF_ifc_main_comp_s6_lambda_1817_BITS_ETC___d11887 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d1869 =
	     10'd898 -
	     IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1834 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d1870 =
	     (_898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d1869 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d2203 =
	     10'd898 -
	     IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2181 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d2204 =
	     (_898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d2203 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d2869 =
	     10'd898 -
	     IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2842 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d2870 =
	     (_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d2869 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d3980 =
	     10'd898 -
	     IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3953 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d3981 =
	     (_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d3980 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d5513 =
	     10'd898 -
	     IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5486 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d5514 =
	     (_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d5513 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d7458 =
	     10'd898 -
	     IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7431 ;
  assign _898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d7459 =
	     (_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d7458 ^
	      10'h200) <=
	     10'd512 ;
  assign _898_MINUS_IF_ifc_main_factor_s1_input_x_BITS_3_ETC___d381 =
	     10'd898 -
	     IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d21 ;
  assign _898_MINUS_IF_ifc_main_factor_s1_input_x_BITS_3_ETC___d382 =
	     (_898_MINUS_IF_ifc_main_factor_s1_input_x_BITS_3_ETC___d381 ^
	      10'h200) <=
	     10'd512 ;
  assign _theResult_____1_fst_exp__h590779 =
	     IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_2_ETC___d11170 ?
	       _theResult___fst_exp__h590776 :
	       _theResult___fst_exp__h590733 ;
  assign _theResult_____1_fst_sfd__h590780 =
	     IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_2_ETC___d11170 ?
	       _theResult___fst_sfd__h590777 :
	       _theResult___fst_sfd__h590734 ;
  assign _theResult____h553332 =
	     ifc_main_add_s3_input_x[31] ? t__h553758 : e__h553759 ;
  assign _theResult____h566646 =
	     ifc_main_sub_s4_input_x[31] ? e__h567073 : t__h567072 ;
  assign _theResult____h585004 =
	     (shift__h575856 < 8'd29) ? result__h585180 : result__h585328 ;
  assign _theResult___exp__h120564 =
	     sfd__h120114[24] ?
	       ((_theResult___snd_fst_exp__h120013 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h120591) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1754 ;
  assign _theResult___exp__h140729 =
	     sfd__h140279[24] ?
	       ((_theResult___snd_fst_exp__h140178 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h140756) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1518 ;
  assign _theResult___exp__h200877 =
	     sfd__h200430[24] ?
	       ((_theResult___snd_fst_exp__h200329 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h200900) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2752 ;
  assign _theResult___exp__h213517 =
	     sfd__h213045[24] ?
	       ((_theResult___snd_fst_exp__h212944 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h213553) :
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3149 ;
  assign _theResult___exp__h229872 =
	     sfd__h229403[24] ?
	       ((_theResult___snd_fst_exp__h229302 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h229929) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3491 ;
  assign _theResult___exp__h238490 =
	     sfd__h238038[24] ?
	       ((_theResult___snd_fst_exp__h237937 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h238579) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_1_812_BI_ETC___d3812 ;
  assign _theResult___exp__h255214 =
	     sfd__h254742[24] ?
	       ((_theResult___snd_fst_exp__h254641 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h255250) :
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d4260 ;
  assign _theResult___exp__h270365 =
	     sfd__h269893[24] ?
	       ((_theResult___snd_fst_exp__h269792 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h270427) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d4614 ;
  assign _theResult___exp__h286933 =
	     sfd__h286464[24] ?
	       ((_theResult___snd_fst_exp__h286363 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h287014) :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d4963 ;
  assign _theResult___exp__h296909 =
	     sfd__h296457[24] ?
	       ((_theResult___snd_fst_exp__h296356 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h297034) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_2_923_BI_ETC___d5329 ;
  assign _theResult___exp__h314648 =
	     sfd__h314176[24] ?
	       ((_theResult___snd_fst_exp__h314075 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h314684) :
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d5793 ;
  assign _theResult___exp__h329799 =
	     sfd__h329327[24] ?
	       ((_theResult___snd_fst_exp__h329226 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h329861) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6147 ;
  assign _theResult___exp__h345164 =
	     sfd__h344692[24] ?
	       ((_theResult___snd_fst_exp__h344591 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h345250) :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d6509 ;
  assign _theResult___exp__h361942 =
	     sfd__h361473[24] ?
	       ((_theResult___snd_fst_exp__h361372 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h362047) :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6859 ;
  assign _theResult___exp__h374389 =
	     sfd__h373937[24] ?
	       ((_theResult___snd_fst_exp__h373836 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h374550) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_3_456_BI_ETC___d7258 ;
  assign _theResult___exp__h394274 =
	     sfd__h393802[24] ?
	       ((_theResult___snd_fst_exp__h393701 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h394310) :
	       IF_IF_NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d7738 ;
  assign _theResult___exp__h409425 =
	     sfd__h408953[24] ?
	       ((_theResult___snd_fst_exp__h408852 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h409487) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d8092 ;
  assign _theResult___exp__h424790 =
	     sfd__h424318[24] ?
	       ((_theResult___snd_fst_exp__h424217 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h424876) :
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d8454 ;
  assign _theResult___exp__h440365 =
	     sfd__h439893[24] ?
	       ((_theResult___snd_fst_exp__h439792 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h440475) :
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d8817 ;
  assign _theResult___exp__h457353 =
	     sfd__h456884[24] ?
	       ((_theResult___snd_fst_exp__h456783 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h457482) :
	       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9167 ;
  assign _theResult___exp__h474384 =
	     sfd__h473932[24] ?
	       ((_theResult___snd_fst_exp__h473831 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h474581) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BI_ETC___d9598 ;
  assign _theResult___exp__h558802 =
	     (x__h558608 == 8'd0) ? 8'd2 : e_exp__h558799 ;
  assign _theResult___exp__h558843 =
	     (x__h558608 == 8'd0) ? 8'd1 : x__h558608 ;
  assign _theResult___exp__h559697 =
	     sfd__h559043[24] ? t_exp__h559655 : e_exp__h559694 ;
  assign _theResult___exp__h572116 =
	     (x__h571922 == 8'd0) ? 8'd2 : e_exp__h572113 ;
  assign _theResult___exp__h572157 =
	     (x__h571922 == 8'd0) ? 8'd1 : x__h571922 ;
  assign _theResult___exp__h573011 =
	     sfd__h572357[24] ? t_exp__h572969 : e_exp__h573008 ;
  assign _theResult___exp__h58369 =
	     sfd__h57919[24] ?
	       ((_theResult___snd_fst_exp__h57818 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h58396) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1185 ;
  assign _theResult___exp__h78537 =
	     sfd__h78087[24] ?
	       ((_theResult___snd_fst_exp__h77986 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h78564) :
	       IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d949 ;
  assign _theResult___fst__h584850 =
	     IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11046 ?
	       value__h585138[7:0] :
	       8'd0 ;
  assign _theResult___fst_exp__h11953 =
	     sfdres__h3555[47] ?
	       _theResult___fst_exp__h11981 :
	       _theResult___fst_exp__h12044 ;
  assign _theResult___fst_exp__h11956 =
	     (sfdres__h3555[47] &&
	      IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d69 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h11953 ;
  assign _theResult___fst_exp__h11981 =
	     (din_exp__h11871 == 8'd0) ? 8'd2 : din_exp__h11871 + 8'd1 ;
  assign _theResult___fst_exp__h11996 =
	     (din_exp__h11871 == 8'd0) ? 8'd1 : din_exp__h11871 ;
  assign _theResult___fst_exp__h120004 =
	     sfdin__h115147[27] ?
	       _theResult___fst_exp__h120032 :
	       _theResult___fst_exp__h120095 ;
  assign _theResult___fst_exp__h120007 =
	     (sfdin__h115147[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1343 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h120004 ;
  assign _theResult___fst_exp__h120032 =
	     (din_exp__h119964 == 8'd0) ? 8'd2 : din_exp__h119964 + 8'd1 ;
  assign _theResult___fst_exp__h120047 =
	     (din_exp__h119964 == 8'd0) ? 8'd1 : din_exp__h119964 ;
  assign _theResult___fst_exp__h120086 =
	     din_exp__h119964 -
	     { 3'd0,
	       IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31__ETC___d1699 } ;
  assign _theResult___fst_exp__h120092 =
	     (!sfdin__h115147[27] && !sfdin__h115147[26] &&
	      !sfdin__h115147[25] &&
	      !sfdin__h115147[24] &&
	      !sfdin__h115147[23] &&
	      !sfdin__h115147[22] &&
	      !sfdin__h115147[21] &&
	      !sfdin__h115147[20] &&
	      !sfdin__h115147[19] &&
	      !sfdin__h115147[18] &&
	      !sfdin__h115147[17] &&
	      !sfdin__h115147[16] &&
	      !sfdin__h115147[15] &&
	      !sfdin__h115147[14] &&
	      !sfdin__h115147[13] &&
	      !sfdin__h115147[12] &&
	      !sfdin__h115147[11] &&
	      !sfdin__h115147[10] &&
	      !sfdin__h115147[9] &&
	      !sfdin__h115147[8] &&
	      !sfdin__h115147[7] &&
	      !sfdin__h115147[6] &&
	      !sfdin__h115147[5] &&
	      !sfdin__h115147[4] &&
	      !sfdin__h115147[3] &&
	      !sfdin__h115147[2] &&
	      !sfdin__h115147[1] &&
	      !sfdin__h115147[0] ||
	      !_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage1_x_25_ETC___d1701) ?
	       8'd0 :
	       _theResult___fst_exp__h120086 ;
  assign _theResult___fst_exp__h120095 =
	     (!sfdin__h115147[27] && sfdin__h115147[26]) ?
	       _theResult___fst_exp__h120047 :
	       _theResult___fst_exp__h120092 ;
  assign _theResult___fst_exp__h12035 =
	     din_exp__h11871 -
	     { 2'd0,
	       IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d266 } ;
  assign _theResult___fst_exp__h12041 =
	     (!sfdres__h3555[47] && !sfdres__h3555[46] &&
	      !sfdres__h3555[45] &&
	      !sfdres__h3555[44] &&
	      !sfdres__h3555[43] &&
	      !sfdres__h3555[42] &&
	      !sfdres__h3555[41] &&
	      !sfdres__h3555[40] &&
	      !sfdres__h3555[39] &&
	      !sfdres__h3555[38] &&
	      !sfdres__h3555[37] &&
	      !sfdres__h3555[36] &&
	      !sfdres__h3555[35] &&
	      !sfdres__h3555[34] &&
	      !sfdres__h3555[33] &&
	      !sfdres__h3555[32] &&
	      !sfdres__h3555[31] &&
	      !sfdres__h3555[30] &&
	      !sfdres__h3555[29] &&
	      !sfdres__h3555[28] &&
	      !sfdres__h3555[27] &&
	      !sfdres__h3555[26] &&
	      !sfdres__h3555[25] &&
	      !sfdres__h3555[24] &&
	      !sfdres__h3555[23] &&
	      !sfdres__h3555[22] &&
	      !sfdres__h3555[21] &&
	      !sfdres__h3555[20] &&
	      !sfdres__h3555[19] &&
	      !sfdres__h3555[18] &&
	      !sfdres__h3555[17] &&
	      !sfdres__h3555[16] &&
	      !sfdres__h3555[15] &&
	      !sfdres__h3555[14] &&
	      !sfdres__h3555[13] &&
	      !sfdres__h3555[12] &&
	      !sfdres__h3555[11] &&
	      !sfdres__h3555[10] &&
	      !sfdres__h3555[9] &&
	      !sfdres__h3555[8] &&
	      !sfdres__h3555[7] &&
	      !sfdres__h3555[6] &&
	      !sfdres__h3555[5] &&
	      !sfdres__h3555[4] &&
	      !sfdres__h3555[3] &&
	      !sfdres__h3555[2] &&
	      !sfdres__h3555[1] &&
	      !sfdres__h3555[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_1_PLUS_IF_ifc_main_fa_ETC___d269) ?
	       8'd0 :
	       _theResult___fst_exp__h12035 ;
  assign _theResult___fst_exp__h12044 =
	     (!sfdres__h3555[47] && sfdres__h3555[46]) ?
	       _theResult___fst_exp__h11996 :
	       _theResult___fst_exp__h12041 ;
  assign _theResult___fst_exp__h120583 =
	     (_theResult___snd_fst_exp__h120013 == 8'd255 ||
	      guard__h115134 == 2'b0 ||
	      guard__h115134 == 2'b01) ?
	       _theResult___snd_fst_exp__h120013 :
	       CASE_guard15134_0b10_out_exp20567_0b11_theResu_ETC__q34 ;
  assign _theResult___fst_exp__h140169 =
	     sfdin__h135312[27] ?
	       _theResult___fst_exp__h120032 :
	       _theResult___fst_exp__h140260 ;
  assign _theResult___fst_exp__h140172 =
	     (sfdin__h135312[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1343 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h140169 ;
  assign _theResult___fst_exp__h140251 =
	     din_exp__h119964 -
	     { 3'd0,
	       IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31__ETC___d1460 } ;
  assign _theResult___fst_exp__h140257 =
	     (!sfdin__h135312[27] && !sfdin__h135312[26] &&
	      !sfdin__h135312[25] &&
	      !sfdin__h135312[24] &&
	      !sfdin__h135312[23] &&
	      !sfdin__h135312[22] &&
	      !sfdin__h135312[21] &&
	      !sfdin__h135312[20] &&
	      !sfdin__h135312[19] &&
	      !sfdin__h135312[18] &&
	      !sfdin__h135312[17] &&
	      !sfdin__h135312[16] &&
	      !sfdin__h135312[15] &&
	      !sfdin__h135312[14] &&
	      !sfdin__h135312[13] &&
	      !sfdin__h135312[12] &&
	      !sfdin__h135312[11] &&
	      !sfdin__h135312[10] &&
	      !sfdin__h135312[9] &&
	      !sfdin__h135312[8] &&
	      !sfdin__h135312[7] &&
	      !sfdin__h135312[6] &&
	      !sfdin__h135312[5] &&
	      !sfdin__h135312[4] &&
	      !sfdin__h135312[3] &&
	      !sfdin__h135312[2] &&
	      !sfdin__h135312[1] &&
	      !sfdin__h135312[0] ||
	      !_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage1_x_25_ETC___d1463) ?
	       8'd0 :
	       _theResult___fst_exp__h140251 ;
  assign _theResult___fst_exp__h140260 =
	     (!sfdin__h135312[27] && sfdin__h135312[26]) ?
	       _theResult___fst_exp__h120047 :
	       _theResult___fst_exp__h140257 ;
  assign _theResult___fst_exp__h140748 =
	     (_theResult___snd_fst_exp__h140178 == 8'd255 ||
	      guard__h135299 == 2'b0 ||
	      guard__h135299 == 2'b01) ?
	       _theResult___snd_fst_exp__h140178 :
	       CASE_guard35299_0b10_out_exp40732_0b11_theResu_ETC__q30 ;
  assign _theResult___fst_exp__h163568 =
	     sfdres__h155169[47] ?
	       _theResult___fst_exp__h163596 :
	       _theResult___fst_exp__h163659 ;
  assign _theResult___fst_exp__h163571 =
	     (sfdres__h155169[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2233 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h163568 ;
  assign _theResult___fst_exp__h163596 =
	     (din_exp__h163486 == 8'd0) ? 8'd2 : din_exp__h163486 + 8'd1 ;
  assign _theResult___fst_exp__h163611 =
	     (din_exp__h163486 == 8'd0) ? 8'd1 : din_exp__h163486 ;
  assign _theResult___fst_exp__h163650 =
	     din_exp__h163486 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2430 } ;
  assign _theResult___fst_exp__h163656 =
	     (!sfdres__h155169[47] && !sfdres__h155169[46] &&
	      !sfdres__h155169[45] &&
	      !sfdres__h155169[44] &&
	      !sfdres__h155169[43] &&
	      !sfdres__h155169[42] &&
	      !sfdres__h155169[41] &&
	      !sfdres__h155169[40] &&
	      !sfdres__h155169[39] &&
	      !sfdres__h155169[38] &&
	      !sfdres__h155169[37] &&
	      !sfdres__h155169[36] &&
	      !sfdres__h155169[35] &&
	      !sfdres__h155169[34] &&
	      !sfdres__h155169[33] &&
	      !sfdres__h155169[32] &&
	      !sfdres__h155169[31] &&
	      !sfdres__h155169[30] &&
	      !sfdres__h155169[29] &&
	      !sfdres__h155169[28] &&
	      !sfdres__h155169[27] &&
	      !sfdres__h155169[26] &&
	      !sfdres__h155169[25] &&
	      !sfdres__h155169[24] &&
	      !sfdres__h155169[23] &&
	      !sfdres__h155169[22] &&
	      !sfdres__h155169[21] &&
	      !sfdres__h155169[20] &&
	      !sfdres__h155169[19] &&
	      !sfdres__h155169[18] &&
	      !sfdres__h155169[17] &&
	      !sfdres__h155169[16] &&
	      !sfdres__h155169[15] &&
	      !sfdres__h155169[14] &&
	      !sfdres__h155169[13] &&
	      !sfdres__h155169[12] &&
	      !sfdres__h155169[11] &&
	      !sfdres__h155169[10] &&
	      !sfdres__h155169[9] &&
	      !sfdres__h155169[8] &&
	      !sfdres__h155169[7] &&
	      !sfdres__h155169[6] &&
	      !sfdres__h155169[5] &&
	      !sfdres__h155169[4] &&
	      !sfdres__h155169[3] &&
	      !sfdres__h155169[2] &&
	      !sfdres__h155169[1] &&
	      !sfdres__h155169[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d2433) ?
	       8'd0 :
	       _theResult___fst_exp__h163650 ;
  assign _theResult___fst_exp__h163659 =
	     (!sfdres__h155169[47] && sfdres__h155169[46]) ?
	       _theResult___fst_exp__h163611 :
	       _theResult___fst_exp__h163656 ;
  assign _theResult___fst_exp__h188892 =
	     sfdres__h180493[47] ?
	       _theResult___fst_exp__h188920 :
	       _theResult___fst_exp__h188983 ;
  assign _theResult___fst_exp__h188895 =
	     (sfdres__h180493[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d1900 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h188892 ;
  assign _theResult___fst_exp__h188920 =
	     (din_exp__h188810 == 8'd0) ? 8'd2 : din_exp__h188810 + 8'd1 ;
  assign _theResult___fst_exp__h188935 =
	     (din_exp__h188810 == 8'd0) ? 8'd1 : din_exp__h188810 ;
  assign _theResult___fst_exp__h188974 =
	     din_exp__h188810 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2097 } ;
  assign _theResult___fst_exp__h188980 =
	     (!sfdres__h180493[47] && !sfdres__h180493[46] &&
	      !sfdres__h180493[45] &&
	      !sfdres__h180493[44] &&
	      !sfdres__h180493[43] &&
	      !sfdres__h180493[42] &&
	      !sfdres__h180493[41] &&
	      !sfdres__h180493[40] &&
	      !sfdres__h180493[39] &&
	      !sfdres__h180493[38] &&
	      !sfdres__h180493[37] &&
	      !sfdres__h180493[36] &&
	      !sfdres__h180493[35] &&
	      !sfdres__h180493[34] &&
	      !sfdres__h180493[33] &&
	      !sfdres__h180493[32] &&
	      !sfdres__h180493[31] &&
	      !sfdres__h180493[30] &&
	      !sfdres__h180493[29] &&
	      !sfdres__h180493[28] &&
	      !sfdres__h180493[27] &&
	      !sfdres__h180493[26] &&
	      !sfdres__h180493[25] &&
	      !sfdres__h180493[24] &&
	      !sfdres__h180493[23] &&
	      !sfdres__h180493[22] &&
	      !sfdres__h180493[21] &&
	      !sfdres__h180493[20] &&
	      !sfdres__h180493[19] &&
	      !sfdres__h180493[18] &&
	      !sfdres__h180493[17] &&
	      !sfdres__h180493[16] &&
	      !sfdres__h180493[15] &&
	      !sfdres__h180493[14] &&
	      !sfdres__h180493[13] &&
	      !sfdres__h180493[12] &&
	      !sfdres__h180493[11] &&
	      !sfdres__h180493[10] &&
	      !sfdres__h180493[9] &&
	      !sfdres__h180493[8] &&
	      !sfdres__h180493[7] &&
	      !sfdres__h180493[6] &&
	      !sfdres__h180493[5] &&
	      !sfdres__h180493[4] &&
	      !sfdres__h180493[3] &&
	      !sfdres__h180493[2] &&
	      !sfdres__h180493[1] &&
	      !sfdres__h180493[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d2100) ?
	       8'd0 :
	       _theResult___fst_exp__h188974 ;
  assign _theResult___fst_exp__h188983 =
	     (!sfdres__h180493[47] && sfdres__h180493[46]) ?
	       _theResult___fst_exp__h188935 :
	       _theResult___fst_exp__h188980 ;
  assign _theResult___fst_exp__h200320 =
	     sfdin__h195463[27] ?
	       _theResult___fst_exp__h200348 :
	       _theResult___fst_exp__h200411 ;
  assign _theResult___fst_exp__h200323 =
	     (sfdin__h195463[27] &&
	      IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_5_ETC___d2577 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h200320 ;
  assign _theResult___fst_exp__h200348 =
	     (din_exp__h200280 == 8'd0) ? 8'd2 : din_exp__h200280 + 8'd1 ;
  assign _theResult___fst_exp__h200363 =
	     (din_exp__h200280 == 8'd0) ? 8'd1 : din_exp__h200280 ;
  assign _theResult___fst_exp__h200402 =
	     din_exp__h200280 -
	     { 3'd0,
	       IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_31__ETC___d2694 } ;
  assign _theResult___fst_exp__h200408 =
	     (!sfdin__h195463[27] && !sfdin__h195463[26] &&
	      !sfdin__h195463[25] &&
	      !sfdin__h195463[24] &&
	      !sfdin__h195463[23] &&
	      !sfdin__h195463[22] &&
	      !sfdin__h195463[21] &&
	      !sfdin__h195463[20] &&
	      !sfdin__h195463[19] &&
	      !sfdin__h195463[18] &&
	      !sfdin__h195463[17] &&
	      !sfdin__h195463[16] &&
	      !sfdin__h195463[15] &&
	      !sfdin__h195463[14] &&
	      !sfdin__h195463[13] &&
	      !sfdin__h195463[12] &&
	      !sfdin__h195463[11] &&
	      !sfdin__h195463[10] &&
	      !sfdin__h195463[9] &&
	      !sfdin__h195463[8] &&
	      !sfdin__h195463[7] &&
	      !sfdin__h195463[6] &&
	      !sfdin__h195463[5] &&
	      !sfdin__h195463[4] &&
	      !sfdin__h195463[3] &&
	      !sfdin__h195463[2] &&
	      !sfdin__h195463[1] &&
	      !sfdin__h195463[0] ||
	      !_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage2_x_51_ETC___d2697) ?
	       8'd0 :
	       _theResult___fst_exp__h200402 ;
  assign _theResult___fst_exp__h200411 =
	     (!sfdin__h195463[27] && sfdin__h195463[26]) ?
	       _theResult___fst_exp__h200363 :
	       _theResult___fst_exp__h200408 ;
  assign _theResult___fst_exp__h200896 =
	     (_theResult___snd_fst_exp__h200329 == 8'd255 ||
	      guard__h195450 == 2'b0 ||
	      guard__h195450 == 2'b01) ?
	       _theResult___snd_fst_exp__h200329 :
	       CASE_guard95450_0b10_out_exp00880_0b11_theResu_ETC__q49 ;
  assign _theResult___fst_exp__h212935 =
	     sfdres__h204536[47] ?
	       _theResult___fst_exp__h212963 :
	       _theResult___fst_exp__h213026 ;
  assign _theResult___fst_exp__h212938 =
	     (sfdres__h204536[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d2894 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h212935 ;
  assign _theResult___fst_exp__h212963 =
	     (din_exp__h212853 == 8'd0) ? 8'd2 : din_exp__h212853 + 8'd1 ;
  assign _theResult___fst_exp__h212978 =
	     (din_exp__h212853 == 8'd0) ? 8'd1 : din_exp__h212853 ;
  assign _theResult___fst_exp__h213017 =
	     din_exp__h212853 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3091 } ;
  assign _theResult___fst_exp__h213023 =
	     (!sfdres__h204536[47] && !sfdres__h204536[46] &&
	      !sfdres__h204536[45] &&
	      !sfdres__h204536[44] &&
	      !sfdres__h204536[43] &&
	      !sfdres__h204536[42] &&
	      !sfdres__h204536[41] &&
	      !sfdres__h204536[40] &&
	      !sfdres__h204536[39] &&
	      !sfdres__h204536[38] &&
	      !sfdres__h204536[37] &&
	      !sfdres__h204536[36] &&
	      !sfdres__h204536[35] &&
	      !sfdres__h204536[34] &&
	      !sfdres__h204536[33] &&
	      !sfdres__h204536[32] &&
	      !sfdres__h204536[31] &&
	      !sfdres__h204536[30] &&
	      !sfdres__h204536[29] &&
	      !sfdres__h204536[28] &&
	      !sfdres__h204536[27] &&
	      !sfdres__h204536[26] &&
	      !sfdres__h204536[25] &&
	      !sfdres__h204536[24] &&
	      !sfdres__h204536[23] &&
	      !sfdres__h204536[22] &&
	      !sfdres__h204536[21] &&
	      !sfdres__h204536[20] &&
	      !sfdres__h204536[19] &&
	      !sfdres__h204536[18] &&
	      !sfdres__h204536[17] &&
	      !sfdres__h204536[16] &&
	      !sfdres__h204536[15] &&
	      !sfdres__h204536[14] &&
	      !sfdres__h204536[13] &&
	      !sfdres__h204536[12] &&
	      !sfdres__h204536[11] &&
	      !sfdres__h204536[10] &&
	      !sfdres__h204536[9] &&
	      !sfdres__h204536[8] &&
	      !sfdres__h204536[7] &&
	      !sfdres__h204536[6] &&
	      !sfdres__h204536[5] &&
	      !sfdres__h204536[4] &&
	      !sfdres__h204536[3] &&
	      !sfdres__h204536[2] &&
	      !sfdres__h204536[1] &&
	      !sfdres__h204536[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d3094) ?
	       8'd0 :
	       _theResult___fst_exp__h213017 ;
  assign _theResult___fst_exp__h213026 =
	     (!sfdres__h204536[47] && sfdres__h204536[46]) ?
	       _theResult___fst_exp__h212978 :
	       _theResult___fst_exp__h213023 ;
  assign _theResult___fst_exp__h213536 =
	     (_theResult___snd_fst_exp__h212944 == 8'd255 ||
	      guard__h204855 == 2'b0 ||
	      guard__h204855 == 2'b01) ?
	       _theResult___snd_fst_exp__h212944 :
	       CASE_guard04855_0b10_out_exp13520_0b11_theResu_ETC__q55 ;
  assign _theResult___fst_exp__h229293 =
	     sfdres__h220827[47] ?
	       _theResult___fst_exp__h229321 :
	       _theResult___fst_exp__h229384 ;
  assign _theResult___fst_exp__h229296 =
	     (sfdres__h220827[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3236 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h229293 ;
  assign _theResult___fst_exp__h229321 =
	     (din_exp__h229211 == 8'd0) ? 8'd2 : din_exp__h229211 + 8'd1 ;
  assign _theResult___fst_exp__h229336 =
	     (din_exp__h229211 == 8'd0) ? 8'd1 : din_exp__h229211 ;
  assign _theResult___fst_exp__h229375 =
	     din_exp__h229211 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3433 } ;
  assign _theResult___fst_exp__h229381 =
	     (!sfdres__h220827[47] && !sfdres__h220827[46] &&
	      !sfdres__h220827[45] &&
	      !sfdres__h220827[44] &&
	      !sfdres__h220827[43] &&
	      !sfdres__h220827[42] &&
	      !sfdres__h220827[41] &&
	      !sfdres__h220827[40] &&
	      !sfdres__h220827[39] &&
	      !sfdres__h220827[38] &&
	      !sfdres__h220827[37] &&
	      !sfdres__h220827[36] &&
	      !sfdres__h220827[35] &&
	      !sfdres__h220827[34] &&
	      !sfdres__h220827[33] &&
	      !sfdres__h220827[32] &&
	      !sfdres__h220827[31] &&
	      !sfdres__h220827[30] &&
	      !sfdres__h220827[29] &&
	      !sfdres__h220827[28] &&
	      !sfdres__h220827[27] &&
	      !sfdres__h220827[26] &&
	      !sfdres__h220827[25] &&
	      !sfdres__h220827[24] &&
	      !sfdres__h220827[23] &&
	      !sfdres__h220827[22] &&
	      !sfdres__h220827[21] &&
	      !sfdres__h220827[20] &&
	      !sfdres__h220827[19] &&
	      !sfdres__h220827[18] &&
	      !sfdres__h220827[17] &&
	      !sfdres__h220827[16] &&
	      !sfdres__h220827[15] &&
	      !sfdres__h220827[14] &&
	      !sfdres__h220827[13] &&
	      !sfdres__h220827[12] &&
	      !sfdres__h220827[11] &&
	      !sfdres__h220827[10] &&
	      !sfdres__h220827[9] &&
	      !sfdres__h220827[8] &&
	      !sfdres__h220827[7] &&
	      !sfdres__h220827[6] &&
	      !sfdres__h220827[5] &&
	      !sfdres__h220827[4] &&
	      !sfdres__h220827[3] &&
	      !sfdres__h220827[2] &&
	      !sfdres__h220827[1] &&
	      !sfdres__h220827[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d3436) ?
	       8'd0 :
	       _theResult___fst_exp__h229375 ;
  assign _theResult___fst_exp__h229384 =
	     (!sfdres__h220827[47] && sfdres__h220827[46]) ?
	       _theResult___fst_exp__h229336 :
	       _theResult___fst_exp__h229381 ;
  assign _theResult___fst_exp__h229891 =
	     (_theResult___snd_fst_exp__h229302 == 8'd255 ||
	      guard__h221140 == 2'b0 ||
	      guard__h221140 == 2'b01) ?
	       _theResult___snd_fst_exp__h229302 :
	       CASE_guard21140_0b10_out_exp29875_0b11_theResu_ETC__q61 ;
  assign _theResult___fst_exp__h237928 =
	     sfdin__h232818[27] ?
	       _theResult___fst_exp__h237956 :
	       _theResult___fst_exp__h238019 ;
  assign _theResult___fst_exp__h237931 =
	     (sfdin__h232818[27] &&
	      IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3637 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h237928 ;
  assign _theResult___fst_exp__h237956 =
	     (din_exp__h237867 == 8'd0) ? 8'd2 : din_exp__h237867 + 8'd1 ;
  assign _theResult___fst_exp__h237971 =
	     (din_exp__h237867 == 8'd0) ? 8'd1 : din_exp__h237867 ;
  assign _theResult___fst_exp__h238010 =
	     din_exp__h237867 -
	     { 3'd0,
	       IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3754 } ;
  assign _theResult___fst_exp__h238016 =
	     (!sfdin__h232818[27] && !sfdin__h232818[26] &&
	      !sfdin__h232818[25] &&
	      !sfdin__h232818[24] &&
	      !sfdin__h232818[23] &&
	      !sfdin__h232818[22] &&
	      !sfdin__h232818[21] &&
	      !sfdin__h232818[20] &&
	      !sfdin__h232818[19] &&
	      !sfdin__h232818[18] &&
	      !sfdin__h232818[17] &&
	      !sfdin__h232818[16] &&
	      !sfdin__h232818[15] &&
	      !sfdin__h232818[14] &&
	      !sfdin__h232818[13] &&
	      !sfdin__h232818[12] &&
	      !sfdin__h232818[11] &&
	      !sfdin__h232818[10] &&
	      !sfdin__h232818[9] &&
	      !sfdin__h232818[8] &&
	      !sfdin__h232818[7] &&
	      !sfdin__h232818[6] &&
	      !sfdin__h232818[5] &&
	      !sfdin__h232818[4] &&
	      !sfdin__h232818[3] &&
	      !sfdin__h232818[2] &&
	      !sfdin__h232818[1] &&
	      !sfdin__h232818[0] ||
	      !_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_ETC___d3757) ?
	       8'd0 :
	       _theResult___fst_exp__h238010 ;
  assign _theResult___fst_exp__h238019 =
	     (!sfdin__h232818[27] && sfdin__h232818[26]) ?
	       _theResult___fst_exp__h237971 :
	       _theResult___fst_exp__h238016 ;
  assign _theResult___fst_exp__h238509 =
	     (_theResult___snd_fst_exp__h237937 == 8'd255 ||
	      guard__h232805 == 2'b0 ||
	      guard__h232805 == 2'b01) ?
	       _theResult___snd_fst_exp__h237937 :
	       CASE_guard32805_0b10_out_exp38493_0b11_theResu_ETC__q68 ;
  assign _theResult___fst_exp__h24960 =
	     sfdres__h16566[47] ?
	       _theResult___fst_exp__h24988 :
	       _theResult___fst_exp__h25051 ;
  assign _theResult___fst_exp__h24963 =
	     (sfdres__h16566[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d404 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h24960 ;
  assign _theResult___fst_exp__h24988 =
	     (din_exp__h24878 == 8'd0) ? 8'd2 : din_exp__h24878 + 8'd1 ;
  assign _theResult___fst_exp__h25003 =
	     (din_exp__h24878 == 8'd0) ? 8'd1 : din_exp__h24878 ;
  assign _theResult___fst_exp__h25042 =
	     din_exp__h24878 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d601 } ;
  assign _theResult___fst_exp__h25048 =
	     (!sfdres__h16566[47] && !sfdres__h16566[46] &&
	      !sfdres__h16566[45] &&
	      !sfdres__h16566[44] &&
	      !sfdres__h16566[43] &&
	      !sfdres__h16566[42] &&
	      !sfdres__h16566[41] &&
	      !sfdres__h16566[40] &&
	      !sfdres__h16566[39] &&
	      !sfdres__h16566[38] &&
	      !sfdres__h16566[37] &&
	      !sfdres__h16566[36] &&
	      !sfdres__h16566[35] &&
	      !sfdres__h16566[34] &&
	      !sfdres__h16566[33] &&
	      !sfdres__h16566[32] &&
	      !sfdres__h16566[31] &&
	      !sfdres__h16566[30] &&
	      !sfdres__h16566[29] &&
	      !sfdres__h16566[28] &&
	      !sfdres__h16566[27] &&
	      !sfdres__h16566[26] &&
	      !sfdres__h16566[25] &&
	      !sfdres__h16566[24] &&
	      !sfdres__h16566[23] &&
	      !sfdres__h16566[22] &&
	      !sfdres__h16566[21] &&
	      !sfdres__h16566[20] &&
	      !sfdres__h16566[19] &&
	      !sfdres__h16566[18] &&
	      !sfdres__h16566[17] &&
	      !sfdres__h16566[16] &&
	      !sfdres__h16566[15] &&
	      !sfdres__h16566[14] &&
	      !sfdres__h16566[13] &&
	      !sfdres__h16566[12] &&
	      !sfdres__h16566[11] &&
	      !sfdres__h16566[10] &&
	      !sfdres__h16566[9] &&
	      !sfdres__h16566[8] &&
	      !sfdres__h16566[7] &&
	      !sfdres__h16566[6] &&
	      !sfdres__h16566[5] &&
	      !sfdres__h16566[4] &&
	      !sfdres__h16566[3] &&
	      !sfdres__h16566[2] &&
	      !sfdres__h16566[1] &&
	      !sfdres__h16566[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_factor_s1_ETC___d604) ?
	       8'd0 :
	       _theResult___fst_exp__h25042 ;
  assign _theResult___fst_exp__h25051 =
	     (!sfdres__h16566[47] && sfdres__h16566[46]) ?
	       _theResult___fst_exp__h25003 :
	       _theResult___fst_exp__h25048 ;
  assign _theResult___fst_exp__h254632 =
	     sfdres__h246233[47] ?
	       _theResult___fst_exp__h254660 :
	       _theResult___fst_exp__h254723 ;
  assign _theResult___fst_exp__h254635 =
	     (sfdres__h246233[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4005 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h254632 ;
  assign _theResult___fst_exp__h254660 =
	     (din_exp__h254550 == 8'd0) ? 8'd2 : din_exp__h254550 + 8'd1 ;
  assign _theResult___fst_exp__h254675 =
	     (din_exp__h254550 == 8'd0) ? 8'd1 : din_exp__h254550 ;
  assign _theResult___fst_exp__h254714 =
	     din_exp__h254550 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4202 } ;
  assign _theResult___fst_exp__h254720 =
	     (!sfdres__h246233[47] && !sfdres__h246233[46] &&
	      !sfdres__h246233[45] &&
	      !sfdres__h246233[44] &&
	      !sfdres__h246233[43] &&
	      !sfdres__h246233[42] &&
	      !sfdres__h246233[41] &&
	      !sfdres__h246233[40] &&
	      !sfdres__h246233[39] &&
	      !sfdres__h246233[38] &&
	      !sfdres__h246233[37] &&
	      !sfdres__h246233[36] &&
	      !sfdres__h246233[35] &&
	      !sfdres__h246233[34] &&
	      !sfdres__h246233[33] &&
	      !sfdres__h246233[32] &&
	      !sfdres__h246233[31] &&
	      !sfdres__h246233[30] &&
	      !sfdres__h246233[29] &&
	      !sfdres__h246233[28] &&
	      !sfdres__h246233[27] &&
	      !sfdres__h246233[26] &&
	      !sfdres__h246233[25] &&
	      !sfdres__h246233[24] &&
	      !sfdres__h246233[23] &&
	      !sfdres__h246233[22] &&
	      !sfdres__h246233[21] &&
	      !sfdres__h246233[20] &&
	      !sfdres__h246233[19] &&
	      !sfdres__h246233[18] &&
	      !sfdres__h246233[17] &&
	      !sfdres__h246233[16] &&
	      !sfdres__h246233[15] &&
	      !sfdres__h246233[14] &&
	      !sfdres__h246233[13] &&
	      !sfdres__h246233[12] &&
	      !sfdres__h246233[11] &&
	      !sfdres__h246233[10] &&
	      !sfdres__h246233[9] &&
	      !sfdres__h246233[8] &&
	      !sfdres__h246233[7] &&
	      !sfdres__h246233[6] &&
	      !sfdres__h246233[5] &&
	      !sfdres__h246233[4] &&
	      !sfdres__h246233[3] &&
	      !sfdres__h246233[2] &&
	      !sfdres__h246233[1] &&
	      !sfdres__h246233[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d4205) ?
	       8'd0 :
	       _theResult___fst_exp__h254714 ;
  assign _theResult___fst_exp__h254723 =
	     (!sfdres__h246233[47] && sfdres__h246233[46]) ?
	       _theResult___fst_exp__h254675 :
	       _theResult___fst_exp__h254720 ;
  assign _theResult___fst_exp__h255233 =
	     (_theResult___snd_fst_exp__h254641 == 8'd255 ||
	      guard__h246552 == 2'b0 ||
	      guard__h246552 == 2'b01) ?
	       _theResult___snd_fst_exp__h254641 :
	       CASE_guard46552_0b10_out_exp55217_0b11_theResu_ETC__q74 ;
  assign _theResult___fst_exp__h269783 =
	     sfdres__h261358[47] ?
	       _theResult___fst_exp__h269811 :
	       _theResult___fst_exp__h269874 ;
  assign _theResult___fst_exp__h269786 =
	     (sfdres__h261358[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d4359 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h269783 ;
  assign _theResult___fst_exp__h269811 =
	     (din_exp__h269701 == 8'd0) ? 8'd2 : din_exp__h269701 + 8'd1 ;
  assign _theResult___fst_exp__h269826 =
	     (din_exp__h269701 == 8'd0) ? 8'd1 : din_exp__h269701 ;
  assign _theResult___fst_exp__h269865 =
	     din_exp__h269701 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d4556 } ;
  assign _theResult___fst_exp__h269871 =
	     (!sfdres__h261358[47] && !sfdres__h261358[46] &&
	      !sfdres__h261358[45] &&
	      !sfdres__h261358[44] &&
	      !sfdres__h261358[43] &&
	      !sfdres__h261358[42] &&
	      !sfdres__h261358[41] &&
	      !sfdres__h261358[40] &&
	      !sfdres__h261358[39] &&
	      !sfdres__h261358[38] &&
	      !sfdres__h261358[37] &&
	      !sfdres__h261358[36] &&
	      !sfdres__h261358[35] &&
	      !sfdres__h261358[34] &&
	      !sfdres__h261358[33] &&
	      !sfdres__h261358[32] &&
	      !sfdres__h261358[31] &&
	      !sfdres__h261358[30] &&
	      !sfdres__h261358[29] &&
	      !sfdres__h261358[28] &&
	      !sfdres__h261358[27] &&
	      !sfdres__h261358[26] &&
	      !sfdres__h261358[25] &&
	      !sfdres__h261358[24] &&
	      !sfdres__h261358[23] &&
	      !sfdres__h261358[22] &&
	      !sfdres__h261358[21] &&
	      !sfdres__h261358[20] &&
	      !sfdres__h261358[19] &&
	      !sfdres__h261358[18] &&
	      !sfdres__h261358[17] &&
	      !sfdres__h261358[16] &&
	      !sfdres__h261358[15] &&
	      !sfdres__h261358[14] &&
	      !sfdres__h261358[13] &&
	      !sfdres__h261358[12] &&
	      !sfdres__h261358[11] &&
	      !sfdres__h261358[10] &&
	      !sfdres__h261358[9] &&
	      !sfdres__h261358[8] &&
	      !sfdres__h261358[7] &&
	      !sfdres__h261358[6] &&
	      !sfdres__h261358[5] &&
	      !sfdres__h261358[4] &&
	      !sfdres__h261358[3] &&
	      !sfdres__h261358[2] &&
	      !sfdres__h261358[1] &&
	      !sfdres__h261358[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d4559) ?
	       8'd0 :
	       _theResult___fst_exp__h269865 ;
  assign _theResult___fst_exp__h269874 =
	     (!sfdres__h261358[47] && sfdres__h261358[46]) ?
	       _theResult___fst_exp__h269826 :
	       _theResult___fst_exp__h269871 ;
  assign _theResult___fst_exp__h270384 =
	     (_theResult___snd_fst_exp__h269792 == 8'd255 ||
	      guard__h261677 == 2'b0 ||
	      guard__h261677 == 2'b01) ?
	       _theResult___snd_fst_exp__h269792 :
	       CASE_guard61677_0b10_out_exp70368_0b11_theResu_ETC__q80 ;
  assign _theResult___fst_exp__h286354 =
	     sfdres__h277867[47] ?
	       _theResult___fst_exp__h286382 :
	       _theResult___fst_exp__h286445 ;
  assign _theResult___fst_exp__h286357 =
	     (sfdres__h277867[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d4708 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h286354 ;
  assign _theResult___fst_exp__h286382 =
	     (din_exp__h286272 == 8'd0) ? 8'd2 : din_exp__h286272 + 8'd1 ;
  assign _theResult___fst_exp__h286397 =
	     (din_exp__h286272 == 8'd0) ? 8'd1 : din_exp__h286272 ;
  assign _theResult___fst_exp__h286436 =
	     din_exp__h286272 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d4905 } ;
  assign _theResult___fst_exp__h286442 =
	     (!sfdres__h277867[47] && !sfdres__h277867[46] &&
	      !sfdres__h277867[45] &&
	      !sfdres__h277867[44] &&
	      !sfdres__h277867[43] &&
	      !sfdres__h277867[42] &&
	      !sfdres__h277867[41] &&
	      !sfdres__h277867[40] &&
	      !sfdres__h277867[39] &&
	      !sfdres__h277867[38] &&
	      !sfdres__h277867[37] &&
	      !sfdres__h277867[36] &&
	      !sfdres__h277867[35] &&
	      !sfdres__h277867[34] &&
	      !sfdres__h277867[33] &&
	      !sfdres__h277867[32] &&
	      !sfdres__h277867[31] &&
	      !sfdres__h277867[30] &&
	      !sfdres__h277867[29] &&
	      !sfdres__h277867[28] &&
	      !sfdres__h277867[27] &&
	      !sfdres__h277867[26] &&
	      !sfdres__h277867[25] &&
	      !sfdres__h277867[24] &&
	      !sfdres__h277867[23] &&
	      !sfdres__h277867[22] &&
	      !sfdres__h277867[21] &&
	      !sfdres__h277867[20] &&
	      !sfdres__h277867[19] &&
	      !sfdres__h277867[18] &&
	      !sfdres__h277867[17] &&
	      !sfdres__h277867[16] &&
	      !sfdres__h277867[15] &&
	      !sfdres__h277867[14] &&
	      !sfdres__h277867[13] &&
	      !sfdres__h277867[12] &&
	      !sfdres__h277867[11] &&
	      !sfdres__h277867[10] &&
	      !sfdres__h277867[9] &&
	      !sfdres__h277867[8] &&
	      !sfdres__h277867[7] &&
	      !sfdres__h277867[6] &&
	      !sfdres__h277867[5] &&
	      !sfdres__h277867[4] &&
	      !sfdres__h277867[3] &&
	      !sfdres__h277867[2] &&
	      !sfdres__h277867[1] &&
	      !sfdres__h277867[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d4908) ?
	       8'd0 :
	       _theResult___fst_exp__h286436 ;
  assign _theResult___fst_exp__h286445 =
	     (!sfdres__h277867[47] && sfdres__h277867[46]) ?
	       _theResult___fst_exp__h286397 :
	       _theResult___fst_exp__h286442 ;
  assign _theResult___fst_exp__h286952 =
	     (_theResult___snd_fst_exp__h286363 == 8'd255 ||
	      guard__h278180 == 2'b0 ||
	      guard__h278180 == 2'b01) ?
	       _theResult___snd_fst_exp__h286363 :
	       CASE_guard78180_0b10_out_exp86936_0b11_theResu_ETC__q86 ;
  assign _theResult___fst_exp__h296347 =
	     sfdin__h290939[27] ?
	       _theResult___fst_exp__h296375 :
	       _theResult___fst_exp__h296438 ;
  assign _theResult___fst_exp__h296350 =
	     (sfdin__h290939[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5154 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h296347 ;
  assign _theResult___fst_exp__h296375 =
	     (din_exp__h296274 == 8'd0) ? 8'd2 : din_exp__h296274 + 8'd1 ;
  assign _theResult___fst_exp__h296390 =
	     (din_exp__h296274 == 8'd0) ? 8'd1 : din_exp__h296274 ;
  assign _theResult___fst_exp__h296429 =
	     din_exp__h296274 -
	     { 3'd0,
	       IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d5271 } ;
  assign _theResult___fst_exp__h296435 =
	     (!sfdin__h290939[27] && !sfdin__h290939[26] &&
	      !sfdin__h290939[25] &&
	      !sfdin__h290939[24] &&
	      !sfdin__h290939[23] &&
	      !sfdin__h290939[22] &&
	      !sfdin__h290939[21] &&
	      !sfdin__h290939[20] &&
	      !sfdin__h290939[19] &&
	      !sfdin__h290939[18] &&
	      !sfdin__h290939[17] &&
	      !sfdin__h290939[16] &&
	      !sfdin__h290939[15] &&
	      !sfdin__h290939[14] &&
	      !sfdin__h290939[13] &&
	      !sfdin__h290939[12] &&
	      !sfdin__h290939[11] &&
	      !sfdin__h290939[10] &&
	      !sfdin__h290939[9] &&
	      !sfdin__h290939[8] &&
	      !sfdin__h290939[7] &&
	      !sfdin__h290939[6] &&
	      !sfdin__h290939[5] &&
	      !sfdin__h290939[4] &&
	      !sfdin__h290939[3] &&
	      !sfdin__h290939[2] &&
	      !sfdin__h290939[1] &&
	      !sfdin__h290939[0] ||
	      !_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_ETC___d5274) ?
	       8'd0 :
	       _theResult___fst_exp__h296429 ;
  assign _theResult___fst_exp__h296438 =
	     (!sfdin__h290939[27] && sfdin__h290939[26]) ?
	       _theResult___fst_exp__h296390 :
	       _theResult___fst_exp__h296435 ;
  assign _theResult___fst_exp__h296928 =
	     (_theResult___snd_fst_exp__h296356 == 8'd255 ||
	      guard__h290926 == 2'b0 ||
	      guard__h290926 == 2'b01) ?
	       _theResult___snd_fst_exp__h296356 :
	       CASE_guard90926_0b10_out_exp96912_0b11_theResu_ETC__q93 ;
  assign _theResult___fst_exp__h314066 =
	     sfdres__h305667[47] ?
	       _theResult___fst_exp__h314094 :
	       _theResult___fst_exp__h314157 ;
  assign _theResult___fst_exp__h314069 =
	     (sfdres__h305667[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d5538 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h314066 ;
  assign _theResult___fst_exp__h314094 =
	     (din_exp__h313984 == 8'd0) ? 8'd2 : din_exp__h313984 + 8'd1 ;
  assign _theResult___fst_exp__h314109 =
	     (din_exp__h313984 == 8'd0) ? 8'd1 : din_exp__h313984 ;
  assign _theResult___fst_exp__h314148 =
	     din_exp__h313984 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d5735 } ;
  assign _theResult___fst_exp__h314154 =
	     (!sfdres__h305667[47] && !sfdres__h305667[46] &&
	      !sfdres__h305667[45] &&
	      !sfdres__h305667[44] &&
	      !sfdres__h305667[43] &&
	      !sfdres__h305667[42] &&
	      !sfdres__h305667[41] &&
	      !sfdres__h305667[40] &&
	      !sfdres__h305667[39] &&
	      !sfdres__h305667[38] &&
	      !sfdres__h305667[37] &&
	      !sfdres__h305667[36] &&
	      !sfdres__h305667[35] &&
	      !sfdres__h305667[34] &&
	      !sfdres__h305667[33] &&
	      !sfdres__h305667[32] &&
	      !sfdres__h305667[31] &&
	      !sfdres__h305667[30] &&
	      !sfdres__h305667[29] &&
	      !sfdres__h305667[28] &&
	      !sfdres__h305667[27] &&
	      !sfdres__h305667[26] &&
	      !sfdres__h305667[25] &&
	      !sfdres__h305667[24] &&
	      !sfdres__h305667[23] &&
	      !sfdres__h305667[22] &&
	      !sfdres__h305667[21] &&
	      !sfdres__h305667[20] &&
	      !sfdres__h305667[19] &&
	      !sfdres__h305667[18] &&
	      !sfdres__h305667[17] &&
	      !sfdres__h305667[16] &&
	      !sfdres__h305667[15] &&
	      !sfdres__h305667[14] &&
	      !sfdres__h305667[13] &&
	      !sfdres__h305667[12] &&
	      !sfdres__h305667[11] &&
	      !sfdres__h305667[10] &&
	      !sfdres__h305667[9] &&
	      !sfdres__h305667[8] &&
	      !sfdres__h305667[7] &&
	      !sfdres__h305667[6] &&
	      !sfdres__h305667[5] &&
	      !sfdres__h305667[4] &&
	      !sfdres__h305667[3] &&
	      !sfdres__h305667[2] &&
	      !sfdres__h305667[1] &&
	      !sfdres__h305667[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d5738) ?
	       8'd0 :
	       _theResult___fst_exp__h314148 ;
  assign _theResult___fst_exp__h314157 =
	     (!sfdres__h305667[47] && sfdres__h305667[46]) ?
	       _theResult___fst_exp__h314109 :
	       _theResult___fst_exp__h314154 ;
  assign _theResult___fst_exp__h314667 =
	     (_theResult___snd_fst_exp__h314075 == 8'd255 ||
	      guard__h305986 == 2'b0 ||
	      guard__h305986 == 2'b01) ?
	       _theResult___snd_fst_exp__h314075 :
	       CASE_guard05986_0b10_out_exp14651_0b11_theResu_ETC__q99 ;
  assign _theResult___fst_exp__h329217 =
	     sfdres__h320792[47] ?
	       _theResult___fst_exp__h329245 :
	       _theResult___fst_exp__h329308 ;
  assign _theResult___fst_exp__h329220 =
	     (sfdres__h320792[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5892 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h329217 ;
  assign _theResult___fst_exp__h329245 =
	     (din_exp__h329135 == 8'd0) ? 8'd2 : din_exp__h329135 + 8'd1 ;
  assign _theResult___fst_exp__h329260 =
	     (din_exp__h329135 == 8'd0) ? 8'd1 : din_exp__h329135 ;
  assign _theResult___fst_exp__h329299 =
	     din_exp__h329135 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6089 } ;
  assign _theResult___fst_exp__h329305 =
	     (!sfdres__h320792[47] && !sfdres__h320792[46] &&
	      !sfdres__h320792[45] &&
	      !sfdres__h320792[44] &&
	      !sfdres__h320792[43] &&
	      !sfdres__h320792[42] &&
	      !sfdres__h320792[41] &&
	      !sfdres__h320792[40] &&
	      !sfdres__h320792[39] &&
	      !sfdres__h320792[38] &&
	      !sfdres__h320792[37] &&
	      !sfdres__h320792[36] &&
	      !sfdres__h320792[35] &&
	      !sfdres__h320792[34] &&
	      !sfdres__h320792[33] &&
	      !sfdres__h320792[32] &&
	      !sfdres__h320792[31] &&
	      !sfdres__h320792[30] &&
	      !sfdres__h320792[29] &&
	      !sfdres__h320792[28] &&
	      !sfdres__h320792[27] &&
	      !sfdres__h320792[26] &&
	      !sfdres__h320792[25] &&
	      !sfdres__h320792[24] &&
	      !sfdres__h320792[23] &&
	      !sfdres__h320792[22] &&
	      !sfdres__h320792[21] &&
	      !sfdres__h320792[20] &&
	      !sfdres__h320792[19] &&
	      !sfdres__h320792[18] &&
	      !sfdres__h320792[17] &&
	      !sfdres__h320792[16] &&
	      !sfdres__h320792[15] &&
	      !sfdres__h320792[14] &&
	      !sfdres__h320792[13] &&
	      !sfdres__h320792[12] &&
	      !sfdres__h320792[11] &&
	      !sfdres__h320792[10] &&
	      !sfdres__h320792[9] &&
	      !sfdres__h320792[8] &&
	      !sfdres__h320792[7] &&
	      !sfdres__h320792[6] &&
	      !sfdres__h320792[5] &&
	      !sfdres__h320792[4] &&
	      !sfdres__h320792[3] &&
	      !sfdres__h320792[2] &&
	      !sfdres__h320792[1] &&
	      !sfdres__h320792[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d6092) ?
	       8'd0 :
	       _theResult___fst_exp__h329299 ;
  assign _theResult___fst_exp__h329308 =
	     (!sfdres__h320792[47] && sfdres__h320792[46]) ?
	       _theResult___fst_exp__h329260 :
	       _theResult___fst_exp__h329305 ;
  assign _theResult___fst_exp__h329818 =
	     (_theResult___snd_fst_exp__h329226 == 8'd255 ||
	      guard__h321111 == 2'b0 ||
	      guard__h321111 == 2'b01) ?
	       _theResult___snd_fst_exp__h329226 :
	       CASE_guard21111_0b10_out_exp29802_0b11_theResu_ETC__q105 ;
  assign _theResult___fst_exp__h344582 =
	     sfdres__h336135[47] ?
	       _theResult___fst_exp__h344610 :
	       _theResult___fst_exp__h344673 ;
  assign _theResult___fst_exp__h344585 =
	     (sfdres__h336135[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d6254 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h344582 ;
  assign _theResult___fst_exp__h344610 =
	     (din_exp__h344500 == 8'd0) ? 8'd2 : din_exp__h344500 + 8'd1 ;
  assign _theResult___fst_exp__h344625 =
	     (din_exp__h344500 == 8'd0) ? 8'd1 : din_exp__h344500 ;
  assign _theResult___fst_exp__h344664 =
	     din_exp__h344500 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d6451 } ;
  assign _theResult___fst_exp__h344670 =
	     (!sfdres__h336135[47] && !sfdres__h336135[46] &&
	      !sfdres__h336135[45] &&
	      !sfdres__h336135[44] &&
	      !sfdres__h336135[43] &&
	      !sfdres__h336135[42] &&
	      !sfdres__h336135[41] &&
	      !sfdres__h336135[40] &&
	      !sfdres__h336135[39] &&
	      !sfdres__h336135[38] &&
	      !sfdres__h336135[37] &&
	      !sfdres__h336135[36] &&
	      !sfdres__h336135[35] &&
	      !sfdres__h336135[34] &&
	      !sfdres__h336135[33] &&
	      !sfdres__h336135[32] &&
	      !sfdres__h336135[31] &&
	      !sfdres__h336135[30] &&
	      !sfdres__h336135[29] &&
	      !sfdres__h336135[28] &&
	      !sfdres__h336135[27] &&
	      !sfdres__h336135[26] &&
	      !sfdres__h336135[25] &&
	      !sfdres__h336135[24] &&
	      !sfdres__h336135[23] &&
	      !sfdres__h336135[22] &&
	      !sfdres__h336135[21] &&
	      !sfdres__h336135[20] &&
	      !sfdres__h336135[19] &&
	      !sfdres__h336135[18] &&
	      !sfdres__h336135[17] &&
	      !sfdres__h336135[16] &&
	      !sfdres__h336135[15] &&
	      !sfdres__h336135[14] &&
	      !sfdres__h336135[13] &&
	      !sfdres__h336135[12] &&
	      !sfdres__h336135[11] &&
	      !sfdres__h336135[10] &&
	      !sfdres__h336135[9] &&
	      !sfdres__h336135[8] &&
	      !sfdres__h336135[7] &&
	      !sfdres__h336135[6] &&
	      !sfdres__h336135[5] &&
	      !sfdres__h336135[4] &&
	      !sfdres__h336135[3] &&
	      !sfdres__h336135[2] &&
	      !sfdres__h336135[1] &&
	      !sfdres__h336135[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d6454) ?
	       8'd0 :
	       _theResult___fst_exp__h344664 ;
  assign _theResult___fst_exp__h344673 =
	     (!sfdres__h336135[47] && sfdres__h336135[46]) ?
	       _theResult___fst_exp__h344625 :
	       _theResult___fst_exp__h344670 ;
  assign _theResult___fst_exp__h345183 =
	     (_theResult___snd_fst_exp__h344591 == 8'd255 ||
	      guard__h336454 == 2'b0 ||
	      guard__h336454 == 2'b01) ?
	       _theResult___snd_fst_exp__h344591 :
	       CASE_guard36454_0b10_out_exp45167_0b11_theResu_ETC__q111 ;
  assign _theResult___fst_exp__h361363 =
	     sfdres__h352854[47] ?
	       _theResult___fst_exp__h361391 :
	       _theResult___fst_exp__h361454 ;
  assign _theResult___fst_exp__h361366 =
	     (sfdres__h352854[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d6604 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h361363 ;
  assign _theResult___fst_exp__h361391 =
	     (din_exp__h361281 == 8'd0) ? 8'd2 : din_exp__h361281 + 8'd1 ;
  assign _theResult___fst_exp__h361406 =
	     (din_exp__h361281 == 8'd0) ? 8'd1 : din_exp__h361281 ;
  assign _theResult___fst_exp__h361445 =
	     din_exp__h361281 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d6801 } ;
  assign _theResult___fst_exp__h361451 =
	     (!sfdres__h352854[47] && !sfdres__h352854[46] &&
	      !sfdres__h352854[45] &&
	      !sfdres__h352854[44] &&
	      !sfdres__h352854[43] &&
	      !sfdres__h352854[42] &&
	      !sfdres__h352854[41] &&
	      !sfdres__h352854[40] &&
	      !sfdres__h352854[39] &&
	      !sfdres__h352854[38] &&
	      !sfdres__h352854[37] &&
	      !sfdres__h352854[36] &&
	      !sfdres__h352854[35] &&
	      !sfdres__h352854[34] &&
	      !sfdres__h352854[33] &&
	      !sfdres__h352854[32] &&
	      !sfdres__h352854[31] &&
	      !sfdres__h352854[30] &&
	      !sfdres__h352854[29] &&
	      !sfdres__h352854[28] &&
	      !sfdres__h352854[27] &&
	      !sfdres__h352854[26] &&
	      !sfdres__h352854[25] &&
	      !sfdres__h352854[24] &&
	      !sfdres__h352854[23] &&
	      !sfdres__h352854[22] &&
	      !sfdres__h352854[21] &&
	      !sfdres__h352854[20] &&
	      !sfdres__h352854[19] &&
	      !sfdres__h352854[18] &&
	      !sfdres__h352854[17] &&
	      !sfdres__h352854[16] &&
	      !sfdres__h352854[15] &&
	      !sfdres__h352854[14] &&
	      !sfdres__h352854[13] &&
	      !sfdres__h352854[12] &&
	      !sfdres__h352854[11] &&
	      !sfdres__h352854[10] &&
	      !sfdres__h352854[9] &&
	      !sfdres__h352854[8] &&
	      !sfdres__h352854[7] &&
	      !sfdres__h352854[6] &&
	      !sfdres__h352854[5] &&
	      !sfdres__h352854[4] &&
	      !sfdres__h352854[3] &&
	      !sfdres__h352854[2] &&
	      !sfdres__h352854[1] &&
	      !sfdres__h352854[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main__ETC___d6804) ?
	       8'd0 :
	       _theResult___fst_exp__h361445 ;
  assign _theResult___fst_exp__h361454 =
	     (!sfdres__h352854[47] && sfdres__h352854[46]) ?
	       _theResult___fst_exp__h361406 :
	       _theResult___fst_exp__h361451 ;
  assign _theResult___fst_exp__h361961 =
	     (_theResult___snd_fst_exp__h361372 == 8'd255 ||
	      guard__h353167 == 2'b0 ||
	      guard__h353167 == 2'b01) ?
	       _theResult___snd_fst_exp__h361372 :
	       CASE_guard53167_0b10_out_exp61945_0b11_theResu_ETC__q117 ;
  assign _theResult___fst_exp__h373827 =
	     sfdin__h367797[27] ?
	       _theResult___fst_exp__h373855 :
	       _theResult___fst_exp__h373918 ;
  assign _theResult___fst_exp__h373830 =
	     (sfdin__h367797[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7083 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h373827 ;
  assign _theResult___fst_exp__h373855 =
	     (din_exp__h373742 == 8'd0) ? 8'd2 : din_exp__h373742 + 8'd1 ;
  assign _theResult___fst_exp__h373870 =
	     (din_exp__h373742 == 8'd0) ? 8'd1 : din_exp__h373742 ;
  assign _theResult___fst_exp__h373909 =
	     din_exp__h373742 -
	     { 3'd0,
	       IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d7200 } ;
  assign _theResult___fst_exp__h373915 =
	     (!sfdin__h367797[27] && !sfdin__h367797[26] &&
	      !sfdin__h367797[25] &&
	      !sfdin__h367797[24] &&
	      !sfdin__h367797[23] &&
	      !sfdin__h367797[22] &&
	      !sfdin__h367797[21] &&
	      !sfdin__h367797[20] &&
	      !sfdin__h367797[19] &&
	      !sfdin__h367797[18] &&
	      !sfdin__h367797[17] &&
	      !sfdin__h367797[16] &&
	      !sfdin__h367797[15] &&
	      !sfdin__h367797[14] &&
	      !sfdin__h367797[13] &&
	      !sfdin__h367797[12] &&
	      !sfdin__h367797[11] &&
	      !sfdin__h367797[10] &&
	      !sfdin__h367797[9] &&
	      !sfdin__h367797[8] &&
	      !sfdin__h367797[7] &&
	      !sfdin__h367797[6] &&
	      !sfdin__h367797[5] &&
	      !sfdin__h367797[4] &&
	      !sfdin__h367797[3] &&
	      !sfdin__h367797[2] &&
	      !sfdin__h367797[1] &&
	      !sfdin__h367797[0] ||
	      !_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main__ETC___d7203) ?
	       8'd0 :
	       _theResult___fst_exp__h373909 ;
  assign _theResult___fst_exp__h373918 =
	     (!sfdin__h367797[27] && sfdin__h367797[26]) ?
	       _theResult___fst_exp__h373870 :
	       _theResult___fst_exp__h373915 ;
  assign _theResult___fst_exp__h374408 =
	     (_theResult___snd_fst_exp__h373836 == 8'd255 ||
	      guard__h367784 == 2'b0 ||
	      guard__h367784 == 2'b01) ?
	       _theResult___snd_fst_exp__h373836 :
	       CASE_guard67784_0b10_out_exp74392_0b11_theResu_ETC__q124 ;
  assign _theResult___fst_exp__h393692 =
	     sfdres__h385293[47] ?
	       _theResult___fst_exp__h393720 :
	       _theResult___fst_exp__h393783 ;
  assign _theResult___fst_exp__h393695 =
	     (sfdres__h385293[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d7483 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h393692 ;
  assign _theResult___fst_exp__h393720 =
	     (din_exp__h393610 == 8'd0) ? 8'd2 : din_exp__h393610 + 8'd1 ;
  assign _theResult___fst_exp__h393735 =
	     (din_exp__h393610 == 8'd0) ? 8'd1 : din_exp__h393610 ;
  assign _theResult___fst_exp__h393774 =
	     din_exp__h393610 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d7680 } ;
  assign _theResult___fst_exp__h393780 =
	     (!sfdres__h385293[47] && !sfdres__h385293[46] &&
	      !sfdres__h385293[45] &&
	      !sfdres__h385293[44] &&
	      !sfdres__h385293[43] &&
	      !sfdres__h385293[42] &&
	      !sfdres__h385293[41] &&
	      !sfdres__h385293[40] &&
	      !sfdres__h385293[39] &&
	      !sfdres__h385293[38] &&
	      !sfdres__h385293[37] &&
	      !sfdres__h385293[36] &&
	      !sfdres__h385293[35] &&
	      !sfdres__h385293[34] &&
	      !sfdres__h385293[33] &&
	      !sfdres__h385293[32] &&
	      !sfdres__h385293[31] &&
	      !sfdres__h385293[30] &&
	      !sfdres__h385293[29] &&
	      !sfdres__h385293[28] &&
	      !sfdres__h385293[27] &&
	      !sfdres__h385293[26] &&
	      !sfdres__h385293[25] &&
	      !sfdres__h385293[24] &&
	      !sfdres__h385293[23] &&
	      !sfdres__h385293[22] &&
	      !sfdres__h385293[21] &&
	      !sfdres__h385293[20] &&
	      !sfdres__h385293[19] &&
	      !sfdres__h385293[18] &&
	      !sfdres__h385293[17] &&
	      !sfdres__h385293[16] &&
	      !sfdres__h385293[15] &&
	      !sfdres__h385293[14] &&
	      !sfdres__h385293[13] &&
	      !sfdres__h385293[12] &&
	      !sfdres__h385293[11] &&
	      !sfdres__h385293[10] &&
	      !sfdres__h385293[9] &&
	      !sfdres__h385293[8] &&
	      !sfdres__h385293[7] &&
	      !sfdres__h385293[6] &&
	      !sfdres__h385293[5] &&
	      !sfdres__h385293[4] &&
	      !sfdres__h385293[3] &&
	      !sfdres__h385293[2] &&
	      !sfdres__h385293[1] &&
	      !sfdres__h385293[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ex_ETC___d7683) ?
	       8'd0 :
	       _theResult___fst_exp__h393774 ;
  assign _theResult___fst_exp__h393783 =
	     (!sfdres__h385293[47] && sfdres__h385293[46]) ?
	       _theResult___fst_exp__h393735 :
	       _theResult___fst_exp__h393780 ;
  assign _theResult___fst_exp__h394293 =
	     (_theResult___snd_fst_exp__h393701 == 8'd255 ||
	      guard__h385612 == 2'b0 ||
	      guard__h385612 == 2'b01) ?
	       _theResult___snd_fst_exp__h393701 :
	       CASE_guard85612_0b10_out_exp94277_0b11_theResu_ETC__q130 ;
  assign _theResult___fst_exp__h408843 =
	     sfdres__h400418[47] ?
	       _theResult___fst_exp__h408871 :
	       _theResult___fst_exp__h408934 ;
  assign _theResult___fst_exp__h408846 =
	     (sfdres__h400418[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7837 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h408843 ;
  assign _theResult___fst_exp__h408871 =
	     (din_exp__h408761 == 8'd0) ? 8'd2 : din_exp__h408761 + 8'd1 ;
  assign _theResult___fst_exp__h408886 =
	     (din_exp__h408761 == 8'd0) ? 8'd1 : din_exp__h408761 ;
  assign _theResult___fst_exp__h408925 =
	     din_exp__h408761 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8034 } ;
  assign _theResult___fst_exp__h408931 =
	     (!sfdres__h400418[47] && !sfdres__h400418[46] &&
	      !sfdres__h400418[45] &&
	      !sfdres__h400418[44] &&
	      !sfdres__h400418[43] &&
	      !sfdres__h400418[42] &&
	      !sfdres__h400418[41] &&
	      !sfdres__h400418[40] &&
	      !sfdres__h400418[39] &&
	      !sfdres__h400418[38] &&
	      !sfdres__h400418[37] &&
	      !sfdres__h400418[36] &&
	      !sfdres__h400418[35] &&
	      !sfdres__h400418[34] &&
	      !sfdres__h400418[33] &&
	      !sfdres__h400418[32] &&
	      !sfdres__h400418[31] &&
	      !sfdres__h400418[30] &&
	      !sfdres__h400418[29] &&
	      !sfdres__h400418[28] &&
	      !sfdres__h400418[27] &&
	      !sfdres__h400418[26] &&
	      !sfdres__h400418[25] &&
	      !sfdres__h400418[24] &&
	      !sfdres__h400418[23] &&
	      !sfdres__h400418[22] &&
	      !sfdres__h400418[21] &&
	      !sfdres__h400418[20] &&
	      !sfdres__h400418[19] &&
	      !sfdres__h400418[18] &&
	      !sfdres__h400418[17] &&
	      !sfdres__h400418[16] &&
	      !sfdres__h400418[15] &&
	      !sfdres__h400418[14] &&
	      !sfdres__h400418[13] &&
	      !sfdres__h400418[12] &&
	      !sfdres__h400418[11] &&
	      !sfdres__h400418[10] &&
	      !sfdres__h400418[9] &&
	      !sfdres__h400418[8] &&
	      !sfdres__h400418[7] &&
	      !sfdres__h400418[6] &&
	      !sfdres__h400418[5] &&
	      !sfdres__h400418[4] &&
	      !sfdres__h400418[3] &&
	      !sfdres__h400418[2] &&
	      !sfdres__h400418[1] &&
	      !sfdres__h400418[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_ETC___d8037) ?
	       8'd0 :
	       _theResult___fst_exp__h408925 ;
  assign _theResult___fst_exp__h408934 =
	     (!sfdres__h400418[47] && sfdres__h400418[46]) ?
	       _theResult___fst_exp__h408886 :
	       _theResult___fst_exp__h408931 ;
  assign _theResult___fst_exp__h409444 =
	     (_theResult___snd_fst_exp__h408852 == 8'd255 ||
	      guard__h400737 == 2'b0 ||
	      guard__h400737 == 2'b01) ?
	       _theResult___snd_fst_exp__h408852 :
	       CASE_guard00737_0b10_out_exp09428_0b11_theResu_ETC__q136 ;
  assign _theResult___fst_exp__h424208 =
	     sfdres__h415761[47] ?
	       _theResult___fst_exp__h424236 :
	       _theResult___fst_exp__h424299 ;
  assign _theResult___fst_exp__h424211 =
	     (sfdres__h415761[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8199 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h424208 ;
  assign _theResult___fst_exp__h424236 =
	     (din_exp__h424126 == 8'd0) ? 8'd2 : din_exp__h424126 + 8'd1 ;
  assign _theResult___fst_exp__h424251 =
	     (din_exp__h424126 == 8'd0) ? 8'd1 : din_exp__h424126 ;
  assign _theResult___fst_exp__h424290 =
	     din_exp__h424126 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8396 } ;
  assign _theResult___fst_exp__h424296 =
	     (!sfdres__h415761[47] && !sfdres__h415761[46] &&
	      !sfdres__h415761[45] &&
	      !sfdres__h415761[44] &&
	      !sfdres__h415761[43] &&
	      !sfdres__h415761[42] &&
	      !sfdres__h415761[41] &&
	      !sfdres__h415761[40] &&
	      !sfdres__h415761[39] &&
	      !sfdres__h415761[38] &&
	      !sfdres__h415761[37] &&
	      !sfdres__h415761[36] &&
	      !sfdres__h415761[35] &&
	      !sfdres__h415761[34] &&
	      !sfdres__h415761[33] &&
	      !sfdres__h415761[32] &&
	      !sfdres__h415761[31] &&
	      !sfdres__h415761[30] &&
	      !sfdres__h415761[29] &&
	      !sfdres__h415761[28] &&
	      !sfdres__h415761[27] &&
	      !sfdres__h415761[26] &&
	      !sfdres__h415761[25] &&
	      !sfdres__h415761[24] &&
	      !sfdres__h415761[23] &&
	      !sfdres__h415761[22] &&
	      !sfdres__h415761[21] &&
	      !sfdres__h415761[20] &&
	      !sfdres__h415761[19] &&
	      !sfdres__h415761[18] &&
	      !sfdres__h415761[17] &&
	      !sfdres__h415761[16] &&
	      !sfdres__h415761[15] &&
	      !sfdres__h415761[14] &&
	      !sfdres__h415761[13] &&
	      !sfdres__h415761[12] &&
	      !sfdres__h415761[11] &&
	      !sfdres__h415761[10] &&
	      !sfdres__h415761[9] &&
	      !sfdres__h415761[8] &&
	      !sfdres__h415761[7] &&
	      !sfdres__h415761[6] &&
	      !sfdres__h415761[5] &&
	      !sfdres__h415761[4] &&
	      !sfdres__h415761[3] &&
	      !sfdres__h415761[2] &&
	      !sfdres__h415761[1] &&
	      !sfdres__h415761[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d8399) ?
	       8'd0 :
	       _theResult___fst_exp__h424290 ;
  assign _theResult___fst_exp__h424299 =
	     (!sfdres__h415761[47] && sfdres__h415761[46]) ?
	       _theResult___fst_exp__h424251 :
	       _theResult___fst_exp__h424296 ;
  assign _theResult___fst_exp__h424809 =
	     (_theResult___snd_fst_exp__h424217 == 8'd255 ||
	      guard__h416080 == 2'b0 ||
	      guard__h416080 == 2'b01) ?
	       _theResult___snd_fst_exp__h424217 :
	       CASE_guard16080_0b10_out_exp24793_0b11_theResu_ETC__q142 ;
  assign _theResult___fst_exp__h439783 =
	     sfdres__h431314[47] ?
	       _theResult___fst_exp__h439811 :
	       _theResult___fst_exp__h439874 ;
  assign _theResult___fst_exp__h439786 =
	     (sfdres__h431314[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d8562 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h439783 ;
  assign _theResult___fst_exp__h439811 =
	     (din_exp__h439701 == 8'd0) ? 8'd2 : din_exp__h439701 + 8'd1 ;
  assign _theResult___fst_exp__h439826 =
	     (din_exp__h439701 == 8'd0) ? 8'd1 : din_exp__h439701 ;
  assign _theResult___fst_exp__h439865 =
	     din_exp__h439701 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d8759 } ;
  assign _theResult___fst_exp__h439871 =
	     (!sfdres__h431314[47] && !sfdres__h431314[46] &&
	      !sfdres__h431314[45] &&
	      !sfdres__h431314[44] &&
	      !sfdres__h431314[43] &&
	      !sfdres__h431314[42] &&
	      !sfdres__h431314[41] &&
	      !sfdres__h431314[40] &&
	      !sfdres__h431314[39] &&
	      !sfdres__h431314[38] &&
	      !sfdres__h431314[37] &&
	      !sfdres__h431314[36] &&
	      !sfdres__h431314[35] &&
	      !sfdres__h431314[34] &&
	      !sfdres__h431314[33] &&
	      !sfdres__h431314[32] &&
	      !sfdres__h431314[31] &&
	      !sfdres__h431314[30] &&
	      !sfdres__h431314[29] &&
	      !sfdres__h431314[28] &&
	      !sfdres__h431314[27] &&
	      !sfdres__h431314[26] &&
	      !sfdres__h431314[25] &&
	      !sfdres__h431314[24] &&
	      !sfdres__h431314[23] &&
	      !sfdres__h431314[22] &&
	      !sfdres__h431314[21] &&
	      !sfdres__h431314[20] &&
	      !sfdres__h431314[19] &&
	      !sfdres__h431314[18] &&
	      !sfdres__h431314[17] &&
	      !sfdres__h431314[16] &&
	      !sfdres__h431314[15] &&
	      !sfdres__h431314[14] &&
	      !sfdres__h431314[13] &&
	      !sfdres__h431314[12] &&
	      !sfdres__h431314[11] &&
	      !sfdres__h431314[10] &&
	      !sfdres__h431314[9] &&
	      !sfdres__h431314[8] &&
	      !sfdres__h431314[7] &&
	      !sfdres__h431314[6] &&
	      !sfdres__h431314[5] &&
	      !sfdres__h431314[4] &&
	      !sfdres__h431314[3] &&
	      !sfdres__h431314[2] &&
	      !sfdres__h431314[1] &&
	      !sfdres__h431314[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main__ETC___d8762) ?
	       8'd0 :
	       _theResult___fst_exp__h439865 ;
  assign _theResult___fst_exp__h439874 =
	     (!sfdres__h431314[47] && sfdres__h431314[46]) ?
	       _theResult___fst_exp__h439826 :
	       _theResult___fst_exp__h439871 ;
  assign _theResult___fst_exp__h440384 =
	     (_theResult___snd_fst_exp__h439792 == 8'd255 ||
	      guard__h431633 == 2'b0 ||
	      guard__h431633 == 2'b01) ?
	       _theResult___snd_fst_exp__h439792 :
	       CASE_guard31633_0b10_out_exp40368_0b11_theResu_ETC__q148 ;
  assign _theResult___fst_exp__h456774 =
	     sfdres__h448243[47] ?
	       _theResult___fst_exp__h456802 :
	       _theResult___fst_exp__h456865 ;
  assign _theResult___fst_exp__h456777 =
	     (sfdres__h448243[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8912 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h456774 ;
  assign _theResult___fst_exp__h456802 =
	     (din_exp__h456692 == 8'd0) ? 8'd2 : din_exp__h456692 + 8'd1 ;
  assign _theResult___fst_exp__h456817 =
	     (din_exp__h456692 == 8'd0) ? 8'd1 : din_exp__h456692 ;
  assign _theResult___fst_exp__h456856 =
	     din_exp__h456692 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9109 } ;
  assign _theResult___fst_exp__h456862 =
	     (!sfdres__h448243[47] && !sfdres__h448243[46] &&
	      !sfdres__h448243[45] &&
	      !sfdres__h448243[44] &&
	      !sfdres__h448243[43] &&
	      !sfdres__h448243[42] &&
	      !sfdres__h448243[41] &&
	      !sfdres__h448243[40] &&
	      !sfdres__h448243[39] &&
	      !sfdres__h448243[38] &&
	      !sfdres__h448243[37] &&
	      !sfdres__h448243[36] &&
	      !sfdres__h448243[35] &&
	      !sfdres__h448243[34] &&
	      !sfdres__h448243[33] &&
	      !sfdres__h448243[32] &&
	      !sfdres__h448243[31] &&
	      !sfdres__h448243[30] &&
	      !sfdres__h448243[29] &&
	      !sfdres__h448243[28] &&
	      !sfdres__h448243[27] &&
	      !sfdres__h448243[26] &&
	      !sfdres__h448243[25] &&
	      !sfdres__h448243[24] &&
	      !sfdres__h448243[23] &&
	      !sfdres__h448243[22] &&
	      !sfdres__h448243[21] &&
	      !sfdres__h448243[20] &&
	      !sfdres__h448243[19] &&
	      !sfdres__h448243[18] &&
	      !sfdres__h448243[17] &&
	      !sfdres__h448243[16] &&
	      !sfdres__h448243[15] &&
	      !sfdres__h448243[14] &&
	      !sfdres__h448243[13] &&
	      !sfdres__h448243[12] &&
	      !sfdres__h448243[11] &&
	      !sfdres__h448243[10] &&
	      !sfdres__h448243[9] &&
	      !sfdres__h448243[8] &&
	      !sfdres__h448243[7] &&
	      !sfdres__h448243[6] &&
	      !sfdres__h448243[5] &&
	      !sfdres__h448243[4] &&
	      !sfdres__h448243[3] &&
	      !sfdres__h448243[2] &&
	      !sfdres__h448243[1] &&
	      !sfdres__h448243[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_ma_ETC___d9112) ?
	       8'd0 :
	       _theResult___fst_exp__h456856 ;
  assign _theResult___fst_exp__h456865 =
	     (!sfdres__h448243[47] && sfdres__h448243[46]) ?
	       _theResult___fst_exp__h456817 :
	       _theResult___fst_exp__h456862 ;
  assign _theResult___fst_exp__h457372 =
	     (_theResult___snd_fst_exp__h456783 == 8'd255 ||
	      guard__h448556 == 2'b0 ||
	      guard__h448556 == 2'b01) ?
	       _theResult___snd_fst_exp__h456783 :
	       CASE_guard48556_0b10_out_exp57356_0b11_theResu_ETC__q154 ;
  assign _theResult___fst_exp__h473822 =
	     sfdin__h466630[27] ?
	       _theResult___fst_exp__h473850 :
	       _theResult___fst_exp__h473913 ;
  assign _theResult___fst_exp__h473825 =
	     (sfdin__h466630[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9423 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h473822 ;
  assign _theResult___fst_exp__h473850 =
	     (din_exp__h473725 == 8'd0) ? 8'd2 : din_exp__h473725 + 8'd1 ;
  assign _theResult___fst_exp__h473865 =
	     (din_exp__h473725 == 8'd0) ? 8'd1 : din_exp__h473725 ;
  assign _theResult___fst_exp__h473904 =
	     din_exp__h473725 -
	     { 3'd0,
	       IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9540 } ;
  assign _theResult___fst_exp__h473910 =
	     (!sfdin__h466630[27] && !sfdin__h466630[26] &&
	      !sfdin__h466630[25] &&
	      !sfdin__h466630[24] &&
	      !sfdin__h466630[23] &&
	      !sfdin__h466630[22] &&
	      !sfdin__h466630[21] &&
	      !sfdin__h466630[20] &&
	      !sfdin__h466630[19] &&
	      !sfdin__h466630[18] &&
	      !sfdin__h466630[17] &&
	      !sfdin__h466630[16] &&
	      !sfdin__h466630[15] &&
	      !sfdin__h466630[14] &&
	      !sfdin__h466630[13] &&
	      !sfdin__h466630[12] &&
	      !sfdin__h466630[11] &&
	      !sfdin__h466630[10] &&
	      !sfdin__h466630[9] &&
	      !sfdin__h466630[8] &&
	      !sfdin__h466630[7] &&
	      !sfdin__h466630[6] &&
	      !sfdin__h466630[5] &&
	      !sfdin__h466630[4] &&
	      !sfdin__h466630[3] &&
	      !sfdin__h466630[2] &&
	      !sfdin__h466630[1] &&
	      !sfdin__h466630[0] ||
	      !_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_ma_ETC___d9543) ?
	       8'd0 :
	       _theResult___fst_exp__h473904 ;
  assign _theResult___fst_exp__h473913 =
	     (!sfdin__h466630[27] && sfdin__h466630[26]) ?
	       _theResult___fst_exp__h473865 :
	       _theResult___fst_exp__h473910 ;
  assign _theResult___fst_exp__h474403 =
	     (_theResult___snd_fst_exp__h473831 == 8'd255 ||
	      guard__h466617 == 2'b0 ||
	      guard__h466617 == 2'b01) ?
	       _theResult___snd_fst_exp__h473831 :
	       CASE_guard66617_0b10_out_exp74387_0b11_theResu_ETC__q161 ;
  assign _theResult___fst_exp__h493028 =
	     sfdres__h484195[47] ?
	       _theResult___fst_exp__h493056 :
	       _theResult___fst_exp__h493119 ;
  assign _theResult___fst_exp__h493031 =
	     (sfdres__h484195[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9873 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h493028 ;
  assign _theResult___fst_exp__h493056 =
	     (din_exp__h492946 == 8'd0) ? 8'd2 : din_exp__h492946 + 8'd1 ;
  assign _theResult___fst_exp__h493071 =
	     (din_exp__h492946 == 8'd0) ? 8'd1 : din_exp__h492946 ;
  assign _theResult___fst_exp__h493110 =
	     din_exp__h492946 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d10070 } ;
  assign _theResult___fst_exp__h493116 =
	     (!sfdres__h484195[47] && !sfdres__h484195[46] &&
	      !sfdres__h484195[45] &&
	      !sfdres__h484195[44] &&
	      !sfdres__h484195[43] &&
	      !sfdres__h484195[42] &&
	      !sfdres__h484195[41] &&
	      !sfdres__h484195[40] &&
	      !sfdres__h484195[39] &&
	      !sfdres__h484195[38] &&
	      !sfdres__h484195[37] &&
	      !sfdres__h484195[36] &&
	      !sfdres__h484195[35] &&
	      !sfdres__h484195[34] &&
	      !sfdres__h484195[33] &&
	      !sfdres__h484195[32] &&
	      !sfdres__h484195[31] &&
	      !sfdres__h484195[30] &&
	      !sfdres__h484195[29] &&
	      !sfdres__h484195[28] &&
	      !sfdres__h484195[27] &&
	      !sfdres__h484195[26] &&
	      !sfdres__h484195[25] &&
	      !sfdres__h484195[24] &&
	      !sfdres__h484195[23] &&
	      !sfdres__h484195[22] &&
	      !sfdres__h484195[21] &&
	      !sfdres__h484195[20] &&
	      !sfdres__h484195[19] &&
	      !sfdres__h484195[18] &&
	      !sfdres__h484195[17] &&
	      !sfdres__h484195[16] &&
	      !sfdres__h484195[15] &&
	      !sfdres__h484195[14] &&
	      !sfdres__h484195[13] &&
	      !sfdres__h484195[12] &&
	      !sfdres__h484195[11] &&
	      !sfdres__h484195[10] &&
	      !sfdres__h484195[9] &&
	      !sfdres__h484195[8] &&
	      !sfdres__h484195[7] &&
	      !sfdres__h484195[6] &&
	      !sfdres__h484195[5] &&
	      !sfdres__h484195[4] &&
	      !sfdres__h484195[3] &&
	      !sfdres__h484195[2] &&
	      !sfdres__h484195[1] &&
	      !sfdres__h484195[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_ETC___d10073) ?
	       8'd0 :
	       _theResult___fst_exp__h493110 ;
  assign _theResult___fst_exp__h493119 =
	     (!sfdres__h484195[47] && sfdres__h484195[46]) ?
	       _theResult___fst_exp__h493071 :
	       _theResult___fst_exp__h493116 ;
  assign _theResult___fst_exp__h558965 =
	     _0_CONCAT_IF_IF_ifc_main_add_s3_input_x_0205_BI_ETC___d10386 ?
	       out_exp__h558962 :
	       x__h558608 ;
  assign _theResult___fst_exp__h558968 =
	     (!_theResult____h553332[27] && !_theResult____h553332[26] &&
	      !_theResult____h553332[25] &&
	      !_theResult____h553332[24] &&
	      !_theResult____h553332[23] &&
	      !_theResult____h553332[22] &&
	      !_theResult____h553332[21] &&
	      !_theResult____h553332[20] &&
	      !_theResult____h553332[19] &&
	      !_theResult____h553332[18] &&
	      !_theResult____h553332[17] &&
	      !_theResult____h553332[16] &&
	      !_theResult____h553332[15] &&
	      !_theResult____h553332[14] &&
	      !_theResult____h553332[13] &&
	      !_theResult____h553332[12] &&
	      !_theResult____h553332[11] &&
	      !_theResult____h553332[10] &&
	      !_theResult____h553332[9] &&
	      !_theResult____h553332[8] &&
	      !_theResult____h553332[7] &&
	      !_theResult____h553332[6] &&
	      !_theResult____h553332[5] &&
	      !_theResult____h553332[4] &&
	      !_theResult____h553332[3] &&
	      !_theResult____h553332[2] &&
	      !_theResult____h553332[1] &&
	      !_theResult____h553332[0]) ?
	       8'd0 :
	       _theResult___fst_exp__h558965 ;
  assign _theResult___fst_exp__h558971 =
	     (!_theResult____h553332[27] && _theResult____h553332[26]) ?
	       _theResult___exp__h558843 :
	       _theResult___fst_exp__h558968 ;
  assign _theResult___fst_exp__h572279 =
	     _0_CONCAT_IF_IF_ifc_main_sub_s4_input_x_0572_BI_ETC___d10753 ?
	       out_exp__h572276 :
	       x__h571922 ;
  assign _theResult___fst_exp__h572282 =
	     (!_theResult____h566646[27] && !_theResult____h566646[26] &&
	      !_theResult____h566646[25] &&
	      !_theResult____h566646[24] &&
	      !_theResult____h566646[23] &&
	      !_theResult____h566646[22] &&
	      !_theResult____h566646[21] &&
	      !_theResult____h566646[20] &&
	      !_theResult____h566646[19] &&
	      !_theResult____h566646[18] &&
	      !_theResult____h566646[17] &&
	      !_theResult____h566646[16] &&
	      !_theResult____h566646[15] &&
	      !_theResult____h566646[14] &&
	      !_theResult____h566646[13] &&
	      !_theResult____h566646[12] &&
	      !_theResult____h566646[11] &&
	      !_theResult____h566646[10] &&
	      !_theResult____h566646[9] &&
	      !_theResult____h566646[8] &&
	      !_theResult____h566646[7] &&
	      !_theResult____h566646[6] &&
	      !_theResult____h566646[5] &&
	      !_theResult____h566646[4] &&
	      !_theResult____h566646[3] &&
	      !_theResult____h566646[2] &&
	      !_theResult____h566646[1] &&
	      !_theResult____h566646[0]) ?
	       8'd0 :
	       _theResult___fst_exp__h572279 ;
  assign _theResult___fst_exp__h572285 =
	     (!_theResult____h566646[27] && _theResult____h566646[26]) ?
	       _theResult___exp__h572157 :
	       _theResult___fst_exp__h572282 ;
  assign _theResult___fst_exp__h57809 =
	     sfdin__h52952[27] ?
	       _theResult___fst_exp__h57837 :
	       _theResult___fst_exp__h57900 ;
  assign _theResult___fst_exp__h57812 =
	     (sfdin__h52952[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d774 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h57809 ;
  assign _theResult___fst_exp__h57837 =
	     (din_exp__h57769 == 8'd0) ? 8'd2 : din_exp__h57769 + 8'd1 ;
  assign _theResult___fst_exp__h57852 =
	     (din_exp__h57769 == 8'd0) ? 8'd1 : din_exp__h57769 ;
  assign _theResult___fst_exp__h57891 =
	     din_exp__h57769 -
	     { 3'd0,
	       IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_9_ETC___d1130 } ;
  assign _theResult___fst_exp__h57897 =
	     (!sfdin__h52952[27] && !sfdin__h52952[26] &&
	      !sfdin__h52952[25] &&
	      !sfdin__h52952[24] &&
	      !sfdin__h52952[23] &&
	      !sfdin__h52952[22] &&
	      !sfdin__h52952[21] &&
	      !sfdin__h52952[20] &&
	      !sfdin__h52952[19] &&
	      !sfdin__h52952[18] &&
	      !sfdin__h52952[17] &&
	      !sfdin__h52952[16] &&
	      !sfdin__h52952[15] &&
	      !sfdin__h52952[14] &&
	      !sfdin__h52952[13] &&
	      !sfdin__h52952[12] &&
	      !sfdin__h52952[11] &&
	      !sfdin__h52952[10] &&
	      !sfdin__h52952[9] &&
	      !sfdin__h52952[8] &&
	      !sfdin__h52952[7] &&
	      !sfdin__h52952[6] &&
	      !sfdin__h52952[5] &&
	      !sfdin__h52952[4] &&
	      !sfdin__h52952[3] &&
	      !sfdin__h52952[2] &&
	      !sfdin__h52952[1] &&
	      !sfdin__h52952[0] ||
	      !_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_ETC___d1132) ?
	       8'd0 :
	       _theResult___fst_exp__h57891 ;
  assign _theResult___fst_exp__h57900 =
	     (!sfdin__h52952[27] && sfdin__h52952[26]) ?
	       _theResult___fst_exp__h57852 :
	       _theResult___fst_exp__h57897 ;
  assign _theResult___fst_exp__h58388 =
	     (_theResult___snd_fst_exp__h57818 == 8'd255 ||
	      guard__h52939 == 2'b0 ||
	      guard__h52939 == 2'b01) ?
	       _theResult___snd_fst_exp__h57818 :
	       CASE_guard2939_0b10_out_exp8372_0b11_theResult_ETC__q24 ;
  assign _theResult___fst_exp__h590727 =
	     _theResult___snd_fst_exp__h584889 - 8'd1 ;
  assign _theResult___fst_exp__h590730 =
	     (rsfd__h575833[28:27] == 2'b0) ?
	       _theResult___fst_exp__h590727 :
	       8'd254 ;
  assign _theResult___fst_exp__h590733 =
	     (_theResult___snd_fst_exp__h584889 == 8'd255) ?
	       _theResult___fst_exp__h590730 :
	       _theResult___snd_fst_exp__h584889 ;
  assign _theResult___fst_exp__h590773 =
	     sfdin__h585976[28] ?
	       _theResult___fst_exp__h590798 :
	       _theResult___fst_exp__h590861 ;
  assign _theResult___fst_exp__h590776 =
	     (sfdin__h585976[28] &&
	      IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11182 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h590773 ;
  assign _theResult___fst_exp__h590798 =
	     (_theResult___fst_exp__h590733 == 8'd0) ?
	       8'd2 :
	       _theResult___fst_exp__h590733 + 8'd1 ;
  assign _theResult___fst_exp__h590813 =
	     (_theResult___fst_exp__h590733 == 8'd0) ?
	       8'd1 :
	       _theResult___fst_exp__h590733 ;
  assign _theResult___fst_exp__h590852 =
	     _theResult___fst_exp__h590733 -
	     { 3'd0,
	       IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11303 } ;
  assign _theResult___fst_exp__h590858 =
	     (!sfdin__h585976[28] && !sfdin__h585976[27] &&
	      !sfdin__h585976[26] &&
	      !sfdin__h585976[25] &&
	      !sfdin__h585976[24] &&
	      !sfdin__h585976[23] &&
	      !sfdin__h585976[22] &&
	      !sfdin__h585976[21] &&
	      !sfdin__h585976[20] &&
	      !sfdin__h585976[19] &&
	      !sfdin__h585976[18] &&
	      !sfdin__h585976[17] &&
	      !sfdin__h585976[16] &&
	      !sfdin__h585976[15] &&
	      !sfdin__h585976[14] &&
	      !sfdin__h585976[13] &&
	      !sfdin__h585976[12] &&
	      !sfdin__h585976[11] &&
	      !sfdin__h585976[10] &&
	      !sfdin__h585976[9] &&
	      !sfdin__h585976[8] &&
	      !sfdin__h585976[7] &&
	      !sfdin__h585976[6] &&
	      !sfdin__h585976[5] &&
	      !sfdin__h585976[4] &&
	      !sfdin__h585976[3] &&
	      !sfdin__h585976[2] &&
	      !sfdin__h585976[1] &&
	      !sfdin__h585976[0] ||
	      !_0_CONCAT_IF_IF_IF_ifc_main_div_s5_div_x1_0906__ETC___d11306) ?
	       8'd0 :
	       _theResult___fst_exp__h590852 ;
  assign _theResult___fst_exp__h590861 =
	     (!sfdin__h585976[28] && sfdin__h585976[27]) ?
	       _theResult___fst_exp__h590813 :
	       _theResult___fst_exp__h590858 ;
  assign _theResult___fst_exp__h613436 =
	     sfdres__h605037[47] ?
	       _theResult___fst_exp__h613464 :
	       _theResult___fst_exp__h613527 ;
  assign _theResult___fst_exp__h613439 =
	     (sfdres__h605037[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11541 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h613436 ;
  assign _theResult___fst_exp__h613464 =
	     (din_exp__h613354 == 8'd0) ? 8'd2 : din_exp__h613354 + 8'd1 ;
  assign _theResult___fst_exp__h613479 =
	     (din_exp__h613354 == 8'd0) ? 8'd1 : din_exp__h613354 ;
  assign _theResult___fst_exp__h613518 =
	     din_exp__h613354 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11738 } ;
  assign _theResult___fst_exp__h613524 =
	     (!sfdres__h605037[47] && !sfdres__h605037[46] &&
	      !sfdres__h605037[45] &&
	      !sfdres__h605037[44] &&
	      !sfdres__h605037[43] &&
	      !sfdres__h605037[42] &&
	      !sfdres__h605037[41] &&
	      !sfdres__h605037[40] &&
	      !sfdres__h605037[39] &&
	      !sfdres__h605037[38] &&
	      !sfdres__h605037[37] &&
	      !sfdres__h605037[36] &&
	      !sfdres__h605037[35] &&
	      !sfdres__h605037[34] &&
	      !sfdres__h605037[33] &&
	      !sfdres__h605037[32] &&
	      !sfdres__h605037[31] &&
	      !sfdres__h605037[30] &&
	      !sfdres__h605037[29] &&
	      !sfdres__h605037[28] &&
	      !sfdres__h605037[27] &&
	      !sfdres__h605037[26] &&
	      !sfdres__h605037[25] &&
	      !sfdres__h605037[24] &&
	      !sfdres__h605037[23] &&
	      !sfdres__h605037[22] &&
	      !sfdres__h605037[21] &&
	      !sfdres__h605037[20] &&
	      !sfdres__h605037[19] &&
	      !sfdres__h605037[18] &&
	      !sfdres__h605037[17] &&
	      !sfdres__h605037[16] &&
	      !sfdres__h605037[15] &&
	      !sfdres__h605037[14] &&
	      !sfdres__h605037[13] &&
	      !sfdres__h605037[12] &&
	      !sfdres__h605037[11] &&
	      !sfdres__h605037[10] &&
	      !sfdres__h605037[9] &&
	      !sfdres__h605037[8] &&
	      !sfdres__h605037[7] &&
	      !sfdres__h605037[6] &&
	      !sfdres__h605037[5] &&
	      !sfdres__h605037[4] &&
	      !sfdres__h605037[3] &&
	      !sfdres__h605037[2] &&
	      !sfdres__h605037[1] &&
	      !sfdres__h605037[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s6_a_ETC___d11741) ?
	       8'd0 :
	       _theResult___fst_exp__h613518 ;
  assign _theResult___fst_exp__h613527 =
	     (!sfdres__h605037[47] && sfdres__h605037[46]) ?
	       _theResult___fst_exp__h613479 :
	       _theResult___fst_exp__h613524 ;
  assign _theResult___fst_exp__h628605 =
	     sfdres__h620206[47] ?
	       _theResult___fst_exp__h628633 :
	       _theResult___fst_exp__h628696 ;
  assign _theResult___fst_exp__h628608 =
	     (sfdres__h620206[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d11912 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h628605 ;
  assign _theResult___fst_exp__h628633 =
	     (din_exp__h628523 == 8'd0) ? 8'd2 : din_exp__h628523 + 8'd1 ;
  assign _theResult___fst_exp__h628648 =
	     (din_exp__h628523 == 8'd0) ? 8'd1 : din_exp__h628523 ;
  assign _theResult___fst_exp__h628687 =
	     din_exp__h628523 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d12109 } ;
  assign _theResult___fst_exp__h628693 =
	     (!sfdres__h620206[47] && !sfdres__h620206[46] &&
	      !sfdres__h620206[45] &&
	      !sfdres__h620206[44] &&
	      !sfdres__h620206[43] &&
	      !sfdres__h620206[42] &&
	      !sfdres__h620206[41] &&
	      !sfdres__h620206[40] &&
	      !sfdres__h620206[39] &&
	      !sfdres__h620206[38] &&
	      !sfdres__h620206[37] &&
	      !sfdres__h620206[36] &&
	      !sfdres__h620206[35] &&
	      !sfdres__h620206[34] &&
	      !sfdres__h620206[33] &&
	      !sfdres__h620206[32] &&
	      !sfdres__h620206[31] &&
	      !sfdres__h620206[30] &&
	      !sfdres__h620206[29] &&
	      !sfdres__h620206[28] &&
	      !sfdres__h620206[27] &&
	      !sfdres__h620206[26] &&
	      !sfdres__h620206[25] &&
	      !sfdres__h620206[24] &&
	      !sfdres__h620206[23] &&
	      !sfdres__h620206[22] &&
	      !sfdres__h620206[21] &&
	      !sfdres__h620206[20] &&
	      !sfdres__h620206[19] &&
	      !sfdres__h620206[18] &&
	      !sfdres__h620206[17] &&
	      !sfdres__h620206[16] &&
	      !sfdres__h620206[15] &&
	      !sfdres__h620206[14] &&
	      !sfdres__h620206[13] &&
	      !sfdres__h620206[12] &&
	      !sfdres__h620206[11] &&
	      !sfdres__h620206[10] &&
	      !sfdres__h620206[9] &&
	      !sfdres__h620206[8] &&
	      !sfdres__h620206[7] &&
	      !sfdres__h620206[6] &&
	      !sfdres__h620206[5] &&
	      !sfdres__h620206[4] &&
	      !sfdres__h620206[3] &&
	      !sfdres__h620206[2] &&
	      !sfdres__h620206[1] &&
	      !sfdres__h620206[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s6_l_ETC___d12112) ?
	       8'd0 :
	       _theResult___fst_exp__h628687 ;
  assign _theResult___fst_exp__h628696 =
	     (!sfdres__h620206[47] && sfdres__h620206[46]) ?
	       _theResult___fst_exp__h628648 :
	       _theResult___fst_exp__h628693 ;
  assign _theResult___fst_exp__h643748 =
	     sfdres__h635349[47] ?
	       _theResult___fst_exp__h643776 :
	       _theResult___fst_exp__h643839 ;
  assign _theResult___fst_exp__h643751 =
	     (sfdres__h635349[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12311 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h643748 ;
  assign _theResult___fst_exp__h643776 =
	     (din_exp__h643666 == 8'd0) ? 8'd2 : din_exp__h643666 + 8'd1 ;
  assign _theResult___fst_exp__h643791 =
	     (din_exp__h643666 == 8'd0) ? 8'd1 : din_exp__h643666 ;
  assign _theResult___fst_exp__h643830 =
	     din_exp__h643666 -
	     { 2'd0,
	       IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12508 } ;
  assign _theResult___fst_exp__h643836 =
	     (!sfdres__h635349[47] && !sfdres__h635349[46] &&
	      !sfdres__h635349[45] &&
	      !sfdres__h635349[44] &&
	      !sfdres__h635349[43] &&
	      !sfdres__h635349[42] &&
	      !sfdres__h635349[41] &&
	      !sfdres__h635349[40] &&
	      !sfdres__h635349[39] &&
	      !sfdres__h635349[38] &&
	      !sfdres__h635349[37] &&
	      !sfdres__h635349[36] &&
	      !sfdres__h635349[35] &&
	      !sfdres__h635349[34] &&
	      !sfdres__h635349[33] &&
	      !sfdres__h635349[32] &&
	      !sfdres__h635349[31] &&
	      !sfdres__h635349[30] &&
	      !sfdres__h635349[29] &&
	      !sfdres__h635349[28] &&
	      !sfdres__h635349[27] &&
	      !sfdres__h635349[26] &&
	      !sfdres__h635349[25] &&
	      !sfdres__h635349[24] &&
	      !sfdres__h635349[23] &&
	      !sfdres__h635349[22] &&
	      !sfdres__h635349[21] &&
	      !sfdres__h635349[20] &&
	      !sfdres__h635349[19] &&
	      !sfdres__h635349[18] &&
	      !sfdres__h635349[17] &&
	      !sfdres__h635349[16] &&
	      !sfdres__h635349[15] &&
	      !sfdres__h635349[14] &&
	      !sfdres__h635349[13] &&
	      !sfdres__h635349[12] &&
	      !sfdres__h635349[11] &&
	      !sfdres__h635349[10] &&
	      !sfdres__h635349[9] &&
	      !sfdres__h635349[8] &&
	      !sfdres__h635349[7] &&
	      !sfdres__h635349[6] &&
	      !sfdres__h635349[5] &&
	      !sfdres__h635349[4] &&
	      !sfdres__h635349[3] &&
	      !sfdres__h635349[2] &&
	      !sfdres__h635349[1] &&
	      !sfdres__h635349[0] ||
	      !_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s6_a_ETC___d12511) ?
	       8'd0 :
	       _theResult___fst_exp__h643830 ;
  assign _theResult___fst_exp__h643839 =
	     (!sfdres__h635349[47] && sfdres__h635349[46]) ?
	       _theResult___fst_exp__h643791 :
	       _theResult___fst_exp__h643836 ;
  assign _theResult___fst_exp__h77977 =
	     sfdin__h73120[27] ?
	       _theResult___fst_exp__h57837 :
	       _theResult___fst_exp__h78068 ;
  assign _theResult___fst_exp__h77980 =
	     (sfdin__h73120[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d774 ==
	      9'd127) ?
	       8'd254 :
	       _theResult___fst_exp__h77977 ;
  assign _theResult___fst_exp__h78059 =
	     din_exp__h57769 -
	     { 3'd0,
	       IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_9_ETC___d891 } ;
  assign _theResult___fst_exp__h78065 =
	     (!sfdin__h73120[27] && !sfdin__h73120[26] &&
	      !sfdin__h73120[25] &&
	      !sfdin__h73120[24] &&
	      !sfdin__h73120[23] &&
	      !sfdin__h73120[22] &&
	      !sfdin__h73120[21] &&
	      !sfdin__h73120[20] &&
	      !sfdin__h73120[19] &&
	      !sfdin__h73120[18] &&
	      !sfdin__h73120[17] &&
	      !sfdin__h73120[16] &&
	      !sfdin__h73120[15] &&
	      !sfdin__h73120[14] &&
	      !sfdin__h73120[13] &&
	      !sfdin__h73120[12] &&
	      !sfdin__h73120[11] &&
	      !sfdin__h73120[10] &&
	      !sfdin__h73120[9] &&
	      !sfdin__h73120[8] &&
	      !sfdin__h73120[7] &&
	      !sfdin__h73120[6] &&
	      !sfdin__h73120[5] &&
	      !sfdin__h73120[4] &&
	      !sfdin__h73120[3] &&
	      !sfdin__h73120[2] &&
	      !sfdin__h73120[1] &&
	      !sfdin__h73120[0] ||
	      !_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_ETC___d894) ?
	       8'd0 :
	       _theResult___fst_exp__h78059 ;
  assign _theResult___fst_exp__h78068 =
	     (!sfdin__h73120[27] && sfdin__h73120[26]) ?
	       _theResult___fst_exp__h57852 :
	       _theResult___fst_exp__h78065 ;
  assign _theResult___fst_exp__h78556 =
	     (_theResult___snd_fst_exp__h77986 == 8'd255 ||
	      guard__h73107 == 2'b0 ||
	      guard__h73107 == 2'b01) ?
	       _theResult___snd_fst_exp__h77986 :
	       CASE_guard3107_0b10_out_exp8540_0b11_theResult_ETC__q20 ;
  assign _theResult___fst_sfd__h11957 =
	     (sfdres__h3555[47] &&
	      IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d69 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h11947[47:25] ;
  assign _theResult___fst_sfd__h120008 =
	     (sfdin__h115147[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1343 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h119998[27:5] ;
  assign _theResult___fst_sfd__h120584 =
	     (_theResult___snd_fst_exp__h120013 == 8'd255 ||
	      guard__h115134 == 2'b0 ||
	      guard__h115134 == 2'b01) ?
	       _theResult___snd_fst_sfd__h120014 :
	       CASE_guard15134_0b10_out_sfd20568_0b11_theResu_ETC__q33 ;
  assign _theResult___fst_sfd__h140173 =
	     (sfdin__h135312[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1343 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h140163[27:5] ;
  assign _theResult___fst_sfd__h140749 =
	     (_theResult___snd_fst_exp__h140178 == 8'd255 ||
	      guard__h135299 == 2'b0 ||
	      guard__h135299 == 2'b01) ?
	       _theResult___snd_fst_sfd__h140179 :
	       CASE_guard35299_0b10_out_sfd40733_0b11_theResu_ETC__q29 ;
  assign _theResult___fst_sfd__h163572 =
	     (sfdres__h155169[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2233 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h163562[47:25] ;
  assign _theResult___fst_sfd__h188896 =
	     (sfdres__h180493[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d1900 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h188886[47:25] ;
  assign _theResult___fst_sfd__h200324 =
	     (sfdin__h195463[27] &&
	      IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_5_ETC___d2577 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h200314[27:5] ;
  assign _theResult___fst_sfd__h200897 =
	     (_theResult___snd_fst_exp__h200329 == 8'd255 ||
	      guard__h195450 == 2'b0 ||
	      guard__h195450 == 2'b01) ?
	       _theResult___snd_fst_sfd__h200330 :
	       CASE_guard95450_0b10_out_sfd00881_0b11_theResu_ETC__q48 ;
  assign _theResult___fst_sfd__h212939 =
	     (sfdres__h204536[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d2894 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h212929[47:25] ;
  assign _theResult___fst_sfd__h213537 =
	     (_theResult___snd_fst_exp__h212944 == 8'd255 ||
	      guard__h204855 == 2'b0 ||
	      guard__h204855 == 2'b01) ?
	       _theResult___snd_fst_sfd__h212945 :
	       CASE_guard04855_0b10_out_sfd13521_0b11_theResu_ETC__q54 ;
  assign _theResult___fst_sfd__h229297 =
	     (sfdres__h220827[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3236 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h229287[47:25] ;
  assign _theResult___fst_sfd__h229892 =
	     (_theResult___snd_fst_exp__h229302 == 8'd255 ||
	      guard__h221140 == 2'b0 ||
	      guard__h221140 == 2'b01) ?
	       _theResult___snd_fst_sfd__h229303 :
	       CASE_guard21140_0b10_out_sfd29876_0b11_theResu_ETC__q60 ;
  assign _theResult___fst_sfd__h237932 =
	     (sfdin__h232818[27] &&
	      IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3637 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h237922[27:5] ;
  assign _theResult___fst_sfd__h238510 =
	     (_theResult___snd_fst_exp__h237937 == 8'd255 ||
	      guard__h232805 == 2'b0 ||
	      guard__h232805 == 2'b01) ?
	       _theResult___snd_fst_sfd__h237938 :
	       CASE_guard32805_0b10_out_sfd38494_0b11_theResu_ETC__q67 ;
  assign _theResult___fst_sfd__h24964 =
	     (sfdres__h16566[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d404 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h24954[47:25] ;
  assign _theResult___fst_sfd__h254636 =
	     (sfdres__h246233[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4005 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h254626[47:25] ;
  assign _theResult___fst_sfd__h255234 =
	     (_theResult___snd_fst_exp__h254641 == 8'd255 ||
	      guard__h246552 == 2'b0 ||
	      guard__h246552 == 2'b01) ?
	       _theResult___snd_fst_sfd__h254642 :
	       CASE_guard46552_0b10_out_sfd55218_0b11_theResu_ETC__q73 ;
  assign _theResult___fst_sfd__h269787 =
	     (sfdres__h261358[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d4359 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h269777[47:25] ;
  assign _theResult___fst_sfd__h270385 =
	     (_theResult___snd_fst_exp__h269792 == 8'd255 ||
	      guard__h261677 == 2'b0 ||
	      guard__h261677 == 2'b01) ?
	       _theResult___snd_fst_sfd__h269793 :
	       CASE_guard61677_0b10_out_sfd70369_0b11_theResu_ETC__q79 ;
  assign _theResult___fst_sfd__h286358 =
	     (sfdres__h277867[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d4708 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h286348[47:25] ;
  assign _theResult___fst_sfd__h286953 =
	     (_theResult___snd_fst_exp__h286363 == 8'd255 ||
	      guard__h278180 == 2'b0 ||
	      guard__h278180 == 2'b01) ?
	       _theResult___snd_fst_sfd__h286364 :
	       CASE_guard78180_0b10_out_sfd86937_0b11_theResu_ETC__q85 ;
  assign _theResult___fst_sfd__h296351 =
	     (sfdin__h290939[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5154 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h296341[27:5] ;
  assign _theResult___fst_sfd__h296929 =
	     (_theResult___snd_fst_exp__h296356 == 8'd255 ||
	      guard__h290926 == 2'b0 ||
	      guard__h290926 == 2'b01) ?
	       _theResult___snd_fst_sfd__h296357 :
	       CASE_guard90926_0b10_out_sfd96913_0b11_theResu_ETC__q92 ;
  assign _theResult___fst_sfd__h314070 =
	     (sfdres__h305667[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d5538 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h314060[47:25] ;
  assign _theResult___fst_sfd__h314668 =
	     (_theResult___snd_fst_exp__h314075 == 8'd255 ||
	      guard__h305986 == 2'b0 ||
	      guard__h305986 == 2'b01) ?
	       _theResult___snd_fst_sfd__h314076 :
	       CASE_guard05986_0b10_out_sfd14652_0b11_theResu_ETC__q98 ;
  assign _theResult___fst_sfd__h329221 =
	     (sfdres__h320792[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5892 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h329211[47:25] ;
  assign _theResult___fst_sfd__h329819 =
	     (_theResult___snd_fst_exp__h329226 == 8'd255 ||
	      guard__h321111 == 2'b0 ||
	      guard__h321111 == 2'b01) ?
	       _theResult___snd_fst_sfd__h329227 :
	       CASE_guard21111_0b10_out_sfd29803_0b11_theResu_ETC__q104 ;
  assign _theResult___fst_sfd__h344586 =
	     (sfdres__h336135[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d6254 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h344576[47:25] ;
  assign _theResult___fst_sfd__h345184 =
	     (_theResult___snd_fst_exp__h344591 == 8'd255 ||
	      guard__h336454 == 2'b0 ||
	      guard__h336454 == 2'b01) ?
	       _theResult___snd_fst_sfd__h344592 :
	       CASE_guard36454_0b10_out_sfd45168_0b11_theResu_ETC__q110 ;
  assign _theResult___fst_sfd__h361367 =
	     (sfdres__h352854[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d6604 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h361357[47:25] ;
  assign _theResult___fst_sfd__h361962 =
	     (_theResult___snd_fst_exp__h361372 == 8'd255 ||
	      guard__h353167 == 2'b0 ||
	      guard__h353167 == 2'b01) ?
	       _theResult___snd_fst_sfd__h361373 :
	       CASE_guard53167_0b10_out_sfd61946_0b11_theResu_ETC__q116 ;
  assign _theResult___fst_sfd__h373831 =
	     (sfdin__h367797[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7083 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h373821[27:5] ;
  assign _theResult___fst_sfd__h374409 =
	     (_theResult___snd_fst_exp__h373836 == 8'd255 ||
	      guard__h367784 == 2'b0 ||
	      guard__h367784 == 2'b01) ?
	       _theResult___snd_fst_sfd__h373837 :
	       CASE_guard67784_0b10_out_sfd74393_0b11_theResu_ETC__q123 ;
  assign _theResult___fst_sfd__h393696 =
	     (sfdres__h385293[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d7483 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h393686[47:25] ;
  assign _theResult___fst_sfd__h394294 =
	     (_theResult___snd_fst_exp__h393701 == 8'd255 ||
	      guard__h385612 == 2'b0 ||
	      guard__h385612 == 2'b01) ?
	       _theResult___snd_fst_sfd__h393702 :
	       CASE_guard85612_0b10_out_sfd94278_0b11_theResu_ETC__q129 ;
  assign _theResult___fst_sfd__h408847 =
	     (sfdres__h400418[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7837 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h408837[47:25] ;
  assign _theResult___fst_sfd__h409445 =
	     (_theResult___snd_fst_exp__h408852 == 8'd255 ||
	      guard__h400737 == 2'b0 ||
	      guard__h400737 == 2'b01) ?
	       _theResult___snd_fst_sfd__h408853 :
	       CASE_guard00737_0b10_out_sfd09429_0b11_theResu_ETC__q135 ;
  assign _theResult___fst_sfd__h424212 =
	     (sfdres__h415761[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8199 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h424202[47:25] ;
  assign _theResult___fst_sfd__h424810 =
	     (_theResult___snd_fst_exp__h424217 == 8'd255 ||
	      guard__h416080 == 2'b0 ||
	      guard__h416080 == 2'b01) ?
	       _theResult___snd_fst_sfd__h424218 :
	       CASE_guard16080_0b10_out_sfd24794_0b11_theResu_ETC__q141 ;
  assign _theResult___fst_sfd__h439787 =
	     (sfdres__h431314[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d8562 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h439777[47:25] ;
  assign _theResult___fst_sfd__h440385 =
	     (_theResult___snd_fst_exp__h439792 == 8'd255 ||
	      guard__h431633 == 2'b0 ||
	      guard__h431633 == 2'b01) ?
	       _theResult___snd_fst_sfd__h439793 :
	       CASE_guard31633_0b10_out_sfd40369_0b11_theResu_ETC__q147 ;
  assign _theResult___fst_sfd__h456778 =
	     (sfdres__h448243[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8912 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h456768[47:25] ;
  assign _theResult___fst_sfd__h457373 =
	     (_theResult___snd_fst_exp__h456783 == 8'd255 ||
	      guard__h448556 == 2'b0 ||
	      guard__h448556 == 2'b01) ?
	       _theResult___snd_fst_sfd__h456784 :
	       CASE_guard48556_0b10_out_sfd57357_0b11_theResu_ETC__q153 ;
  assign _theResult___fst_sfd__h473826 =
	     (sfdin__h466630[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9423 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h473816[27:5] ;
  assign _theResult___fst_sfd__h474404 =
	     (_theResult___snd_fst_exp__h473831 == 8'd255 ||
	      guard__h466617 == 2'b0 ||
	      guard__h466617 == 2'b01) ?
	       _theResult___snd_fst_sfd__h473832 :
	       CASE_guard66617_0b10_out_sfd74388_0b11_theResu_ETC__q160 ;
  assign _theResult___fst_sfd__h493032 =
	     (sfdres__h484195[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9873 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h493022[47:25] ;
  assign _theResult___fst_sfd__h57813 =
	     (sfdin__h52952[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d774 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h57803[27:5] ;
  assign _theResult___fst_sfd__h58389 =
	     (_theResult___snd_fst_exp__h57818 == 8'd255 ||
	      guard__h52939 == 2'b0 ||
	      guard__h52939 == 2'b01) ?
	       _theResult___snd_fst_sfd__h57819 :
	       CASE_guard2939_0b10_out_sfd8373_0b11_theResult_ETC__q23 ;
  assign _theResult___fst_sfd__h590731 =
	     (rsfd__h575833[28:27] == 2'b0) ?
	       _theResult___snd_fst_sfd__h584890 :
	       23'd8388607 ;
  assign _theResult___fst_sfd__h590734 =
	     (_theResult___snd_fst_exp__h584889 == 8'd255) ?
	       _theResult___fst_sfd__h590731 :
	       _theResult___snd_fst_sfd__h584890 ;
  assign _theResult___fst_sfd__h590777 =
	     (sfdin__h585976[28] &&
	      IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11182 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h590767[28:6] ;
  assign _theResult___fst_sfd__h613440 =
	     (sfdres__h605037[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11541 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h613430[47:25] ;
  assign _theResult___fst_sfd__h628609 =
	     (sfdres__h620206[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d11912 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h628599[47:25] ;
  assign _theResult___fst_sfd__h643752 =
	     (sfdres__h635349[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12311 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h643742[47:25] ;
  assign _theResult___fst_sfd__h77981 =
	     (sfdin__h73120[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d774 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h77971[27:5] ;
  assign _theResult___fst_sfd__h78557 =
	     (_theResult___snd_fst_exp__h77986 == 8'd255 ||
	      guard__h73107 == 2'b0 ||
	      guard__h73107 == 2'b01) ?
	       _theResult___snd_fst_sfd__h77987 :
	       CASE_guard3107_0b10_out_sfd8541_0b11_theResult_ETC__q19 ;
  assign _theResult___sfd__h120565 =
	     sfd__h120114[24] ?
	       ((_theResult___snd_fst_exp__h120013 == 8'd254) ?
		  23'd0 :
		  sfd__h120114[23:1]) :
	       sfd__h120114[22:0] ;
  assign _theResult___sfd__h140730 =
	     sfd__h140279[24] ?
	       ((_theResult___snd_fst_exp__h140178 == 8'd254) ?
		  23'd0 :
		  sfd__h140279[23:1]) :
	       sfd__h140279[22:0] ;
  assign _theResult___sfd__h200878 =
	     sfd__h200430[24] ?
	       ((_theResult___snd_fst_exp__h200329 == 8'd254) ?
		  23'd0 :
		  sfd__h200430[23:1]) :
	       sfd__h200430[22:0] ;
  assign _theResult___sfd__h213518 =
	     sfd__h213045[24] ?
	       ((_theResult___snd_fst_exp__h212944 == 8'd254) ?
		  23'd0 :
		  sfd__h213045[23:1]) :
	       sfd__h213045[22:0] ;
  assign _theResult___sfd__h229873 =
	     sfd__h229403[24] ?
	       ((_theResult___snd_fst_exp__h229302 == 8'd254) ?
		  23'd0 :
		  sfd__h229403[23:1]) :
	       sfd__h229403[22:0] ;
  assign _theResult___sfd__h238491 =
	     sfd__h238038[24] ?
	       ((_theResult___snd_fst_exp__h237937 == 8'd254) ?
		  23'd0 :
		  sfd__h238038[23:1]) :
	       sfd__h238038[22:0] ;
  assign _theResult___sfd__h255215 =
	     sfd__h254742[24] ?
	       ((_theResult___snd_fst_exp__h254641 == 8'd254) ?
		  23'd0 :
		  sfd__h254742[23:1]) :
	       sfd__h254742[22:0] ;
  assign _theResult___sfd__h270366 =
	     sfd__h269893[24] ?
	       ((_theResult___snd_fst_exp__h269792 == 8'd254) ?
		  23'd0 :
		  sfd__h269893[23:1]) :
	       sfd__h269893[22:0] ;
  assign _theResult___sfd__h286934 =
	     sfd__h286464[24] ?
	       ((_theResult___snd_fst_exp__h286363 == 8'd254) ?
		  23'd0 :
		  sfd__h286464[23:1]) :
	       sfd__h286464[22:0] ;
  assign _theResult___sfd__h296910 =
	     sfd__h296457[24] ?
	       ((_theResult___snd_fst_exp__h296356 == 8'd254) ?
		  23'd0 :
		  sfd__h296457[23:1]) :
	       sfd__h296457[22:0] ;
  assign _theResult___sfd__h314649 =
	     sfd__h314176[24] ?
	       ((_theResult___snd_fst_exp__h314075 == 8'd254) ?
		  23'd0 :
		  sfd__h314176[23:1]) :
	       sfd__h314176[22:0] ;
  assign _theResult___sfd__h329800 =
	     sfd__h329327[24] ?
	       ((_theResult___snd_fst_exp__h329226 == 8'd254) ?
		  23'd0 :
		  sfd__h329327[23:1]) :
	       sfd__h329327[22:0] ;
  assign _theResult___sfd__h345165 =
	     sfd__h344692[24] ?
	       ((_theResult___snd_fst_exp__h344591 == 8'd254) ?
		  23'd0 :
		  sfd__h344692[23:1]) :
	       sfd__h344692[22:0] ;
  assign _theResult___sfd__h361943 =
	     sfd__h361473[24] ?
	       ((_theResult___snd_fst_exp__h361372 == 8'd254) ?
		  23'd0 :
		  sfd__h361473[23:1]) :
	       sfd__h361473[22:0] ;
  assign _theResult___sfd__h374390 =
	     sfd__h373937[24] ?
	       ((_theResult___snd_fst_exp__h373836 == 8'd254) ?
		  23'd0 :
		  sfd__h373937[23:1]) :
	       sfd__h373937[22:0] ;
  assign _theResult___sfd__h394275 =
	     sfd__h393802[24] ?
	       ((_theResult___snd_fst_exp__h393701 == 8'd254) ?
		  23'd0 :
		  sfd__h393802[23:1]) :
	       sfd__h393802[22:0] ;
  assign _theResult___sfd__h409426 =
	     sfd__h408953[24] ?
	       ((_theResult___snd_fst_exp__h408852 == 8'd254) ?
		  23'd0 :
		  sfd__h408953[23:1]) :
	       sfd__h408953[22:0] ;
  assign _theResult___sfd__h424791 =
	     sfd__h424318[24] ?
	       ((_theResult___snd_fst_exp__h424217 == 8'd254) ?
		  23'd0 :
		  sfd__h424318[23:1]) :
	       sfd__h424318[22:0] ;
  assign _theResult___sfd__h440366 =
	     sfd__h439893[24] ?
	       ((_theResult___snd_fst_exp__h439792 == 8'd254) ?
		  23'd0 :
		  sfd__h439893[23:1]) :
	       sfd__h439893[22:0] ;
  assign _theResult___sfd__h457354 =
	     sfd__h456884[24] ?
	       ((_theResult___snd_fst_exp__h456783 == 8'd254) ?
		  23'd0 :
		  sfd__h456884[23:1]) :
	       sfd__h456884[22:0] ;
  assign _theResult___sfd__h474385 =
	     sfd__h473932[24] ?
	       ((_theResult___snd_fst_exp__h473831 == 8'd254) ?
		  23'd0 :
		  sfd__h473932[23:1]) :
	       sfd__h473932[22:0] ;
  assign _theResult___sfd__h559698 =
	     sfd__h559043[24] ? t_sfd__h559656 : sfd__h559043[22:0] ;
  assign _theResult___sfd__h573012 =
	     sfd__h572357[24] ? t_sfd__h572970 : sfd__h572357[22:0] ;
  assign _theResult___sfd__h58370 =
	     sfd__h57919[24] ?
	       ((_theResult___snd_fst_exp__h57818 == 8'd254) ?
		  23'd0 :
		  sfd__h57919[23:1]) :
	       sfd__h57919[22:0] ;
  assign _theResult___sfd__h78538 =
	     sfd__h78087[24] ?
	       ((_theResult___snd_fst_exp__h77986 == 8'd254) ?
		  23'd0 :
		  sfd__h78087[23:1]) :
	       sfd__h78087[22:0] ;
  assign _theResult___snd__h11976 = { sfdres__h3555[46:0], 1'd0 } ;
  assign _theResult___snd__h11990 =
	     (!sfdres__h3555[47] && sfdres__h3555[46]) ?
	       _theResult___snd__h11992 :
	       _theResult___snd__h12004 ;
  assign _theResult___snd__h11992 = { sfdres__h3555[45:0], 2'd0 } ;
  assign _theResult___snd__h120027 = { sfdin__h115147[26:0], 1'd0 } ;
  assign _theResult___snd__h12004 =
	     (!sfdres__h3555[47] && !sfdres__h3555[46] &&
	      !sfdres__h3555[45] &&
	      !sfdres__h3555[44] &&
	      !sfdres__h3555[43] &&
	      !sfdres__h3555[42] &&
	      !sfdres__h3555[41] &&
	      !sfdres__h3555[40] &&
	      !sfdres__h3555[39] &&
	      !sfdres__h3555[38] &&
	      !sfdres__h3555[37] &&
	      !sfdres__h3555[36] &&
	      !sfdres__h3555[35] &&
	      !sfdres__h3555[34] &&
	      !sfdres__h3555[33] &&
	      !sfdres__h3555[32] &&
	      !sfdres__h3555[31] &&
	      !sfdres__h3555[30] &&
	      !sfdres__h3555[29] &&
	      !sfdres__h3555[28] &&
	      !sfdres__h3555[27] &&
	      !sfdres__h3555[26] &&
	      !sfdres__h3555[25] &&
	      !sfdres__h3555[24] &&
	      !sfdres__h3555[23] &&
	      !sfdres__h3555[22] &&
	      !sfdres__h3555[21] &&
	      !sfdres__h3555[20] &&
	      !sfdres__h3555[19] &&
	      !sfdres__h3555[18] &&
	      !sfdres__h3555[17] &&
	      !sfdres__h3555[16] &&
	      !sfdres__h3555[15] &&
	      !sfdres__h3555[14] &&
	      !sfdres__h3555[13] &&
	      !sfdres__h3555[12] &&
	      !sfdres__h3555[11] &&
	      !sfdres__h3555[10] &&
	      !sfdres__h3555[9] &&
	      !sfdres__h3555[8] &&
	      !sfdres__h3555[7] &&
	      !sfdres__h3555[6] &&
	      !sfdres__h3555[5] &&
	      !sfdres__h3555[4] &&
	      !sfdres__h3555[3] &&
	      !sfdres__h3555[2] &&
	      !sfdres__h3555[1] &&
	      !sfdres__h3555[0]) ?
	       sfdres__h3555 :
	       _theResult___snd__h12010 ;
  assign _theResult___snd__h120041 =
	     (!sfdin__h115147[27] && sfdin__h115147[26]) ?
	       _theResult___snd__h120043 :
	       _theResult___snd__h120055 ;
  assign _theResult___snd__h120043 = { sfdin__h115147[25:0], 2'd0 } ;
  assign _theResult___snd__h120055 =
	     (!sfdin__h115147[27] && !sfdin__h115147[26] &&
	      !sfdin__h115147[25] &&
	      !sfdin__h115147[24] &&
	      !sfdin__h115147[23] &&
	      !sfdin__h115147[22] &&
	      !sfdin__h115147[21] &&
	      !sfdin__h115147[20] &&
	      !sfdin__h115147[19] &&
	      !sfdin__h115147[18] &&
	      !sfdin__h115147[17] &&
	      !sfdin__h115147[16] &&
	      !sfdin__h115147[15] &&
	      !sfdin__h115147[14] &&
	      !sfdin__h115147[13] &&
	      !sfdin__h115147[12] &&
	      !sfdin__h115147[11] &&
	      !sfdin__h115147[10] &&
	      !sfdin__h115147[9] &&
	      !sfdin__h115147[8] &&
	      !sfdin__h115147[7] &&
	      !sfdin__h115147[6] &&
	      !sfdin__h115147[5] &&
	      !sfdin__h115147[4] &&
	      !sfdin__h115147[3] &&
	      !sfdin__h115147[2] &&
	      !sfdin__h115147[1] &&
	      !sfdin__h115147[0]) ?
	       sfdin__h115147 :
	       _theResult___snd__h120061 ;
  assign _theResult___snd__h120061 =
	     { IF_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage1_x_ETC__q31[25:0],
	       2'd0 } ;
  assign _theResult___snd__h120079 =
	     sfdin__h115147 <<
	     IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1462 ;
  assign _theResult___snd__h120084 =
	     sfdin__h115147 <<
	     IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31__ETC___d1699 ;
  assign _theResult___snd__h12010 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_1_PLUS_IF_ifc_main_ETC__q10[45:0],
	       2'd0 } ;
  assign _theResult___snd__h12028 =
	     sfdres__h3555 <<
	     IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d268 ;
  assign _theResult___snd__h12033 =
	     sfdres__h3555 <<
	     IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d266 ;
  assign _theResult___snd__h140192 = { sfdin__h135312[26:0], 1'd0 } ;
  assign _theResult___snd__h140206 =
	     (!sfdin__h135312[27] && sfdin__h135312[26]) ?
	       _theResult___snd__h140208 :
	       _theResult___snd__h140220 ;
  assign _theResult___snd__h140208 = { sfdin__h135312[25:0], 2'd0 } ;
  assign _theResult___snd__h140220 =
	     (!sfdin__h135312[27] && !sfdin__h135312[26] &&
	      !sfdin__h135312[25] &&
	      !sfdin__h135312[24] &&
	      !sfdin__h135312[23] &&
	      !sfdin__h135312[22] &&
	      !sfdin__h135312[21] &&
	      !sfdin__h135312[20] &&
	      !sfdin__h135312[19] &&
	      !sfdin__h135312[18] &&
	      !sfdin__h135312[17] &&
	      !sfdin__h135312[16] &&
	      !sfdin__h135312[15] &&
	      !sfdin__h135312[14] &&
	      !sfdin__h135312[13] &&
	      !sfdin__h135312[12] &&
	      !sfdin__h135312[11] &&
	      !sfdin__h135312[10] &&
	      !sfdin__h135312[9] &&
	      !sfdin__h135312[8] &&
	      !sfdin__h135312[7] &&
	      !sfdin__h135312[6] &&
	      !sfdin__h135312[5] &&
	      !sfdin__h135312[4] &&
	      !sfdin__h135312[3] &&
	      !sfdin__h135312[2] &&
	      !sfdin__h135312[1] &&
	      !sfdin__h135312[0]) ?
	       sfdin__h135312 :
	       _theResult___snd__h140226 ;
  assign _theResult___snd__h140226 =
	     { IF_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage1_x_ETC__q27[25:0],
	       2'd0 } ;
  assign _theResult___snd__h140244 =
	     sfdin__h135312 <<
	     IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1462 ;
  assign _theResult___snd__h140249 =
	     sfdin__h135312 <<
	     IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_31__ETC___d1460 ;
  assign _theResult___snd__h156032 =
	     { NOT_ifc_main_exp_s2_exp_stage1_int_res_810_BIT_ETC___d2214[47:1],
	       NOT_ifc_main_exp_s2_exp_stage1_int_res_810_BIT_ETC___d2214[0] |
	       sfdlsb__h156029 } ;
  assign _theResult___snd__h163591 = { sfdres__h155169[46:0], 1'd0 } ;
  assign _theResult___snd__h163605 =
	     (!sfdres__h155169[47] && sfdres__h155169[46]) ?
	       _theResult___snd__h163607 :
	       _theResult___snd__h163619 ;
  assign _theResult___snd__h163607 = { sfdres__h155169[45:0], 2'd0 } ;
  assign _theResult___snd__h163619 =
	     (!sfdres__h155169[47] && !sfdres__h155169[46] &&
	      !sfdres__h155169[45] &&
	      !sfdres__h155169[44] &&
	      !sfdres__h155169[43] &&
	      !sfdres__h155169[42] &&
	      !sfdres__h155169[41] &&
	      !sfdres__h155169[40] &&
	      !sfdres__h155169[39] &&
	      !sfdres__h155169[38] &&
	      !sfdres__h155169[37] &&
	      !sfdres__h155169[36] &&
	      !sfdres__h155169[35] &&
	      !sfdres__h155169[34] &&
	      !sfdres__h155169[33] &&
	      !sfdres__h155169[32] &&
	      !sfdres__h155169[31] &&
	      !sfdres__h155169[30] &&
	      !sfdres__h155169[29] &&
	      !sfdres__h155169[28] &&
	      !sfdres__h155169[27] &&
	      !sfdres__h155169[26] &&
	      !sfdres__h155169[25] &&
	      !sfdres__h155169[24] &&
	      !sfdres__h155169[23] &&
	      !sfdres__h155169[22] &&
	      !sfdres__h155169[21] &&
	      !sfdres__h155169[20] &&
	      !sfdres__h155169[19] &&
	      !sfdres__h155169[18] &&
	      !sfdres__h155169[17] &&
	      !sfdres__h155169[16] &&
	      !sfdres__h155169[15] &&
	      !sfdres__h155169[14] &&
	      !sfdres__h155169[13] &&
	      !sfdres__h155169[12] &&
	      !sfdres__h155169[11] &&
	      !sfdres__h155169[10] &&
	      !sfdres__h155169[9] &&
	      !sfdres__h155169[8] &&
	      !sfdres__h155169[7] &&
	      !sfdres__h155169[6] &&
	      !sfdres__h155169[5] &&
	      !sfdres__h155169[4] &&
	      !sfdres__h155169[3] &&
	      !sfdres__h155169[2] &&
	      !sfdres__h155169[1] &&
	      !sfdres__h155169[0]) ?
	       sfdres__h155169 :
	       _theResult___snd__h163625 ;
  assign _theResult___snd__h163625 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q42[45:0],
	       2'd0 } ;
  assign _theResult___snd__h163643 =
	     sfdres__h155169 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2432 ;
  assign _theResult___snd__h163648 =
	     sfdres__h155169 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2430 ;
  assign _theResult___snd__h17423 =
	     { _0_CONCAT_NOT_ifc_main_factor_s1_input_x_BITS_3_ETC___d385[47:1],
	       _0_CONCAT_NOT_ifc_main_factor_s1_input_x_BITS_3_ETC___d385[0] |
	       sfdlsb__h17420 } ;
  assign _theResult___snd__h181356 =
	     { NOT_ifc_main_exp_s2_exp_stage1_int_res_810_BIT_ETC___d1881[47:1],
	       NOT_ifc_main_exp_s2_exp_stage1_int_res_810_BIT_ETC___d1881[0] |
	       sfdlsb__h181353 } ;
  assign _theResult___snd__h188915 = { sfdres__h180493[46:0], 1'd0 } ;
  assign _theResult___snd__h188929 =
	     (!sfdres__h180493[47] && sfdres__h180493[46]) ?
	       _theResult___snd__h188931 :
	       _theResult___snd__h188943 ;
  assign _theResult___snd__h188931 = { sfdres__h180493[45:0], 2'd0 } ;
  assign _theResult___snd__h188943 =
	     (!sfdres__h180493[47] && !sfdres__h180493[46] &&
	      !sfdres__h180493[45] &&
	      !sfdres__h180493[44] &&
	      !sfdres__h180493[43] &&
	      !sfdres__h180493[42] &&
	      !sfdres__h180493[41] &&
	      !sfdres__h180493[40] &&
	      !sfdres__h180493[39] &&
	      !sfdres__h180493[38] &&
	      !sfdres__h180493[37] &&
	      !sfdres__h180493[36] &&
	      !sfdres__h180493[35] &&
	      !sfdres__h180493[34] &&
	      !sfdres__h180493[33] &&
	      !sfdres__h180493[32] &&
	      !sfdres__h180493[31] &&
	      !sfdres__h180493[30] &&
	      !sfdres__h180493[29] &&
	      !sfdres__h180493[28] &&
	      !sfdres__h180493[27] &&
	      !sfdres__h180493[26] &&
	      !sfdres__h180493[25] &&
	      !sfdres__h180493[24] &&
	      !sfdres__h180493[23] &&
	      !sfdres__h180493[22] &&
	      !sfdres__h180493[21] &&
	      !sfdres__h180493[20] &&
	      !sfdres__h180493[19] &&
	      !sfdres__h180493[18] &&
	      !sfdres__h180493[17] &&
	      !sfdres__h180493[16] &&
	      !sfdres__h180493[15] &&
	      !sfdres__h180493[14] &&
	      !sfdres__h180493[13] &&
	      !sfdres__h180493[12] &&
	      !sfdres__h180493[11] &&
	      !sfdres__h180493[10] &&
	      !sfdres__h180493[9] &&
	      !sfdres__h180493[8] &&
	      !sfdres__h180493[7] &&
	      !sfdres__h180493[6] &&
	      !sfdres__h180493[5] &&
	      !sfdres__h180493[4] &&
	      !sfdres__h180493[3] &&
	      !sfdres__h180493[2] &&
	      !sfdres__h180493[1] &&
	      !sfdres__h180493[0]) ?
	       sfdres__h180493 :
	       _theResult___snd__h188949 ;
  assign _theResult___snd__h188949 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q38[45:0],
	       2'd0 } ;
  assign _theResult___snd__h188967 =
	     sfdres__h180493 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2099 ;
  assign _theResult___snd__h188972 =
	     sfdres__h180493 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2097 ;
  assign _theResult___snd__h200343 = { sfdin__h195463[26:0], 1'd0 } ;
  assign _theResult___snd__h200357 =
	     (!sfdin__h195463[27] && sfdin__h195463[26]) ?
	       _theResult___snd__h200359 :
	       _theResult___snd__h200371 ;
  assign _theResult___snd__h200359 = { sfdin__h195463[25:0], 2'd0 } ;
  assign _theResult___snd__h200371 =
	     (!sfdin__h195463[27] && !sfdin__h195463[26] &&
	      !sfdin__h195463[25] &&
	      !sfdin__h195463[24] &&
	      !sfdin__h195463[23] &&
	      !sfdin__h195463[22] &&
	      !sfdin__h195463[21] &&
	      !sfdin__h195463[20] &&
	      !sfdin__h195463[19] &&
	      !sfdin__h195463[18] &&
	      !sfdin__h195463[17] &&
	      !sfdin__h195463[16] &&
	      !sfdin__h195463[15] &&
	      !sfdin__h195463[14] &&
	      !sfdin__h195463[13] &&
	      !sfdin__h195463[12] &&
	      !sfdin__h195463[11] &&
	      !sfdin__h195463[10] &&
	      !sfdin__h195463[9] &&
	      !sfdin__h195463[8] &&
	      !sfdin__h195463[7] &&
	      !sfdin__h195463[6] &&
	      !sfdin__h195463[5] &&
	      !sfdin__h195463[4] &&
	      !sfdin__h195463[3] &&
	      !sfdin__h195463[2] &&
	      !sfdin__h195463[1] &&
	      !sfdin__h195463[0]) ?
	       sfdin__h195463 :
	       _theResult___snd__h200377 ;
  assign _theResult___snd__h200377 =
	     { IF_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage2_x_ETC__q46[25:0],
	       2'd0 } ;
  assign _theResult___snd__h200395 =
	     sfdin__h195463 <<
	     IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_5_ETC___d2696 ;
  assign _theResult___snd__h200400 =
	     sfdin__h195463 <<
	     IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_31__ETC___d2694 ;
  assign _theResult___snd__h205399 =
	     { NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_2_ETC___d2875[47:1],
	       NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_2_ETC___d2875[0] |
	       sfdlsb__h205396 } ;
  assign _theResult___snd__h212958 = { sfdres__h204536[46:0], 1'd0 } ;
  assign _theResult___snd__h212972 =
	     (!sfdres__h204536[47] && sfdres__h204536[46]) ?
	       _theResult___snd__h212974 :
	       _theResult___snd__h212986 ;
  assign _theResult___snd__h212974 = { sfdres__h204536[45:0], 2'd0 } ;
  assign _theResult___snd__h212986 =
	     (!sfdres__h204536[47] && !sfdres__h204536[46] &&
	      !sfdres__h204536[45] &&
	      !sfdres__h204536[44] &&
	      !sfdres__h204536[43] &&
	      !sfdres__h204536[42] &&
	      !sfdres__h204536[41] &&
	      !sfdres__h204536[40] &&
	      !sfdres__h204536[39] &&
	      !sfdres__h204536[38] &&
	      !sfdres__h204536[37] &&
	      !sfdres__h204536[36] &&
	      !sfdres__h204536[35] &&
	      !sfdres__h204536[34] &&
	      !sfdres__h204536[33] &&
	      !sfdres__h204536[32] &&
	      !sfdres__h204536[31] &&
	      !sfdres__h204536[30] &&
	      !sfdres__h204536[29] &&
	      !sfdres__h204536[28] &&
	      !sfdres__h204536[27] &&
	      !sfdres__h204536[26] &&
	      !sfdres__h204536[25] &&
	      !sfdres__h204536[24] &&
	      !sfdres__h204536[23] &&
	      !sfdres__h204536[22] &&
	      !sfdres__h204536[21] &&
	      !sfdres__h204536[20] &&
	      !sfdres__h204536[19] &&
	      !sfdres__h204536[18] &&
	      !sfdres__h204536[17] &&
	      !sfdres__h204536[16] &&
	      !sfdres__h204536[15] &&
	      !sfdres__h204536[14] &&
	      !sfdres__h204536[13] &&
	      !sfdres__h204536[12] &&
	      !sfdres__h204536[11] &&
	      !sfdres__h204536[10] &&
	      !sfdres__h204536[9] &&
	      !sfdres__h204536[8] &&
	      !sfdres__h204536[7] &&
	      !sfdres__h204536[6] &&
	      !sfdres__h204536[5] &&
	      !sfdres__h204536[4] &&
	      !sfdres__h204536[3] &&
	      !sfdres__h204536[2] &&
	      !sfdres__h204536[1] &&
	      !sfdres__h204536[0]) ?
	       sfdres__h204536 :
	       _theResult___snd__h212992 ;
  assign _theResult___snd__h212992 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q52[45:0],
	       2'd0 } ;
  assign _theResult___snd__h213010 =
	     sfdres__h204536 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3093 ;
  assign _theResult___snd__h213015 =
	     sfdres__h204536 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3091 ;
  assign _theResult___snd__h221684 =
	     { _0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3217[47:1],
	       _0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3217[0] |
	       sfdlsb__h221681 } ;
  assign _theResult___snd__h229316 = { sfdres__h220827[46:0], 1'd0 } ;
  assign _theResult___snd__h229330 =
	     (!sfdres__h220827[47] && sfdres__h220827[46]) ?
	       _theResult___snd__h229332 :
	       _theResult___snd__h229344 ;
  assign _theResult___snd__h229332 = { sfdres__h220827[45:0], 2'd0 } ;
  assign _theResult___snd__h229344 =
	     (!sfdres__h220827[47] && !sfdres__h220827[46] &&
	      !sfdres__h220827[45] &&
	      !sfdres__h220827[44] &&
	      !sfdres__h220827[43] &&
	      !sfdres__h220827[42] &&
	      !sfdres__h220827[41] &&
	      !sfdres__h220827[40] &&
	      !sfdres__h220827[39] &&
	      !sfdres__h220827[38] &&
	      !sfdres__h220827[37] &&
	      !sfdres__h220827[36] &&
	      !sfdres__h220827[35] &&
	      !sfdres__h220827[34] &&
	      !sfdres__h220827[33] &&
	      !sfdres__h220827[32] &&
	      !sfdres__h220827[31] &&
	      !sfdres__h220827[30] &&
	      !sfdres__h220827[29] &&
	      !sfdres__h220827[28] &&
	      !sfdres__h220827[27] &&
	      !sfdres__h220827[26] &&
	      !sfdres__h220827[25] &&
	      !sfdres__h220827[24] &&
	      !sfdres__h220827[23] &&
	      !sfdres__h220827[22] &&
	      !sfdres__h220827[21] &&
	      !sfdres__h220827[20] &&
	      !sfdres__h220827[19] &&
	      !sfdres__h220827[18] &&
	      !sfdres__h220827[17] &&
	      !sfdres__h220827[16] &&
	      !sfdres__h220827[15] &&
	      !sfdres__h220827[14] &&
	      !sfdres__h220827[13] &&
	      !sfdres__h220827[12] &&
	      !sfdres__h220827[11] &&
	      !sfdres__h220827[10] &&
	      !sfdres__h220827[9] &&
	      !sfdres__h220827[8] &&
	      !sfdres__h220827[7] &&
	      !sfdres__h220827[6] &&
	      !sfdres__h220827[5] &&
	      !sfdres__h220827[4] &&
	      !sfdres__h220827[3] &&
	      !sfdres__h220827[2] &&
	      !sfdres__h220827[1] &&
	      !sfdres__h220827[0]) ?
	       sfdres__h220827 :
	       _theResult___snd__h229350 ;
  assign _theResult___snd__h229350 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q58[45:0],
	       2'd0 } ;
  assign _theResult___snd__h229368 =
	     sfdres__h220827 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3435 ;
  assign _theResult___snd__h229373 =
	     sfdres__h220827 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3433 ;
  assign _theResult___snd__h237951 = { sfdin__h232818[26:0], 1'd0 } ;
  assign _theResult___snd__h237965 =
	     (!sfdin__h232818[27] && sfdin__h232818[26]) ?
	       _theResult___snd__h237967 :
	       _theResult___snd__h237979 ;
  assign _theResult___snd__h237967 = { sfdin__h232818[25:0], 2'd0 } ;
  assign _theResult___snd__h237979 =
	     (!sfdin__h232818[27] && !sfdin__h232818[26] &&
	      !sfdin__h232818[25] &&
	      !sfdin__h232818[24] &&
	      !sfdin__h232818[23] &&
	      !sfdin__h232818[22] &&
	      !sfdin__h232818[21] &&
	      !sfdin__h232818[20] &&
	      !sfdin__h232818[19] &&
	      !sfdin__h232818[18] &&
	      !sfdin__h232818[17] &&
	      !sfdin__h232818[16] &&
	      !sfdin__h232818[15] &&
	      !sfdin__h232818[14] &&
	      !sfdin__h232818[13] &&
	      !sfdin__h232818[12] &&
	      !sfdin__h232818[11] &&
	      !sfdin__h232818[10] &&
	      !sfdin__h232818[9] &&
	      !sfdin__h232818[8] &&
	      !sfdin__h232818[7] &&
	      !sfdin__h232818[6] &&
	      !sfdin__h232818[5] &&
	      !sfdin__h232818[4] &&
	      !sfdin__h232818[3] &&
	      !sfdin__h232818[2] &&
	      !sfdin__h232818[1] &&
	      !sfdin__h232818[0]) ?
	       sfdin__h232818 :
	       _theResult___snd__h237985 ;
  assign _theResult___snd__h237985 =
	     { IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_ETC__q65[25:0],
	       2'd0 } ;
  assign _theResult___snd__h238003 =
	     sfdin__h232818 <<
	     IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3756 ;
  assign _theResult___snd__h238008 =
	     sfdin__h232818 <<
	     IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3754 ;
  assign _theResult___snd__h247096 =
	     { NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d3986[47:1],
	       NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d3986[0] |
	       sfdlsb__h247093 } ;
  assign _theResult___snd__h24983 = { sfdres__h16566[46:0], 1'd0 } ;
  assign _theResult___snd__h24997 =
	     (!sfdres__h16566[47] && sfdres__h16566[46]) ?
	       _theResult___snd__h24999 :
	       _theResult___snd__h25011 ;
  assign _theResult___snd__h24999 = { sfdres__h16566[45:0], 2'd0 } ;
  assign _theResult___snd__h25011 =
	     (!sfdres__h16566[47] && !sfdres__h16566[46] &&
	      !sfdres__h16566[45] &&
	      !sfdres__h16566[44] &&
	      !sfdres__h16566[43] &&
	      !sfdres__h16566[42] &&
	      !sfdres__h16566[41] &&
	      !sfdres__h16566[40] &&
	      !sfdres__h16566[39] &&
	      !sfdres__h16566[38] &&
	      !sfdres__h16566[37] &&
	      !sfdres__h16566[36] &&
	      !sfdres__h16566[35] &&
	      !sfdres__h16566[34] &&
	      !sfdres__h16566[33] &&
	      !sfdres__h16566[32] &&
	      !sfdres__h16566[31] &&
	      !sfdres__h16566[30] &&
	      !sfdres__h16566[29] &&
	      !sfdres__h16566[28] &&
	      !sfdres__h16566[27] &&
	      !sfdres__h16566[26] &&
	      !sfdres__h16566[25] &&
	      !sfdres__h16566[24] &&
	      !sfdres__h16566[23] &&
	      !sfdres__h16566[22] &&
	      !sfdres__h16566[21] &&
	      !sfdres__h16566[20] &&
	      !sfdres__h16566[19] &&
	      !sfdres__h16566[18] &&
	      !sfdres__h16566[17] &&
	      !sfdres__h16566[16] &&
	      !sfdres__h16566[15] &&
	      !sfdres__h16566[14] &&
	      !sfdres__h16566[13] &&
	      !sfdres__h16566[12] &&
	      !sfdres__h16566[11] &&
	      !sfdres__h16566[10] &&
	      !sfdres__h16566[9] &&
	      !sfdres__h16566[8] &&
	      !sfdres__h16566[7] &&
	      !sfdres__h16566[6] &&
	      !sfdres__h16566[5] &&
	      !sfdres__h16566[4] &&
	      !sfdres__h16566[3] &&
	      !sfdres__h16566[2] &&
	      !sfdres__h16566[1] &&
	      !sfdres__h16566[0]) ?
	       sfdres__h16566 :
	       _theResult___snd__h25017 ;
  assign _theResult___snd__h25017 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_factor_ETC__q13[45:0],
	       2'd0 } ;
  assign _theResult___snd__h25035 =
	     sfdres__h16566 <<
	     IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d603 ;
  assign _theResult___snd__h25040 =
	     sfdres__h16566 <<
	     IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d601 ;
  assign _theResult___snd__h254655 = { sfdres__h246233[46:0], 1'd0 } ;
  assign _theResult___snd__h254669 =
	     (!sfdres__h246233[47] && sfdres__h246233[46]) ?
	       _theResult___snd__h254671 :
	       _theResult___snd__h254683 ;
  assign _theResult___snd__h254671 = { sfdres__h246233[45:0], 2'd0 } ;
  assign _theResult___snd__h254683 =
	     (!sfdres__h246233[47] && !sfdres__h246233[46] &&
	      !sfdres__h246233[45] &&
	      !sfdres__h246233[44] &&
	      !sfdres__h246233[43] &&
	      !sfdres__h246233[42] &&
	      !sfdres__h246233[41] &&
	      !sfdres__h246233[40] &&
	      !sfdres__h246233[39] &&
	      !sfdres__h246233[38] &&
	      !sfdres__h246233[37] &&
	      !sfdres__h246233[36] &&
	      !sfdres__h246233[35] &&
	      !sfdres__h246233[34] &&
	      !sfdres__h246233[33] &&
	      !sfdres__h246233[32] &&
	      !sfdres__h246233[31] &&
	      !sfdres__h246233[30] &&
	      !sfdres__h246233[29] &&
	      !sfdres__h246233[28] &&
	      !sfdres__h246233[27] &&
	      !sfdres__h246233[26] &&
	      !sfdres__h246233[25] &&
	      !sfdres__h246233[24] &&
	      !sfdres__h246233[23] &&
	      !sfdres__h246233[22] &&
	      !sfdres__h246233[21] &&
	      !sfdres__h246233[20] &&
	      !sfdres__h246233[19] &&
	      !sfdres__h246233[18] &&
	      !sfdres__h246233[17] &&
	      !sfdres__h246233[16] &&
	      !sfdres__h246233[15] &&
	      !sfdres__h246233[14] &&
	      !sfdres__h246233[13] &&
	      !sfdres__h246233[12] &&
	      !sfdres__h246233[11] &&
	      !sfdres__h246233[10] &&
	      !sfdres__h246233[9] &&
	      !sfdres__h246233[8] &&
	      !sfdres__h246233[7] &&
	      !sfdres__h246233[6] &&
	      !sfdres__h246233[5] &&
	      !sfdres__h246233[4] &&
	      !sfdres__h246233[3] &&
	      !sfdres__h246233[2] &&
	      !sfdres__h246233[1] &&
	      !sfdres__h246233[0]) ?
	       sfdres__h246233 :
	       _theResult___snd__h254689 ;
  assign _theResult___snd__h254689 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q71[45:0],
	       2'd0 } ;
  assign _theResult___snd__h254707 =
	     sfdres__h246233 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4204 ;
  assign _theResult___snd__h254712 =
	     sfdres__h246233 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4202 ;
  assign _theResult___snd__h262221 =
	     { NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_T_ETC___d4340[47:1],
	       NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_T_ETC___d4340[0] |
	       sfdlsb__h262218 } ;
  assign _theResult___snd__h269806 = { sfdres__h261358[46:0], 1'd0 } ;
  assign _theResult___snd__h269820 =
	     (!sfdres__h261358[47] && sfdres__h261358[46]) ?
	       _theResult___snd__h269822 :
	       _theResult___snd__h269834 ;
  assign _theResult___snd__h269822 = { sfdres__h261358[45:0], 2'd0 } ;
  assign _theResult___snd__h269834 =
	     (!sfdres__h261358[47] && !sfdres__h261358[46] &&
	      !sfdres__h261358[45] &&
	      !sfdres__h261358[44] &&
	      !sfdres__h261358[43] &&
	      !sfdres__h261358[42] &&
	      !sfdres__h261358[41] &&
	      !sfdres__h261358[40] &&
	      !sfdres__h261358[39] &&
	      !sfdres__h261358[38] &&
	      !sfdres__h261358[37] &&
	      !sfdres__h261358[36] &&
	      !sfdres__h261358[35] &&
	      !sfdres__h261358[34] &&
	      !sfdres__h261358[33] &&
	      !sfdres__h261358[32] &&
	      !sfdres__h261358[31] &&
	      !sfdres__h261358[30] &&
	      !sfdres__h261358[29] &&
	      !sfdres__h261358[28] &&
	      !sfdres__h261358[27] &&
	      !sfdres__h261358[26] &&
	      !sfdres__h261358[25] &&
	      !sfdres__h261358[24] &&
	      !sfdres__h261358[23] &&
	      !sfdres__h261358[22] &&
	      !sfdres__h261358[21] &&
	      !sfdres__h261358[20] &&
	      !sfdres__h261358[19] &&
	      !sfdres__h261358[18] &&
	      !sfdres__h261358[17] &&
	      !sfdres__h261358[16] &&
	      !sfdres__h261358[15] &&
	      !sfdres__h261358[14] &&
	      !sfdres__h261358[13] &&
	      !sfdres__h261358[12] &&
	      !sfdres__h261358[11] &&
	      !sfdres__h261358[10] &&
	      !sfdres__h261358[9] &&
	      !sfdres__h261358[8] &&
	      !sfdres__h261358[7] &&
	      !sfdres__h261358[6] &&
	      !sfdres__h261358[5] &&
	      !sfdres__h261358[4] &&
	      !sfdres__h261358[3] &&
	      !sfdres__h261358[2] &&
	      !sfdres__h261358[1] &&
	      !sfdres__h261358[0]) ?
	       sfdres__h261358 :
	       _theResult___snd__h269840 ;
  assign _theResult___snd__h269840 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q77[45:0],
	       2'd0 } ;
  assign _theResult___snd__h269858 =
	     sfdres__h261358 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d4558 ;
  assign _theResult___snd__h269863 =
	     sfdres__h261358 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d4556 ;
  assign _theResult___snd__h278724 =
	     { NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d4689[47:1],
	       NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d4689[0] |
	       sfdlsb__h278721 } ;
  assign _theResult___snd__h286377 = { sfdres__h277867[46:0], 1'd0 } ;
  assign _theResult___snd__h286391 =
	     (!sfdres__h277867[47] && sfdres__h277867[46]) ?
	       _theResult___snd__h286393 :
	       _theResult___snd__h286405 ;
  assign _theResult___snd__h286393 = { sfdres__h277867[45:0], 2'd0 } ;
  assign _theResult___snd__h286405 =
	     (!sfdres__h277867[47] && !sfdres__h277867[46] &&
	      !sfdres__h277867[45] &&
	      !sfdres__h277867[44] &&
	      !sfdres__h277867[43] &&
	      !sfdres__h277867[42] &&
	      !sfdres__h277867[41] &&
	      !sfdres__h277867[40] &&
	      !sfdres__h277867[39] &&
	      !sfdres__h277867[38] &&
	      !sfdres__h277867[37] &&
	      !sfdres__h277867[36] &&
	      !sfdres__h277867[35] &&
	      !sfdres__h277867[34] &&
	      !sfdres__h277867[33] &&
	      !sfdres__h277867[32] &&
	      !sfdres__h277867[31] &&
	      !sfdres__h277867[30] &&
	      !sfdres__h277867[29] &&
	      !sfdres__h277867[28] &&
	      !sfdres__h277867[27] &&
	      !sfdres__h277867[26] &&
	      !sfdres__h277867[25] &&
	      !sfdres__h277867[24] &&
	      !sfdres__h277867[23] &&
	      !sfdres__h277867[22] &&
	      !sfdres__h277867[21] &&
	      !sfdres__h277867[20] &&
	      !sfdres__h277867[19] &&
	      !sfdres__h277867[18] &&
	      !sfdres__h277867[17] &&
	      !sfdres__h277867[16] &&
	      !sfdres__h277867[15] &&
	      !sfdres__h277867[14] &&
	      !sfdres__h277867[13] &&
	      !sfdres__h277867[12] &&
	      !sfdres__h277867[11] &&
	      !sfdres__h277867[10] &&
	      !sfdres__h277867[9] &&
	      !sfdres__h277867[8] &&
	      !sfdres__h277867[7] &&
	      !sfdres__h277867[6] &&
	      !sfdres__h277867[5] &&
	      !sfdres__h277867[4] &&
	      !sfdres__h277867[3] &&
	      !sfdres__h277867[2] &&
	      !sfdres__h277867[1] &&
	      !sfdres__h277867[0]) ?
	       sfdres__h277867 :
	       _theResult___snd__h286411 ;
  assign _theResult___snd__h286411 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q83[45:0],
	       2'd0 } ;
  assign _theResult___snd__h286429 =
	     sfdres__h277867 <<
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d4907 ;
  assign _theResult___snd__h286434 =
	     sfdres__h277867 <<
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d4905 ;
  assign _theResult___snd__h296370 = { sfdin__h290939[26:0], 1'd0 } ;
  assign _theResult___snd__h296384 =
	     (!sfdin__h290939[27] && sfdin__h290939[26]) ?
	       _theResult___snd__h296386 :
	       _theResult___snd__h296398 ;
  assign _theResult___snd__h296386 = { sfdin__h290939[25:0], 2'd0 } ;
  assign _theResult___snd__h296398 =
	     (!sfdin__h290939[27] && !sfdin__h290939[26] &&
	      !sfdin__h290939[25] &&
	      !sfdin__h290939[24] &&
	      !sfdin__h290939[23] &&
	      !sfdin__h290939[22] &&
	      !sfdin__h290939[21] &&
	      !sfdin__h290939[20] &&
	      !sfdin__h290939[19] &&
	      !sfdin__h290939[18] &&
	      !sfdin__h290939[17] &&
	      !sfdin__h290939[16] &&
	      !sfdin__h290939[15] &&
	      !sfdin__h290939[14] &&
	      !sfdin__h290939[13] &&
	      !sfdin__h290939[12] &&
	      !sfdin__h290939[11] &&
	      !sfdin__h290939[10] &&
	      !sfdin__h290939[9] &&
	      !sfdin__h290939[8] &&
	      !sfdin__h290939[7] &&
	      !sfdin__h290939[6] &&
	      !sfdin__h290939[5] &&
	      !sfdin__h290939[4] &&
	      !sfdin__h290939[3] &&
	      !sfdin__h290939[2] &&
	      !sfdin__h290939[1] &&
	      !sfdin__h290939[0]) ?
	       sfdin__h290939 :
	       _theResult___snd__h296404 ;
  assign _theResult___snd__h296404 =
	     { IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main__ETC__q90[25:0],
	       2'd0 } ;
  assign _theResult___snd__h296422 =
	     sfdin__h290939 <<
	     IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5273 ;
  assign _theResult___snd__h296427 =
	     sfdin__h290939 <<
	     IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d5271 ;
  assign _theResult___snd__h306530 =
	     { NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d5519[47:1],
	       NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d5519[0] |
	       sfdlsb__h306527 } ;
  assign _theResult___snd__h314089 = { sfdres__h305667[46:0], 1'd0 } ;
  assign _theResult___snd__h314103 =
	     (!sfdres__h305667[47] && sfdres__h305667[46]) ?
	       _theResult___snd__h314105 :
	       _theResult___snd__h314117 ;
  assign _theResult___snd__h314105 = { sfdres__h305667[45:0], 2'd0 } ;
  assign _theResult___snd__h314117 =
	     (!sfdres__h305667[47] && !sfdres__h305667[46] &&
	      !sfdres__h305667[45] &&
	      !sfdres__h305667[44] &&
	      !sfdres__h305667[43] &&
	      !sfdres__h305667[42] &&
	      !sfdres__h305667[41] &&
	      !sfdres__h305667[40] &&
	      !sfdres__h305667[39] &&
	      !sfdres__h305667[38] &&
	      !sfdres__h305667[37] &&
	      !sfdres__h305667[36] &&
	      !sfdres__h305667[35] &&
	      !sfdres__h305667[34] &&
	      !sfdres__h305667[33] &&
	      !sfdres__h305667[32] &&
	      !sfdres__h305667[31] &&
	      !sfdres__h305667[30] &&
	      !sfdres__h305667[29] &&
	      !sfdres__h305667[28] &&
	      !sfdres__h305667[27] &&
	      !sfdres__h305667[26] &&
	      !sfdres__h305667[25] &&
	      !sfdres__h305667[24] &&
	      !sfdres__h305667[23] &&
	      !sfdres__h305667[22] &&
	      !sfdres__h305667[21] &&
	      !sfdres__h305667[20] &&
	      !sfdres__h305667[19] &&
	      !sfdres__h305667[18] &&
	      !sfdres__h305667[17] &&
	      !sfdres__h305667[16] &&
	      !sfdres__h305667[15] &&
	      !sfdres__h305667[14] &&
	      !sfdres__h305667[13] &&
	      !sfdres__h305667[12] &&
	      !sfdres__h305667[11] &&
	      !sfdres__h305667[10] &&
	      !sfdres__h305667[9] &&
	      !sfdres__h305667[8] &&
	      !sfdres__h305667[7] &&
	      !sfdres__h305667[6] &&
	      !sfdres__h305667[5] &&
	      !sfdres__h305667[4] &&
	      !sfdres__h305667[3] &&
	      !sfdres__h305667[2] &&
	      !sfdres__h305667[1] &&
	      !sfdres__h305667[0]) ?
	       sfdres__h305667 :
	       _theResult___snd__h314123 ;
  assign _theResult___snd__h314123 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q96[45:0],
	       2'd0 } ;
  assign _theResult___snd__h314141 =
	     sfdres__h305667 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d5737 ;
  assign _theResult___snd__h314146 =
	     sfdres__h305667 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d5735 ;
  assign _theResult___snd__h321655 =
	     { NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d5873[47:1],
	       NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_T_ETC___d5873[0] |
	       sfdlsb__h321652 } ;
  assign _theResult___snd__h329240 = { sfdres__h320792[46:0], 1'd0 } ;
  assign _theResult___snd__h329254 =
	     (!sfdres__h320792[47] && sfdres__h320792[46]) ?
	       _theResult___snd__h329256 :
	       _theResult___snd__h329268 ;
  assign _theResult___snd__h329256 = { sfdres__h320792[45:0], 2'd0 } ;
  assign _theResult___snd__h329268 =
	     (!sfdres__h320792[47] && !sfdres__h320792[46] &&
	      !sfdres__h320792[45] &&
	      !sfdres__h320792[44] &&
	      !sfdres__h320792[43] &&
	      !sfdres__h320792[42] &&
	      !sfdres__h320792[41] &&
	      !sfdres__h320792[40] &&
	      !sfdres__h320792[39] &&
	      !sfdres__h320792[38] &&
	      !sfdres__h320792[37] &&
	      !sfdres__h320792[36] &&
	      !sfdres__h320792[35] &&
	      !sfdres__h320792[34] &&
	      !sfdres__h320792[33] &&
	      !sfdres__h320792[32] &&
	      !sfdres__h320792[31] &&
	      !sfdres__h320792[30] &&
	      !sfdres__h320792[29] &&
	      !sfdres__h320792[28] &&
	      !sfdres__h320792[27] &&
	      !sfdres__h320792[26] &&
	      !sfdres__h320792[25] &&
	      !sfdres__h320792[24] &&
	      !sfdres__h320792[23] &&
	      !sfdres__h320792[22] &&
	      !sfdres__h320792[21] &&
	      !sfdres__h320792[20] &&
	      !sfdres__h320792[19] &&
	      !sfdres__h320792[18] &&
	      !sfdres__h320792[17] &&
	      !sfdres__h320792[16] &&
	      !sfdres__h320792[15] &&
	      !sfdres__h320792[14] &&
	      !sfdres__h320792[13] &&
	      !sfdres__h320792[12] &&
	      !sfdres__h320792[11] &&
	      !sfdres__h320792[10] &&
	      !sfdres__h320792[9] &&
	      !sfdres__h320792[8] &&
	      !sfdres__h320792[7] &&
	      !sfdres__h320792[6] &&
	      !sfdres__h320792[5] &&
	      !sfdres__h320792[4] &&
	      !sfdres__h320792[3] &&
	      !sfdres__h320792[2] &&
	      !sfdres__h320792[1] &&
	      !sfdres__h320792[0]) ?
	       sfdres__h320792 :
	       _theResult___snd__h329274 ;
  assign _theResult___snd__h329274 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q102[45:0],
	       2'd0 } ;
  assign _theResult___snd__h329292 =
	     sfdres__h320792 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6091 ;
  assign _theResult___snd__h329297 =
	     sfdres__h320792 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6089 ;
  assign _theResult___snd__h336998 =
	     { NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6235[47:1],
	       NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d6235[0] |
	       sfdlsb__h336995 } ;
  assign _theResult___snd__h344605 = { sfdres__h336135[46:0], 1'd0 } ;
  assign _theResult___snd__h344619 =
	     (!sfdres__h336135[47] && sfdres__h336135[46]) ?
	       _theResult___snd__h344621 :
	       _theResult___snd__h344633 ;
  assign _theResult___snd__h344621 = { sfdres__h336135[45:0], 2'd0 } ;
  assign _theResult___snd__h344633 =
	     (!sfdres__h336135[47] && !sfdres__h336135[46] &&
	      !sfdres__h336135[45] &&
	      !sfdres__h336135[44] &&
	      !sfdres__h336135[43] &&
	      !sfdres__h336135[42] &&
	      !sfdres__h336135[41] &&
	      !sfdres__h336135[40] &&
	      !sfdres__h336135[39] &&
	      !sfdres__h336135[38] &&
	      !sfdres__h336135[37] &&
	      !sfdres__h336135[36] &&
	      !sfdres__h336135[35] &&
	      !sfdres__h336135[34] &&
	      !sfdres__h336135[33] &&
	      !sfdres__h336135[32] &&
	      !sfdres__h336135[31] &&
	      !sfdres__h336135[30] &&
	      !sfdres__h336135[29] &&
	      !sfdres__h336135[28] &&
	      !sfdres__h336135[27] &&
	      !sfdres__h336135[26] &&
	      !sfdres__h336135[25] &&
	      !sfdres__h336135[24] &&
	      !sfdres__h336135[23] &&
	      !sfdres__h336135[22] &&
	      !sfdres__h336135[21] &&
	      !sfdres__h336135[20] &&
	      !sfdres__h336135[19] &&
	      !sfdres__h336135[18] &&
	      !sfdres__h336135[17] &&
	      !sfdres__h336135[16] &&
	      !sfdres__h336135[15] &&
	      !sfdres__h336135[14] &&
	      !sfdres__h336135[13] &&
	      !sfdres__h336135[12] &&
	      !sfdres__h336135[11] &&
	      !sfdres__h336135[10] &&
	      !sfdres__h336135[9] &&
	      !sfdres__h336135[8] &&
	      !sfdres__h336135[7] &&
	      !sfdres__h336135[6] &&
	      !sfdres__h336135[5] &&
	      !sfdres__h336135[4] &&
	      !sfdres__h336135[3] &&
	      !sfdres__h336135[2] &&
	      !sfdres__h336135[1] &&
	      !sfdres__h336135[0]) ?
	       sfdres__h336135 :
	       _theResult___snd__h344639 ;
  assign _theResult___snd__h344639 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q108[45:0],
	       2'd0 } ;
  assign _theResult___snd__h344657 =
	     sfdres__h336135 <<
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d6453 ;
  assign _theResult___snd__h344662 =
	     sfdres__h336135 <<
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d6451 ;
  assign _theResult___snd__h353711 =
	     { NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6585[47:1],
	       NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6585[0] |
	       sfdlsb__h353708 } ;
  assign _theResult___snd__h361386 = { sfdres__h352854[46:0], 1'd0 } ;
  assign _theResult___snd__h361400 =
	     (!sfdres__h352854[47] && sfdres__h352854[46]) ?
	       _theResult___snd__h361402 :
	       _theResult___snd__h361414 ;
  assign _theResult___snd__h361402 = { sfdres__h352854[45:0], 2'd0 } ;
  assign _theResult___snd__h361414 =
	     (!sfdres__h352854[47] && !sfdres__h352854[46] &&
	      !sfdres__h352854[45] &&
	      !sfdres__h352854[44] &&
	      !sfdres__h352854[43] &&
	      !sfdres__h352854[42] &&
	      !sfdres__h352854[41] &&
	      !sfdres__h352854[40] &&
	      !sfdres__h352854[39] &&
	      !sfdres__h352854[38] &&
	      !sfdres__h352854[37] &&
	      !sfdres__h352854[36] &&
	      !sfdres__h352854[35] &&
	      !sfdres__h352854[34] &&
	      !sfdres__h352854[33] &&
	      !sfdres__h352854[32] &&
	      !sfdres__h352854[31] &&
	      !sfdres__h352854[30] &&
	      !sfdres__h352854[29] &&
	      !sfdres__h352854[28] &&
	      !sfdres__h352854[27] &&
	      !sfdres__h352854[26] &&
	      !sfdres__h352854[25] &&
	      !sfdres__h352854[24] &&
	      !sfdres__h352854[23] &&
	      !sfdres__h352854[22] &&
	      !sfdres__h352854[21] &&
	      !sfdres__h352854[20] &&
	      !sfdres__h352854[19] &&
	      !sfdres__h352854[18] &&
	      !sfdres__h352854[17] &&
	      !sfdres__h352854[16] &&
	      !sfdres__h352854[15] &&
	      !sfdres__h352854[14] &&
	      !sfdres__h352854[13] &&
	      !sfdres__h352854[12] &&
	      !sfdres__h352854[11] &&
	      !sfdres__h352854[10] &&
	      !sfdres__h352854[9] &&
	      !sfdres__h352854[8] &&
	      !sfdres__h352854[7] &&
	      !sfdres__h352854[6] &&
	      !sfdres__h352854[5] &&
	      !sfdres__h352854[4] &&
	      !sfdres__h352854[3] &&
	      !sfdres__h352854[2] &&
	      !sfdres__h352854[1] &&
	      !sfdres__h352854[0]) ?
	       sfdres__h352854 :
	       _theResult___snd__h361420 ;
  assign _theResult___snd__h361420 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_ma_ETC__q114[45:0],
	       2'd0 } ;
  assign _theResult___snd__h361438 =
	     sfdres__h352854 <<
	     IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d6803 ;
  assign _theResult___snd__h361443 =
	     sfdres__h352854 <<
	     IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d6801 ;
  assign _theResult___snd__h373850 = { sfdin__h367797[26:0], 1'd0 } ;
  assign _theResult___snd__h373864 =
	     (!sfdin__h367797[27] && sfdin__h367797[26]) ?
	       _theResult___snd__h373866 :
	       _theResult___snd__h373878 ;
  assign _theResult___snd__h373866 = { sfdin__h367797[25:0], 2'd0 } ;
  assign _theResult___snd__h373878 =
	     (!sfdin__h367797[27] && !sfdin__h367797[26] &&
	      !sfdin__h367797[25] &&
	      !sfdin__h367797[24] &&
	      !sfdin__h367797[23] &&
	      !sfdin__h367797[22] &&
	      !sfdin__h367797[21] &&
	      !sfdin__h367797[20] &&
	      !sfdin__h367797[19] &&
	      !sfdin__h367797[18] &&
	      !sfdin__h367797[17] &&
	      !sfdin__h367797[16] &&
	      !sfdin__h367797[15] &&
	      !sfdin__h367797[14] &&
	      !sfdin__h367797[13] &&
	      !sfdin__h367797[12] &&
	      !sfdin__h367797[11] &&
	      !sfdin__h367797[10] &&
	      !sfdin__h367797[9] &&
	      !sfdin__h367797[8] &&
	      !sfdin__h367797[7] &&
	      !sfdin__h367797[6] &&
	      !sfdin__h367797[5] &&
	      !sfdin__h367797[4] &&
	      !sfdin__h367797[3] &&
	      !sfdin__h367797[2] &&
	      !sfdin__h367797[1] &&
	      !sfdin__h367797[0]) ?
	       sfdin__h367797 :
	       _theResult___snd__h373884 ;
  assign _theResult___snd__h373884 =
	     { IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_ma_ETC__q121[25:0],
	       2'd0 } ;
  assign _theResult___snd__h373902 =
	     sfdin__h367797 <<
	     IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7202 ;
  assign _theResult___snd__h373907 =
	     sfdin__h367797 <<
	     IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d7200 ;
  assign _theResult___snd__h386156 =
	     { NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d7464[47:1],
	       NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d7464[0] |
	       sfdlsb__h386153 } ;
  assign _theResult___snd__h393715 = { sfdres__h385293[46:0], 1'd0 } ;
  assign _theResult___snd__h393729 =
	     (!sfdres__h385293[47] && sfdres__h385293[46]) ?
	       _theResult___snd__h393731 :
	       _theResult___snd__h393743 ;
  assign _theResult___snd__h393731 = { sfdres__h385293[45:0], 2'd0 } ;
  assign _theResult___snd__h393743 =
	     (!sfdres__h385293[47] && !sfdres__h385293[46] &&
	      !sfdres__h385293[45] &&
	      !sfdres__h385293[44] &&
	      !sfdres__h385293[43] &&
	      !sfdres__h385293[42] &&
	      !sfdres__h385293[41] &&
	      !sfdres__h385293[40] &&
	      !sfdres__h385293[39] &&
	      !sfdres__h385293[38] &&
	      !sfdres__h385293[37] &&
	      !sfdres__h385293[36] &&
	      !sfdres__h385293[35] &&
	      !sfdres__h385293[34] &&
	      !sfdres__h385293[33] &&
	      !sfdres__h385293[32] &&
	      !sfdres__h385293[31] &&
	      !sfdres__h385293[30] &&
	      !sfdres__h385293[29] &&
	      !sfdres__h385293[28] &&
	      !sfdres__h385293[27] &&
	      !sfdres__h385293[26] &&
	      !sfdres__h385293[25] &&
	      !sfdres__h385293[24] &&
	      !sfdres__h385293[23] &&
	      !sfdres__h385293[22] &&
	      !sfdres__h385293[21] &&
	      !sfdres__h385293[20] &&
	      !sfdres__h385293[19] &&
	      !sfdres__h385293[18] &&
	      !sfdres__h385293[17] &&
	      !sfdres__h385293[16] &&
	      !sfdres__h385293[15] &&
	      !sfdres__h385293[14] &&
	      !sfdres__h385293[13] &&
	      !sfdres__h385293[12] &&
	      !sfdres__h385293[11] &&
	      !sfdres__h385293[10] &&
	      !sfdres__h385293[9] &&
	      !sfdres__h385293[8] &&
	      !sfdres__h385293[7] &&
	      !sfdres__h385293[6] &&
	      !sfdres__h385293[5] &&
	      !sfdres__h385293[4] &&
	      !sfdres__h385293[3] &&
	      !sfdres__h385293[2] &&
	      !sfdres__h385293[1] &&
	      !sfdres__h385293[0]) ?
	       sfdres__h385293 :
	       _theResult___snd__h393749 ;
  assign _theResult___snd__h393749 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_exp_s2_ETC__q127[45:0],
	       2'd0 } ;
  assign _theResult___snd__h393767 =
	     sfdres__h385293 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d7682 ;
  assign _theResult___snd__h393772 =
	     sfdres__h385293 <<
	     IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d7680 ;
  assign _theResult___snd__h401281 =
	     { NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d7818[47:1],
	       NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_T_ETC___d7818[0] |
	       sfdlsb__h401278 } ;
  assign _theResult___snd__h408866 = { sfdres__h400418[46:0], 1'd0 } ;
  assign _theResult___snd__h408880 =
	     (!sfdres__h400418[47] && sfdres__h400418[46]) ?
	       _theResult___snd__h408882 :
	       _theResult___snd__h408894 ;
  assign _theResult___snd__h408882 = { sfdres__h400418[45:0], 2'd0 } ;
  assign _theResult___snd__h408894 =
	     (!sfdres__h400418[47] && !sfdres__h400418[46] &&
	      !sfdres__h400418[45] &&
	      !sfdres__h400418[44] &&
	      !sfdres__h400418[43] &&
	      !sfdres__h400418[42] &&
	      !sfdres__h400418[41] &&
	      !sfdres__h400418[40] &&
	      !sfdres__h400418[39] &&
	      !sfdres__h400418[38] &&
	      !sfdres__h400418[37] &&
	      !sfdres__h400418[36] &&
	      !sfdres__h400418[35] &&
	      !sfdres__h400418[34] &&
	      !sfdres__h400418[33] &&
	      !sfdres__h400418[32] &&
	      !sfdres__h400418[31] &&
	      !sfdres__h400418[30] &&
	      !sfdres__h400418[29] &&
	      !sfdres__h400418[28] &&
	      !sfdres__h400418[27] &&
	      !sfdres__h400418[26] &&
	      !sfdres__h400418[25] &&
	      !sfdres__h400418[24] &&
	      !sfdres__h400418[23] &&
	      !sfdres__h400418[22] &&
	      !sfdres__h400418[21] &&
	      !sfdres__h400418[20] &&
	      !sfdres__h400418[19] &&
	      !sfdres__h400418[18] &&
	      !sfdres__h400418[17] &&
	      !sfdres__h400418[16] &&
	      !sfdres__h400418[15] &&
	      !sfdres__h400418[14] &&
	      !sfdres__h400418[13] &&
	      !sfdres__h400418[12] &&
	      !sfdres__h400418[11] &&
	      !sfdres__h400418[10] &&
	      !sfdres__h400418[9] &&
	      !sfdres__h400418[8] &&
	      !sfdres__h400418[7] &&
	      !sfdres__h400418[6] &&
	      !sfdres__h400418[5] &&
	      !sfdres__h400418[4] &&
	      !sfdres__h400418[3] &&
	      !sfdres__h400418[2] &&
	      !sfdres__h400418[1] &&
	      !sfdres__h400418[0]) ?
	       sfdres__h400418 :
	       _theResult___snd__h408900 ;
  assign _theResult___snd__h408900 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_ifc_main_exp_ETC__q133[45:0],
	       2'd0 } ;
  assign _theResult___snd__h408918 =
	     sfdres__h400418 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8036 ;
  assign _theResult___snd__h408923 =
	     sfdres__h400418 <<
	     IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8034 ;
  assign _theResult___snd__h416624 =
	     { NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d8180[47:1],
	       NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d8180[0] |
	       sfdlsb__h416621 } ;
  assign _theResult___snd__h424231 = { sfdres__h415761[46:0], 1'd0 } ;
  assign _theResult___snd__h424245 =
	     (!sfdres__h415761[47] && sfdres__h415761[46]) ?
	       _theResult___snd__h424247 :
	       _theResult___snd__h424259 ;
  assign _theResult___snd__h424247 = { sfdres__h415761[45:0], 2'd0 } ;
  assign _theResult___snd__h424259 =
	     (!sfdres__h415761[47] && !sfdres__h415761[46] &&
	      !sfdres__h415761[45] &&
	      !sfdres__h415761[44] &&
	      !sfdres__h415761[43] &&
	      !sfdres__h415761[42] &&
	      !sfdres__h415761[41] &&
	      !sfdres__h415761[40] &&
	      !sfdres__h415761[39] &&
	      !sfdres__h415761[38] &&
	      !sfdres__h415761[37] &&
	      !sfdres__h415761[36] &&
	      !sfdres__h415761[35] &&
	      !sfdres__h415761[34] &&
	      !sfdres__h415761[33] &&
	      !sfdres__h415761[32] &&
	      !sfdres__h415761[31] &&
	      !sfdres__h415761[30] &&
	      !sfdres__h415761[29] &&
	      !sfdres__h415761[28] &&
	      !sfdres__h415761[27] &&
	      !sfdres__h415761[26] &&
	      !sfdres__h415761[25] &&
	      !sfdres__h415761[24] &&
	      !sfdres__h415761[23] &&
	      !sfdres__h415761[22] &&
	      !sfdres__h415761[21] &&
	      !sfdres__h415761[20] &&
	      !sfdres__h415761[19] &&
	      !sfdres__h415761[18] &&
	      !sfdres__h415761[17] &&
	      !sfdres__h415761[16] &&
	      !sfdres__h415761[15] &&
	      !sfdres__h415761[14] &&
	      !sfdres__h415761[13] &&
	      !sfdres__h415761[12] &&
	      !sfdres__h415761[11] &&
	      !sfdres__h415761[10] &&
	      !sfdres__h415761[9] &&
	      !sfdres__h415761[8] &&
	      !sfdres__h415761[7] &&
	      !sfdres__h415761[6] &&
	      !sfdres__h415761[5] &&
	      !sfdres__h415761[4] &&
	      !sfdres__h415761[3] &&
	      !sfdres__h415761[2] &&
	      !sfdres__h415761[1] &&
	      !sfdres__h415761[0]) ?
	       sfdres__h415761 :
	       _theResult___snd__h424265 ;
  assign _theResult___snd__h424265 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q139[45:0],
	       2'd0 } ;
  assign _theResult___snd__h424283 =
	     sfdres__h415761 <<
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8398 ;
  assign _theResult___snd__h424288 =
	     sfdres__h415761 <<
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8396 ;
  assign _theResult___snd__h432177 =
	     { NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d8543[47:1],
	       NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d8543[0] |
	       sfdlsb__h432174 } ;
  assign _theResult___snd__h439806 = { sfdres__h431314[46:0], 1'd0 } ;
  assign _theResult___snd__h439820 =
	     (!sfdres__h431314[47] && sfdres__h431314[46]) ?
	       _theResult___snd__h439822 :
	       _theResult___snd__h439834 ;
  assign _theResult___snd__h439822 = { sfdres__h431314[45:0], 2'd0 } ;
  assign _theResult___snd__h439834 =
	     (!sfdres__h431314[47] && !sfdres__h431314[46] &&
	      !sfdres__h431314[45] &&
	      !sfdres__h431314[44] &&
	      !sfdres__h431314[43] &&
	      !sfdres__h431314[42] &&
	      !sfdres__h431314[41] &&
	      !sfdres__h431314[40] &&
	      !sfdres__h431314[39] &&
	      !sfdres__h431314[38] &&
	      !sfdres__h431314[37] &&
	      !sfdres__h431314[36] &&
	      !sfdres__h431314[35] &&
	      !sfdres__h431314[34] &&
	      !sfdres__h431314[33] &&
	      !sfdres__h431314[32] &&
	      !sfdres__h431314[31] &&
	      !sfdres__h431314[30] &&
	      !sfdres__h431314[29] &&
	      !sfdres__h431314[28] &&
	      !sfdres__h431314[27] &&
	      !sfdres__h431314[26] &&
	      !sfdres__h431314[25] &&
	      !sfdres__h431314[24] &&
	      !sfdres__h431314[23] &&
	      !sfdres__h431314[22] &&
	      !sfdres__h431314[21] &&
	      !sfdres__h431314[20] &&
	      !sfdres__h431314[19] &&
	      !sfdres__h431314[18] &&
	      !sfdres__h431314[17] &&
	      !sfdres__h431314[16] &&
	      !sfdres__h431314[15] &&
	      !sfdres__h431314[14] &&
	      !sfdres__h431314[13] &&
	      !sfdres__h431314[12] &&
	      !sfdres__h431314[11] &&
	      !sfdres__h431314[10] &&
	      !sfdres__h431314[9] &&
	      !sfdres__h431314[8] &&
	      !sfdres__h431314[7] &&
	      !sfdres__h431314[6] &&
	      !sfdres__h431314[5] &&
	      !sfdres__h431314[4] &&
	      !sfdres__h431314[3] &&
	      !sfdres__h431314[2] &&
	      !sfdres__h431314[1] &&
	      !sfdres__h431314[0]) ?
	       sfdres__h431314 :
	       _theResult___snd__h439840 ;
  assign _theResult___snd__h439840 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_ifc_ma_ETC__q145[45:0],
	       2'd0 } ;
  assign _theResult___snd__h439858 =
	     sfdres__h431314 <<
	     IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d8761 ;
  assign _theResult___snd__h439863 =
	     sfdres__h431314 <<
	     IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d8759 ;
  assign _theResult___snd__h4416 =
	     { _0_CONCAT_NOT_ifc_main_factor_s1_input_x_BITS_3_ETC___d50[47:1],
	       _0_CONCAT_NOT_ifc_main_factor_s1_input_x_BITS_3_ETC___d50[0] |
	       sfdlsb__h4413 } ;
  assign _theResult___snd__h449100 =
	     { NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d8893[47:1],
	       NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d8893[0] |
	       sfdlsb__h449097 } ;
  assign _theResult___snd__h456797 = { sfdres__h448243[46:0], 1'd0 } ;
  assign _theResult___snd__h456811 =
	     (!sfdres__h448243[47] && sfdres__h448243[46]) ?
	       _theResult___snd__h456813 :
	       _theResult___snd__h456825 ;
  assign _theResult___snd__h456813 = { sfdres__h448243[45:0], 2'd0 } ;
  assign _theResult___snd__h456825 =
	     (!sfdres__h448243[47] && !sfdres__h448243[46] &&
	      !sfdres__h448243[45] &&
	      !sfdres__h448243[44] &&
	      !sfdres__h448243[43] &&
	      !sfdres__h448243[42] &&
	      !sfdres__h448243[41] &&
	      !sfdres__h448243[40] &&
	      !sfdres__h448243[39] &&
	      !sfdres__h448243[38] &&
	      !sfdres__h448243[37] &&
	      !sfdres__h448243[36] &&
	      !sfdres__h448243[35] &&
	      !sfdres__h448243[34] &&
	      !sfdres__h448243[33] &&
	      !sfdres__h448243[32] &&
	      !sfdres__h448243[31] &&
	      !sfdres__h448243[30] &&
	      !sfdres__h448243[29] &&
	      !sfdres__h448243[28] &&
	      !sfdres__h448243[27] &&
	      !sfdres__h448243[26] &&
	      !sfdres__h448243[25] &&
	      !sfdres__h448243[24] &&
	      !sfdres__h448243[23] &&
	      !sfdres__h448243[22] &&
	      !sfdres__h448243[21] &&
	      !sfdres__h448243[20] &&
	      !sfdres__h448243[19] &&
	      !sfdres__h448243[18] &&
	      !sfdres__h448243[17] &&
	      !sfdres__h448243[16] &&
	      !sfdres__h448243[15] &&
	      !sfdres__h448243[14] &&
	      !sfdres__h448243[13] &&
	      !sfdres__h448243[12] &&
	      !sfdres__h448243[11] &&
	      !sfdres__h448243[10] &&
	      !sfdres__h448243[9] &&
	      !sfdres__h448243[8] &&
	      !sfdres__h448243[7] &&
	      !sfdres__h448243[6] &&
	      !sfdres__h448243[5] &&
	      !sfdres__h448243[4] &&
	      !sfdres__h448243[3] &&
	      !sfdres__h448243[2] &&
	      !sfdres__h448243[1] &&
	      !sfdres__h448243[0]) ?
	       sfdres__h448243 :
	       _theResult___snd__h456831 ;
  assign _theResult___snd__h456831 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_ETC__q151[45:0],
	       2'd0 } ;
  assign _theResult___snd__h456849 =
	     sfdres__h448243 <<
	     IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9111 ;
  assign _theResult___snd__h456854 =
	     sfdres__h448243 <<
	     IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9109 ;
  assign _theResult___snd__h473845 = { sfdin__h466630[26:0], 1'd0 } ;
  assign _theResult___snd__h473859 =
	     (!sfdin__h466630[27] && sfdin__h466630[26]) ?
	       _theResult___snd__h473861 :
	       _theResult___snd__h473873 ;
  assign _theResult___snd__h473861 = { sfdin__h466630[25:0], 2'd0 } ;
  assign _theResult___snd__h473873 =
	     (!sfdin__h466630[27] && !sfdin__h466630[26] &&
	      !sfdin__h466630[25] &&
	      !sfdin__h466630[24] &&
	      !sfdin__h466630[23] &&
	      !sfdin__h466630[22] &&
	      !sfdin__h466630[21] &&
	      !sfdin__h466630[20] &&
	      !sfdin__h466630[19] &&
	      !sfdin__h466630[18] &&
	      !sfdin__h466630[17] &&
	      !sfdin__h466630[16] &&
	      !sfdin__h466630[15] &&
	      !sfdin__h466630[14] &&
	      !sfdin__h466630[13] &&
	      !sfdin__h466630[12] &&
	      !sfdin__h466630[11] &&
	      !sfdin__h466630[10] &&
	      !sfdin__h466630[9] &&
	      !sfdin__h466630[8] &&
	      !sfdin__h466630[7] &&
	      !sfdin__h466630[6] &&
	      !sfdin__h466630[5] &&
	      !sfdin__h466630[4] &&
	      !sfdin__h466630[3] &&
	      !sfdin__h466630[2] &&
	      !sfdin__h466630[1] &&
	      !sfdin__h466630[0]) ?
	       sfdin__h466630 :
	       _theResult___snd__h473879 ;
  assign _theResult___snd__h473879 =
	     { IF_0_CONCAT_IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_ETC__q158[25:0],
	       2'd0 } ;
  assign _theResult___snd__h473897 =
	     sfdin__h466630 <<
	     IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9542 ;
  assign _theResult___snd__h473902 =
	     sfdin__h466630 <<
	     IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9540 ;
  assign _theResult___snd__h485058 =
	     { NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_3_ETC___d9854[47:1],
	       NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_3_ETC___d9854[0] |
	       sfdlsb__h485055 } ;
  assign _theResult___snd__h493051 = { sfdres__h484195[46:0], 1'd0 } ;
  assign _theResult___snd__h493065 =
	     (!sfdres__h484195[47] && sfdres__h484195[46]) ?
	       _theResult___snd__h493067 :
	       _theResult___snd__h493079 ;
  assign _theResult___snd__h493067 = { sfdres__h484195[45:0], 2'd0 } ;
  assign _theResult___snd__h493079 =
	     (!sfdres__h484195[47] && !sfdres__h484195[46] &&
	      !sfdres__h484195[45] &&
	      !sfdres__h484195[44] &&
	      !sfdres__h484195[43] &&
	      !sfdres__h484195[42] &&
	      !sfdres__h484195[41] &&
	      !sfdres__h484195[40] &&
	      !sfdres__h484195[39] &&
	      !sfdres__h484195[38] &&
	      !sfdres__h484195[37] &&
	      !sfdres__h484195[36] &&
	      !sfdres__h484195[35] &&
	      !sfdres__h484195[34] &&
	      !sfdres__h484195[33] &&
	      !sfdres__h484195[32] &&
	      !sfdres__h484195[31] &&
	      !sfdres__h484195[30] &&
	      !sfdres__h484195[29] &&
	      !sfdres__h484195[28] &&
	      !sfdres__h484195[27] &&
	      !sfdres__h484195[26] &&
	      !sfdres__h484195[25] &&
	      !sfdres__h484195[24] &&
	      !sfdres__h484195[23] &&
	      !sfdres__h484195[22] &&
	      !sfdres__h484195[21] &&
	      !sfdres__h484195[20] &&
	      !sfdres__h484195[19] &&
	      !sfdres__h484195[18] &&
	      !sfdres__h484195[17] &&
	      !sfdres__h484195[16] &&
	      !sfdres__h484195[15] &&
	      !sfdres__h484195[14] &&
	      !sfdres__h484195[13] &&
	      !sfdres__h484195[12] &&
	      !sfdres__h484195[11] &&
	      !sfdres__h484195[10] &&
	      !sfdres__h484195[9] &&
	      !sfdres__h484195[8] &&
	      !sfdres__h484195[7] &&
	      !sfdres__h484195[6] &&
	      !sfdres__h484195[5] &&
	      !sfdres__h484195[4] &&
	      !sfdres__h484195[3] &&
	      !sfdres__h484195[2] &&
	      !sfdres__h484195[1] &&
	      !sfdres__h484195[0]) ?
	       sfdres__h484195 :
	       _theResult___snd__h493085 ;
  assign _theResult___snd__h493085 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_IF_IF_ifc_main__ETC__q165[45:0],
	       2'd0 } ;
  assign _theResult___snd__h493103 =
	     sfdres__h484195 <<
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d10072 ;
  assign _theResult___snd__h493108 =
	     sfdres__h484195 <<
	     IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d10070 ;
  assign _theResult___snd__h57832 = { sfdin__h52952[26:0], 1'd0 } ;
  assign _theResult___snd__h57846 =
	     (!sfdin__h52952[27] && sfdin__h52952[26]) ?
	       _theResult___snd__h57848 :
	       _theResult___snd__h57860 ;
  assign _theResult___snd__h57848 = { sfdin__h52952[25:0], 2'd0 } ;
  assign _theResult___snd__h57860 =
	     (!sfdin__h52952[27] && !sfdin__h52952[26] &&
	      !sfdin__h52952[25] &&
	      !sfdin__h52952[24] &&
	      !sfdin__h52952[23] &&
	      !sfdin__h52952[22] &&
	      !sfdin__h52952[21] &&
	      !sfdin__h52952[20] &&
	      !sfdin__h52952[19] &&
	      !sfdin__h52952[18] &&
	      !sfdin__h52952[17] &&
	      !sfdin__h52952[16] &&
	      !sfdin__h52952[15] &&
	      !sfdin__h52952[14] &&
	      !sfdin__h52952[13] &&
	      !sfdin__h52952[12] &&
	      !sfdin__h52952[11] &&
	      !sfdin__h52952[10] &&
	      !sfdin__h52952[9] &&
	      !sfdin__h52952[8] &&
	      !sfdin__h52952[7] &&
	      !sfdin__h52952[6] &&
	      !sfdin__h52952[5] &&
	      !sfdin__h52952[4] &&
	      !sfdin__h52952[3] &&
	      !sfdin__h52952[2] &&
	      !sfdin__h52952[1] &&
	      !sfdin__h52952[0]) ?
	       sfdin__h52952 :
	       _theResult___snd__h57866 ;
  assign _theResult___snd__h57866 =
	     { IF_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage0_x_ETC__q21[25:0],
	       2'd0 } ;
  assign _theResult___snd__h57884 =
	     sfdin__h52952 <<
	     IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d893 ;
  assign _theResult___snd__h57889 =
	     sfdin__h52952 <<
	     IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_9_ETC___d1130 ;
  assign _theResult___snd__h586347 = { rsfd__h575833[27:0], 1'd0 } ;
  assign _theResult___snd__h590793 = { sfdin__h585976[27:0], 1'd0 } ;
  assign _theResult___snd__h590807 =
	     (!sfdin__h585976[28] && sfdin__h585976[27]) ?
	       _theResult___snd__h590809 :
	       _theResult___snd__h590821 ;
  assign _theResult___snd__h590809 = { sfdin__h585976[26:0], 2'd0 } ;
  assign _theResult___snd__h590821 =
	     (!sfdin__h585976[28] && !sfdin__h585976[27] &&
	      !sfdin__h585976[26] &&
	      !sfdin__h585976[25] &&
	      !sfdin__h585976[24] &&
	      !sfdin__h585976[23] &&
	      !sfdin__h585976[22] &&
	      !sfdin__h585976[21] &&
	      !sfdin__h585976[20] &&
	      !sfdin__h585976[19] &&
	      !sfdin__h585976[18] &&
	      !sfdin__h585976[17] &&
	      !sfdin__h585976[16] &&
	      !sfdin__h585976[15] &&
	      !sfdin__h585976[14] &&
	      !sfdin__h585976[13] &&
	      !sfdin__h585976[12] &&
	      !sfdin__h585976[11] &&
	      !sfdin__h585976[10] &&
	      !sfdin__h585976[9] &&
	      !sfdin__h585976[8] &&
	      !sfdin__h585976[7] &&
	      !sfdin__h585976[6] &&
	      !sfdin__h585976[5] &&
	      !sfdin__h585976[4] &&
	      !sfdin__h585976[3] &&
	      !sfdin__h585976[2] &&
	      !sfdin__h585976[1] &&
	      !sfdin__h585976[0]) ?
	       sfdin__h585976 :
	       _theResult___snd__h590827 ;
  assign _theResult___snd__h590827 =
	     { IF_0_CONCAT_IF_IF_IF_ifc_main_div_s5_div_x1_09_ETC__q178[26:0],
	       2'd0 } ;
  assign _theResult___snd__h590845 =
	     sfdin__h585976 <<
	     IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11305 ;
  assign _theResult___snd__h590850 =
	     sfdin__h585976 <<
	     IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11303 ;
  assign _theResult___snd__h605900 =
	     { NOT_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23__ETC___d11522[47:1],
	       NOT_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23__ETC___d11522[0] |
	       sfdlsb__h605897 } ;
  assign _theResult___snd__h613459 = { sfdres__h605037[46:0], 1'd0 } ;
  assign _theResult___snd__h613473 =
	     (!sfdres__h605037[47] && sfdres__h605037[46]) ?
	       _theResult___snd__h613475 :
	       _theResult___snd__h613487 ;
  assign _theResult___snd__h613475 = { sfdres__h605037[45:0], 2'd0 } ;
  assign _theResult___snd__h613487 =
	     (!sfdres__h605037[47] && !sfdres__h605037[46] &&
	      !sfdres__h605037[45] &&
	      !sfdres__h605037[44] &&
	      !sfdres__h605037[43] &&
	      !sfdres__h605037[42] &&
	      !sfdres__h605037[41] &&
	      !sfdres__h605037[40] &&
	      !sfdres__h605037[39] &&
	      !sfdres__h605037[38] &&
	      !sfdres__h605037[37] &&
	      !sfdres__h605037[36] &&
	      !sfdres__h605037[35] &&
	      !sfdres__h605037[34] &&
	      !sfdres__h605037[33] &&
	      !sfdres__h605037[32] &&
	      !sfdres__h605037[31] &&
	      !sfdres__h605037[30] &&
	      !sfdres__h605037[29] &&
	      !sfdres__h605037[28] &&
	      !sfdres__h605037[27] &&
	      !sfdres__h605037[26] &&
	      !sfdres__h605037[25] &&
	      !sfdres__h605037[24] &&
	      !sfdres__h605037[23] &&
	      !sfdres__h605037[22] &&
	      !sfdres__h605037[21] &&
	      !sfdres__h605037[20] &&
	      !sfdres__h605037[19] &&
	      !sfdres__h605037[18] &&
	      !sfdres__h605037[17] &&
	      !sfdres__h605037[16] &&
	      !sfdres__h605037[15] &&
	      !sfdres__h605037[14] &&
	      !sfdres__h605037[13] &&
	      !sfdres__h605037[12] &&
	      !sfdres__h605037[11] &&
	      !sfdres__h605037[10] &&
	      !sfdres__h605037[9] &&
	      !sfdres__h605037[8] &&
	      !sfdres__h605037[7] &&
	      !sfdres__h605037[6] &&
	      !sfdres__h605037[5] &&
	      !sfdres__h605037[4] &&
	      !sfdres__h605037[3] &&
	      !sfdres__h605037[2] &&
	      !sfdres__h605037[1] &&
	      !sfdres__h605037[0]) ?
	       sfdres__h605037 :
	       _theResult___snd__h613493 ;
  assign _theResult___snd__h613493 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s_ETC__q183[45:0],
	       2'd0 } ;
  assign _theResult___snd__h613511 =
	     sfdres__h605037 <<
	     IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11740 ;
  assign _theResult___snd__h613516 =
	     sfdres__h605037 <<
	     IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11738 ;
  assign _theResult___snd__h621069 =
	     { NOT_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_ETC___d11893[47:1],
	       NOT_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_ETC___d11893[0] |
	       sfdlsb__h621066 } ;
  assign _theResult___snd__h628628 = { sfdres__h620206[46:0], 1'd0 } ;
  assign _theResult___snd__h628642 =
	     (!sfdres__h620206[47] && sfdres__h620206[46]) ?
	       _theResult___snd__h628644 :
	       _theResult___snd__h628656 ;
  assign _theResult___snd__h628644 = { sfdres__h620206[45:0], 2'd0 } ;
  assign _theResult___snd__h628656 =
	     (!sfdres__h620206[47] && !sfdres__h620206[46] &&
	      !sfdres__h620206[45] &&
	      !sfdres__h620206[44] &&
	      !sfdres__h620206[43] &&
	      !sfdres__h620206[42] &&
	      !sfdres__h620206[41] &&
	      !sfdres__h620206[40] &&
	      !sfdres__h620206[39] &&
	      !sfdres__h620206[38] &&
	      !sfdres__h620206[37] &&
	      !sfdres__h620206[36] &&
	      !sfdres__h620206[35] &&
	      !sfdres__h620206[34] &&
	      !sfdres__h620206[33] &&
	      !sfdres__h620206[32] &&
	      !sfdres__h620206[31] &&
	      !sfdres__h620206[30] &&
	      !sfdres__h620206[29] &&
	      !sfdres__h620206[28] &&
	      !sfdres__h620206[27] &&
	      !sfdres__h620206[26] &&
	      !sfdres__h620206[25] &&
	      !sfdres__h620206[24] &&
	      !sfdres__h620206[23] &&
	      !sfdres__h620206[22] &&
	      !sfdres__h620206[21] &&
	      !sfdres__h620206[20] &&
	      !sfdres__h620206[19] &&
	      !sfdres__h620206[18] &&
	      !sfdres__h620206[17] &&
	      !sfdres__h620206[16] &&
	      !sfdres__h620206[15] &&
	      !sfdres__h620206[14] &&
	      !sfdres__h620206[13] &&
	      !sfdres__h620206[12] &&
	      !sfdres__h620206[11] &&
	      !sfdres__h620206[10] &&
	      !sfdres__h620206[9] &&
	      !sfdres__h620206[8] &&
	      !sfdres__h620206[7] &&
	      !sfdres__h620206[6] &&
	      !sfdres__h620206[5] &&
	      !sfdres__h620206[4] &&
	      !sfdres__h620206[3] &&
	      !sfdres__h620206[2] &&
	      !sfdres__h620206[1] &&
	      !sfdres__h620206[0]) ?
	       sfdres__h620206 :
	       _theResult___snd__h628662 ;
  assign _theResult___snd__h628662 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s_ETC__q187[45:0],
	       2'd0 } ;
  assign _theResult___snd__h628680 =
	     sfdres__h620206 <<
	     IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d12111 ;
  assign _theResult___snd__h628685 =
	     sfdres__h620206 <<
	     IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d12109 ;
  assign _theResult___snd__h636212 =
	     { NOT_ifc_main_comp_s6_alpha_lambda_2186_BITS_30_ETC___d12292[47:1],
	       NOT_ifc_main_comp_s6_alpha_lambda_2186_BITS_30_ETC___d12292[0] |
	       sfdlsb__h636209 } ;
  assign _theResult___snd__h643771 = { sfdres__h635349[46:0], 1'd0 } ;
  assign _theResult___snd__h643785 =
	     (!sfdres__h635349[47] && sfdres__h635349[46]) ?
	       _theResult___snd__h643787 :
	       _theResult___snd__h643799 ;
  assign _theResult___snd__h643787 = { sfdres__h635349[45:0], 2'd0 } ;
  assign _theResult___snd__h643799 =
	     (!sfdres__h635349[47] && !sfdres__h635349[46] &&
	      !sfdres__h635349[45] &&
	      !sfdres__h635349[44] &&
	      !sfdres__h635349[43] &&
	      !sfdres__h635349[42] &&
	      !sfdres__h635349[41] &&
	      !sfdres__h635349[40] &&
	      !sfdres__h635349[39] &&
	      !sfdres__h635349[38] &&
	      !sfdres__h635349[37] &&
	      !sfdres__h635349[36] &&
	      !sfdres__h635349[35] &&
	      !sfdres__h635349[34] &&
	      !sfdres__h635349[33] &&
	      !sfdres__h635349[32] &&
	      !sfdres__h635349[31] &&
	      !sfdres__h635349[30] &&
	      !sfdres__h635349[29] &&
	      !sfdres__h635349[28] &&
	      !sfdres__h635349[27] &&
	      !sfdres__h635349[26] &&
	      !sfdres__h635349[25] &&
	      !sfdres__h635349[24] &&
	      !sfdres__h635349[23] &&
	      !sfdres__h635349[22] &&
	      !sfdres__h635349[21] &&
	      !sfdres__h635349[20] &&
	      !sfdres__h635349[19] &&
	      !sfdres__h635349[18] &&
	      !sfdres__h635349[17] &&
	      !sfdres__h635349[16] &&
	      !sfdres__h635349[15] &&
	      !sfdres__h635349[14] &&
	      !sfdres__h635349[13] &&
	      !sfdres__h635349[12] &&
	      !sfdres__h635349[11] &&
	      !sfdres__h635349[10] &&
	      !sfdres__h635349[9] &&
	      !sfdres__h635349[8] &&
	      !sfdres__h635349[7] &&
	      !sfdres__h635349[6] &&
	      !sfdres__h635349[5] &&
	      !sfdres__h635349[4] &&
	      !sfdres__h635349[3] &&
	      !sfdres__h635349[2] &&
	      !sfdres__h635349[1] &&
	      !sfdres__h635349[0]) ?
	       sfdres__h635349 :
	       _theResult___snd__h643805 ;
  assign _theResult___snd__h643805 =
	     { IF_0_CONCAT_IF_IF_898_MINUS_IF_ifc_main_comp_s_ETC__q192[45:0],
	       2'd0 } ;
  assign _theResult___snd__h643823 =
	     sfdres__h635349 <<
	     IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12510 ;
  assign _theResult___snd__h643828 =
	     sfdres__h635349 <<
	     IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12508 ;
  assign _theResult___snd__h78000 = { sfdin__h73120[26:0], 1'd0 } ;
  assign _theResult___snd__h78014 =
	     (!sfdin__h73120[27] && sfdin__h73120[26]) ?
	       _theResult___snd__h78016 :
	       _theResult___snd__h78028 ;
  assign _theResult___snd__h78016 = { sfdin__h73120[25:0], 2'd0 } ;
  assign _theResult___snd__h78028 =
	     (!sfdin__h73120[27] && !sfdin__h73120[26] &&
	      !sfdin__h73120[25] &&
	      !sfdin__h73120[24] &&
	      !sfdin__h73120[23] &&
	      !sfdin__h73120[22] &&
	      !sfdin__h73120[21] &&
	      !sfdin__h73120[20] &&
	      !sfdin__h73120[19] &&
	      !sfdin__h73120[18] &&
	      !sfdin__h73120[17] &&
	      !sfdin__h73120[16] &&
	      !sfdin__h73120[15] &&
	      !sfdin__h73120[14] &&
	      !sfdin__h73120[13] &&
	      !sfdin__h73120[12] &&
	      !sfdin__h73120[11] &&
	      !sfdin__h73120[10] &&
	      !sfdin__h73120[9] &&
	      !sfdin__h73120[8] &&
	      !sfdin__h73120[7] &&
	      !sfdin__h73120[6] &&
	      !sfdin__h73120[5] &&
	      !sfdin__h73120[4] &&
	      !sfdin__h73120[3] &&
	      !sfdin__h73120[2] &&
	      !sfdin__h73120[1] &&
	      !sfdin__h73120[0]) ?
	       sfdin__h73120 :
	       _theResult___snd__h78034 ;
  assign _theResult___snd__h78034 =
	     { IF_0_CONCAT_IF_IF_ifc_main_exp_s2_exp_stage0_x_ETC__q17[25:0],
	       2'd0 } ;
  assign _theResult___snd__h78052 =
	     sfdin__h73120 <<
	     IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d893 ;
  assign _theResult___snd__h78057 =
	     sfdin__h73120 <<
	     IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_31_9_ETC___d891 ;
  assign _theResult___snd_exp__h559718 =
	     (x__h553379 == 8'd255 || guard__h551040 == 2'b0 ||
	      guard__h551040 == 2'b01) ?
	       x__h553379 :
	       CASE_guard51040_0b10_out_exp59700_0b11_theResu_ETC__q169 ;
  assign _theResult___snd_exp__h573032 =
	     (x__h566693 == 8'd255 || guard__h564354 == 2'b0 ||
	      guard__h564354 == 2'b01) ?
	       x__h566693 :
	       CASE_guard64354_0b10_out_exp73014_0b11_theResu_ETC__q173 ;
  assign _theResult___snd_fst__h120135 =
	     { IF_sfdin19998_BIT_4_THEN_2_ELSE_0__q32[1],
	       { sfdin__h119998[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst__h12098 =
	     { IF_sfdin1947_BIT_24_THEN_2_ELSE_0__q11[1],
	       { sfdin__h11947[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h140300 =
	     { IF_sfdin40163_BIT_4_THEN_2_ELSE_0__q28[1],
	       { sfdin__h140163[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst__h163716 =
	     { IF_sfdin63562_BIT_24_THEN_2_ELSE_0__q43[1],
	       { sfdin__h163562[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h189040 =
	     { IF_sfdin88886_BIT_24_THEN_2_ELSE_0__q39[1],
	       { sfdin__h188886[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h200448 =
	     { IF_sfdin00314_BIT_4_THEN_2_ELSE_0__q47[1],
	       { sfdin__h200314[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst__h213083 =
	     { IF_sfdin12929_BIT_24_THEN_2_ELSE_0__q53[1],
	       { sfdin__h212929[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h229438 =
	     { IF_sfdin29287_BIT_24_THEN_2_ELSE_0__q59[1],
	       { sfdin__h229287[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h238061 =
	     { IF_sfdin37922_BIT_4_THEN_2_ELSE_0__q66[1],
	       { sfdin__h237922[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst__h25105 =
	     { IF_sfdin4954_BIT_24_THEN_2_ELSE_0__q14[1],
	       { sfdin__h24954[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h254780 =
	     { IF_sfdin54626_BIT_24_THEN_2_ELSE_0__q72[1],
	       { sfdin__h254626[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h269931 =
	     { IF_sfdin69777_BIT_24_THEN_2_ELSE_0__q78[1],
	       { sfdin__h269777[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h286499 =
	     { IF_sfdin86348_BIT_24_THEN_2_ELSE_0__q84[1],
	       { sfdin__h286348[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h296480 =
	     { IF_sfdin96341_BIT_4_THEN_2_ELSE_0__q91[1],
	       { sfdin__h296341[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst__h314214 =
	     { IF_sfdin14060_BIT_24_THEN_2_ELSE_0__q97[1],
	       { sfdin__h314060[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h329365 =
	     { IF_sfdin29211_BIT_24_THEN_2_ELSE_0__q103[1],
	       { sfdin__h329211[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h344730 =
	     { IF_sfdin44576_BIT_24_THEN_2_ELSE_0__q109[1],
	       { sfdin__h344576[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h361508 =
	     { IF_sfdin61357_BIT_24_THEN_2_ELSE_0__q115[1],
	       { sfdin__h361357[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h373960 =
	     { IF_sfdin73821_BIT_4_THEN_2_ELSE_0__q122[1],
	       { sfdin__h373821[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst__h393840 =
	     { IF_sfdin93686_BIT_24_THEN_2_ELSE_0__q128[1],
	       { sfdin__h393686[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h408991 =
	     { IF_sfdin08837_BIT_24_THEN_2_ELSE_0__q134[1],
	       { sfdin__h408837[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h424356 =
	     { IF_sfdin24202_BIT_24_THEN_2_ELSE_0__q140[1],
	       { sfdin__h424202[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h439931 =
	     { IF_sfdin39777_BIT_24_THEN_2_ELSE_0__q146[1],
	       { sfdin__h439777[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h456919 =
	     { IF_sfdin56768_BIT_24_THEN_2_ELSE_0__q152[1],
	       { sfdin__h456768[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h473955 =
	     { IF_sfdin73816_BIT_4_THEN_2_ELSE_0__q159[1],
	       { sfdin__h473816[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst__h493176 =
	     { IF_sfdin93022_BIT_24_THEN_2_ELSE_0__q166[1],
	       { sfdin__h493022[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h57940 =
	     { IF_sfdin7803_BIT_4_THEN_2_ELSE_0__q22[1],
	       { sfdin__h57803[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst__h590899 =
	     { IF_sfdin90767_BIT_5_THEN_2_ELSE_0__q179[1],
	       { sfdin__h590767[4:0], 23'd0 } != 28'd0 } ;
  assign _theResult___snd_fst__h613584 =
	     { IF_sfdin13430_BIT_24_THEN_2_ELSE_0__q184[1],
	       { sfdin__h613430[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h628753 =
	     { IF_sfdin28599_BIT_24_THEN_2_ELSE_0__q188[1],
	       { sfdin__h628599[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h643896 =
	     { IF_sfdin43742_BIT_24_THEN_2_ELSE_0__q193[1],
	       { sfdin__h643742[23:0], 23'd0 } != 47'd0 } ;
  assign _theResult___snd_fst__h78108 =
	     { IF_sfdin7971_BIT_4_THEN_2_ELSE_0__q18[1],
	       { sfdin__h77971[3:0], 23'd0 } != 27'd0 } ;
  assign _theResult___snd_fst_exp__h11962 =
	     NOT_ifc_main_factor_s1_input_x_BITS_30_TO_23_E_ETC___d43 ?
	       _theResult___fst_exp__h11956 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h120013 =
	     ((ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage1_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0)) ?
	       _theResult___fst_exp__h120007 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h140178 =
	     ((ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage1_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0)) ?
	       _theResult___fst_exp__h140172 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h163577 =
	     NOT_ifc_main_exp_s2_exp_stage1_int_res_810_BIT_ETC___d2202 ?
	       _theResult___fst_exp__h163571 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h188901 =
	     NOT_ifc_main_exp_s2_exp_stage1_int_res_810_BIT_ETC___d1868 ?
	       _theResult___fst_exp__h188895 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h200329 =
	     ((ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage2_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage2_x[22:0] != 23'd0)) ?
	       _theResult___fst_exp__h200323 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h212944 =
	     NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_2_ETC___d2868 ?
	       _theResult___fst_exp__h212938 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h229302 =
	     ((x__h203436 != 8'd255 || x__h213574 == 23'd0 ||
	       x__h213574[22]) &&
	      (x__h203436 != 8'd255 || !x__h213574[22]) &&
	      NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_T_ETC___d3208) ?
	       _theResult___fst_exp__h229296 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h237937 =
	     ((ifc_main_exp_s2_exp_tsum_1[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_1[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22]) &&
	      NOT_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3548) ?
	       _theResult___fst_exp__h237931 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h24969 =
	     NOT_ifc_main_factor_s1_input_x_BITS_30_TO_23_E_ETC___d380 ?
	       _theResult___fst_exp__h24963 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h254641 =
	     NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d3979 ?
	       _theResult___fst_exp__h254635 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h269792 =
	     ((x__h245133 != 8'd255 || x__h255271 == 23'd0 ||
	       x__h255271[22]) &&
	      NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d4332) ?
	       _theResult___fst_exp__h269786 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h286363 =
	     ((x__h245076 != 8'd255 || x__h270448 == 23'd0 ||
	       x__h270448[22]) &&
	      (x__h245076 != 8'd255 || !x__h270448[22]) &&
	      NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d4680) ?
	       _theResult___fst_exp__h286357 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h296356 =
	     ((ifc_main_exp_s2_exp_tsum_2[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_2[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22]) &&
	      NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5020) ?
	       _theResult___fst_exp__h296350 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h314075 =
	     NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d5512 ?
	       _theResult___fst_exp__h314069 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h329226 =
	     ((x__h304567 != 8'd255 || x__h314705 == 23'd0 ||
	       x__h314705[22]) &&
	      NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d5865) ?
	       _theResult___fst_exp__h329220 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h344591 =
	     ((x__h304510 != 8'd255 || x__h329882 == 23'd0 ||
	       x__h329882[22]) &&
	      NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d6227) ?
	       _theResult___fst_exp__h344585 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h361372 =
	     ((x__h304453 != 8'd255 || x__h345271 == 23'd0 ||
	       x__h345271[22]) &&
	      (x__h304453 != 8'd255 || !x__h345271[22]) &&
	      NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6576) ?
	       _theResult___fst_exp__h361366 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h373836 =
	     ((ifc_main_exp_s2_exp_tsum_3[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_3[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22]) &&
	      NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d6916) ?
	       _theResult___fst_exp__h373830 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h393701 =
	     NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d7457 ?
	       _theResult___fst_exp__h393695 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h408852 =
	     ((x__h399663 != 8'd255 || x__h394331 == 23'd0 ||
	       x__h394331[22]) &&
	      NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d7810) ?
	       _theResult___fst_exp__h408846 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h424217 =
	     ((x__h414872 != 8'd255 || x__h409508 == 23'd0 ||
	       x__h409508[22]) &&
	      NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d8172) ?
	       _theResult___fst_exp__h424211 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h439792 =
	     ((x__h430291 != 8'd255 || x__h424897 == 23'd0 ||
	       x__h424897[22]) &&
	      NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d8535) ?
	       _theResult___fst_exp__h439786 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h456783 =
	     ((x__h447327 != 8'd255 || x__h440496 == 23'd0 ||
	       x__h440496[22]) &&
	      (x__h447327 != 8'd255 || !x__h440496[22]) &&
	      NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d8884) ?
	       _theResult___fst_exp__h456777 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h473831 =
	     ((ifc_main_exp_s2_exp_tsum_4[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_4[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22]) &&
	      NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9224) ?
	       _theResult___fst_exp__h473825 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h493037 =
	     ((IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 !=
	       8'd255 ||
	       x__h480109 == 23'd0 ||
	       x__h480109[22]) &&
	      NOT_ifc_main_exp_s2_exp_stage6_int_res_633_BIT_ETC___d9845) ?
	       _theResult___fst_exp__h493031 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h57818 =
	     ((ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage0_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0)) ?
	       _theResult___fst_exp__h57812 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h584862 =
	     (IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11045 ||
	      IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11046) ?
	       8'd0 :
	       value__h584908[7:0] ;
  assign _theResult___snd_fst_exp__h584865 =
	     IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11044 ?
	       _theResult___snd_fst_exp__h584862 :
	       8'd254 ;
  assign _theResult___snd_fst_exp__h584889 =
	     ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0907_ETC___d10940 ?
	       8'd0 :
	       _theResult___snd_fst_exp__h584865 ;
  assign _theResult___snd_fst_exp__h613445 =
	     NOT_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23__ETC___d11514 ?
	       _theResult___fst_exp__h613439 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h628614 =
	     NOT_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_ETC___d11886 ?
	       _theResult___fst_exp__h628608 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h643757 =
	     NOT_ifc_main_comp_s6_alpha_lambda_2186_BITS_30_ETC___d12284 ?
	       _theResult___fst_exp__h643751 :
	       8'd0 ;
  assign _theResult___snd_fst_exp__h77986 =
	     ((ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage0_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0)) ?
	       _theResult___fst_exp__h77980 :
	       8'd0 ;
  assign _theResult___snd_fst_sfd__h11963 =
	     NOT_ifc_main_factor_s1_input_x_BITS_30_TO_23_E_ETC___d43 ?
	       _theResult___fst_sfd__h11957 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h120014 =
	     ((ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage1_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0)) ?
	       _theResult___fst_sfd__h120008 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h140179 =
	     ((ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage1_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0)) ?
	       _theResult___fst_sfd__h140173 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h163578 =
	     NOT_ifc_main_exp_s2_exp_stage1_int_res_810_BIT_ETC___d2202 ?
	       _theResult___fst_sfd__h163572 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h188902 =
	     NOT_ifc_main_exp_s2_exp_stage1_int_res_810_BIT_ETC___d1868 ?
	       _theResult___fst_sfd__h188896 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h200330 =
	     ((ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage2_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage2_x[22:0] != 23'd0)) ?
	       _theResult___fst_sfd__h200324 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h212945 =
	     NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_2_ETC___d2868 ?
	       _theResult___fst_sfd__h212939 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h229303 =
	     ((x__h203436 != 8'd255 || x__h213574 == 23'd0 ||
	       x__h213574[22]) &&
	      (x__h203436 != 8'd255 || !x__h213574[22]) &&
	      NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_T_ETC___d3208) ?
	       _theResult___fst_sfd__h229297 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h237938 =
	     ((ifc_main_exp_s2_exp_tsum_1[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_1[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22]) &&
	      NOT_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3548) ?
	       _theResult___fst_sfd__h237932 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h24970 =
	     NOT_ifc_main_factor_s1_input_x_BITS_30_TO_23_E_ETC___d380 ?
	       _theResult___fst_sfd__h24964 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h254642 =
	     NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d3979 ?
	       _theResult___fst_sfd__h254636 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h269793 =
	     ((x__h245133 != 8'd255 || x__h255271 == 23'd0 ||
	       x__h255271[22]) &&
	      NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_2_ETC___d4332) ?
	       _theResult___fst_sfd__h269787 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h286364 =
	     ((x__h245076 != 8'd255 || x__h270448 == 23'd0 ||
	       x__h270448[22]) &&
	      (x__h245076 != 8'd255 || !x__h270448[22]) &&
	      NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d4680) ?
	       _theResult___fst_sfd__h286358 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h296357 =
	     ((ifc_main_exp_s2_exp_tsum_2[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_2[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22]) &&
	      NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5020) ?
	       _theResult___fst_sfd__h296351 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h314076 =
	     NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d5512 ?
	       _theResult___fst_sfd__h314070 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h329227 =
	     ((x__h304567 != 8'd255 || x__h314705 == 23'd0 ||
	       x__h314705[22]) &&
	      NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d5865) ?
	       _theResult___fst_sfd__h329221 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h344592 =
	     ((x__h304510 != 8'd255 || x__h329882 == 23'd0 ||
	       x__h329882[22]) &&
	      NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_2_ETC___d6227) ?
	       _theResult___fst_sfd__h344586 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h361373 =
	     ((x__h304453 != 8'd255 || x__h345271 == 23'd0 ||
	       x__h345271[22]) &&
	      (x__h304453 != 8'd255 || !x__h345271[22]) &&
	      NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d6576) ?
	       _theResult___fst_sfd__h361367 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h373837 =
	     ((ifc_main_exp_s2_exp_tsum_3[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_3[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22]) &&
	      NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d6916) ?
	       _theResult___fst_sfd__h373831 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h393702 =
	     NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d7457 ?
	       _theResult___fst_sfd__h393696 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h408853 =
	     ((x__h399663 != 8'd255 || x__h394331 == 23'd0 ||
	       x__h394331[22]) &&
	      NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d7810) ?
	       _theResult___fst_sfd__h408847 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h424218 =
	     ((x__h414872 != 8'd255 || x__h409508 == 23'd0 ||
	       x__h409508[22]) &&
	      NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d8172) ?
	       _theResult___fst_sfd__h424212 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h439793 =
	     ((x__h430291 != 8'd255 || x__h424897 == 23'd0 ||
	       x__h424897[22]) &&
	      NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_2_ETC___d8535) ?
	       _theResult___fst_sfd__h439787 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h456784 =
	     ((x__h447327 != 8'd255 || x__h440496 == 23'd0 ||
	       x__h440496[22]) &&
	      (x__h447327 != 8'd255 || !x__h440496[22]) &&
	      NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d8884) ?
	       _theResult___fst_sfd__h456778 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h473832 =
	     ((ifc_main_exp_s2_exp_tsum_4[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_4[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22]) &&
	      NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9224) ?
	       _theResult___fst_sfd__h473826 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h493038 =
	     ((IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 !=
	       8'd255 ||
	       x__h480109 == 23'd0 ||
	       x__h480109[22]) &&
	      NOT_ifc_main_exp_s2_exp_stage6_int_res_633_BIT_ETC___d9845) ?
	       _theResult___fst_sfd__h493032 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h558731 =
	     ((ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	       ifc_main_add_s3_input_x[22:0] == 23'd0 ||
	       ifc_main_add_s3_input_x[22]) &&
	      (ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	       !ifc_main_add_s3_input_x[22]) &&
	      (ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	       ifc_main_add_s3_input_x[22:0] != 23'd0)) ?
	       _theResult___snd_snd_fst_sfd__h558723 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h572045 =
	     ((ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	       ifc_main_sub_s4_input_x[22:0] == 23'd0 ||
	       ifc_main_sub_s4_input_x[22]) &&
	      (ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	       !ifc_main_sub_s4_input_x[22]) &&
	      (ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	       ifc_main_sub_s4_input_x[22:0] != 23'd0)) ?
	       _theResult___snd_snd_fst_sfd__h572037 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h57819 =
	     ((ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage0_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0)) ?
	       _theResult___fst_sfd__h57813 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h584890 =
	     (ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0907_ETC___d10940 ||
	      IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11044) ?
	       23'd0 :
	       23'd8388607 ;
  assign _theResult___snd_fst_sfd__h613446 =
	     NOT_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23__ETC___d11514 ?
	       _theResult___fst_sfd__h613440 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h628615 =
	     NOT_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_ETC___d11886 ?
	       _theResult___fst_sfd__h628609 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h643758 =
	     NOT_ifc_main_comp_s6_alpha_lambda_2186_BITS_30_ETC___d12284 ?
	       _theResult___fst_sfd__h643752 :
	       23'd0 ;
  assign _theResult___snd_fst_sfd__h77987 =
	     ((ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage0_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0)) ?
	       _theResult___fst_sfd__h77981 :
	       23'd0 ;
  assign _theResult___snd_sfd__h559719 =
	     (x__h553379 == 8'd255 || guard__h551040 == 2'b0 ||
	      guard__h551040 == 2'b01) ?
	       _theResult___snd_fst_sfd__h558731 :
	       CASE_guard51040_0b10_out_sfd59701_0b11_theResu_ETC__q170 ;
  assign _theResult___snd_sfd__h573033 =
	     (x__h566693 == 8'd255 || guard__h564354 == 2'b0 ||
	      guard__h564354 == 2'b01) ?
	       _theResult___snd_fst_sfd__h572045 :
	       CASE_guard64354_0b10_out_sfd73015_0b11_theResu_ETC__q174 ;
  assign _theResult___snd_snd_fst_exp__h558722 =
	     (_theResult____h553332[27] &&
	      IF_IF_IF_ifc_main_add_s3_input_x_0205_BITS_30__ETC___d10266 ==
	      9'd127) ?
	       8'd254 :
	       out_exp__h558719 ;
  assign _theResult___snd_snd_fst_exp__h572036 =
	     (_theResult____h566646[27] &&
	      IF_IF_IF_ifc_main_sub_s4_input_x_0572_BITS_30__ETC___d10633 ==
	      9'd127) ?
	       8'd254 :
	       out_exp__h572033 ;
  assign _theResult___snd_snd_fst_sfd__h558723 =
	     (_theResult____h553332[27] &&
	      IF_IF_IF_ifc_main_add_s3_input_x_0205_BITS_30__ETC___d10266 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h558711[27:5] ;
  assign _theResult___snd_snd_fst_sfd__h572037 =
	     (_theResult____h566646[27] &&
	      IF_IF_IF_ifc_main_sub_s4_input_x_0572_BITS_30__ETC___d10633 ==
	      9'd127) ?
	       23'd8388607 :
	       sfdin__h572025[27:5] ;
  assign _theResult___snd_snd_snd__h586343 =
	     (rsfd__h575833[28:27] == 2'b0) ?
	       _theResult___snd__h586347 :
	       rsfd__h575833 ;
  assign a__h104059 =
	     { 1'b0,
	       IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_ETC___d1312 } ;
  assign a__h194790 =
	     ((IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2538 ^
	       10'h200) >
	      10'd512 ||
	      IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2538 ==
	      10'd0 &&
	      sfdB__h194825 > 28'd67108864) ?
	       sfdB__h194825 :
	       28'd67108864 ;
  assign a__h203029 =
	     { 1'b0,
	       NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3570 ?
		 x__h203380 != 8'd0 :
		 ifc_main_exp_s2_exp_tsum_1[30:23] != 8'd0,
	       NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3570 ?
		 x__h229950 :
		 ifc_main_exp_s2_exp_tsum_1[22:0],
	       3'b0 } ;
  assign a__h244669 =
	     { 1'b0,
	       NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5042 ?
		 x__h245020 != 8'd0 :
		 ifc_main_exp_s2_exp_tsum_2[30:23] != 8'd0,
	       NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5042 ?
		 x__h287035 :
		 ifc_main_exp_s2_exp_tsum_2[22:0],
	       3'b0 } ;
  assign a__h304046 =
	     { 1'b0,
	       NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6938 ?
		 x__h304397 != 8'd0 :
		 ifc_main_exp_s2_exp_tsum_3[30:23] != 8'd0,
	       NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6938 ?
		 x__h362068 :
		 ifc_main_exp_s2_exp_tsum_3[22:0],
	       3'b0 } ;
  assign a__h383610 =
	     { 1'b0,
	       NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9246 ?
		 x__h459698 != 8'd0 :
		 ifc_main_exp_s2_exp_tsum_4[30:23] != 8'd0,
	       NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9246 ?
		 x__h457503 :
		 ifc_main_exp_s2_exp_tsum_4[22:0],
	       3'b0 } ;
  assign a__h41862 =
	     { 1'b0,
	       IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_ETC___d743 } ;
  assign a__h551088 =
	     (IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10229[9] ||
	      IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10229 ==
	      10'd0 &&
	      _0b0_CONCAT_NOT_ifc_main_add_s3_input_x_0205_BI_ETC___d10235) ?
	       28'd67108864 :
	       y__h553982 ;
  assign a__h564402 =
	     (IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10596[9] ||
	      IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10596 ==
	      10'd0 &&
	      y__h567296 < 28'd67108864) ?
	       28'd67108864 :
	       y__h567296 ;
  assign b__h104061 =
	     ((ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage1_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0)) ?
	       IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1333 :
	       opB__h104075 ;
  assign b__h194792 =
	     ((ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage2_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage2_x[22:0] != 23'd0)) ?
	       IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_5_ETC___d2567 :
	       opB__h194806 ;
  assign b__h203031 =
	     ((ifc_main_exp_s2_exp_tsum_1[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_1[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22]) &&
	      NOT_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3548) ?
	       IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3627 :
	       opB__h203045 ;
  assign b__h244671 =
	     ((ifc_main_exp_s2_exp_tsum_2[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_2[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22]) &&
	      NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5020) ?
	       IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5144 :
	       opB__h244685 ;
  assign b__h304048 =
	     ((ifc_main_exp_s2_exp_tsum_3[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_3[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22]) &&
	      NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d6916) ?
	       IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7073 :
	       opB__h304062 ;
  assign b__h383612 =
	     ((ifc_main_exp_s2_exp_tsum_4[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_4[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22]) &&
	      NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9224) ?
	       IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9413 :
	       opB__h383626 ;
  assign b__h41864 =
	     ((ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage0_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0)) ?
	       IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d764 :
	       opB__h41878 ;
  assign b__h551090 =
	     ((ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	       ifc_main_add_s3_input_x[22:0] == 23'd0 ||
	       ifc_main_add_s3_input_x[22]) &&
	      (ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	       !ifc_main_add_s3_input_x[22]) &&
	      (ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	       ifc_main_add_s3_input_x[22:0] != 23'd0)) ?
	       ((diff__h551111 < 8'd28) ? t__h554070 : e__h554071) :
	       opB__h551104 ;
  assign b__h553877 = ifc_main_add_s3_input_x[30:23] - 8'd127 ;
  assign b__h558637 = x__h558608 - 8'd127 ;
  assign b__h558897 =
	     (_theResult____h553332[27] ?
		5'd0 :
		(_theResult____h553332[26] ?
		   5'd1 :
		   (_theResult____h553332[25] ?
		      5'd2 :
		      (_theResult____h553332[24] ?
			 5'd3 :
			 (_theResult____h553332[23] ?
			    5'd4 :
			    (_theResult____h553332[22] ?
			       5'd5 :
			       (_theResult____h553332[21] ?
				  5'd6 :
				  (_theResult____h553332[20] ?
				     5'd7 :
				     (_theResult____h553332[19] ?
					5'd8 :
					(_theResult____h553332[18] ?
					   5'd9 :
					   (_theResult____h553332[17] ?
					      5'd10 :
					      (_theResult____h553332[16] ?
						 5'd11 :
						 (_theResult____h553332[15] ?
						    5'd12 :
						    (_theResult____h553332[14] ?
						       5'd13 :
						       (_theResult____h553332[13] ?
							  5'd14 :
							  (_theResult____h553332[12] ?
							     5'd15 :
							     (_theResult____h553332[11] ?
								5'd16 :
								(_theResult____h553332[10] ?
								   5'd17 :
								   (_theResult____h553332[9] ?
								      5'd18 :
								      (_theResult____h553332[8] ?
									 5'd19 :
									 (_theResult____h553332[7] ?
									    5'd20 :
									    (_theResult____h553332[6] ?
									       5'd21 :
									       (_theResult____h553332[5] ?
										  5'd22 :
										  (_theResult____h553332[4] ?
										     5'd23 :
										     (_theResult____h553332[3] ?
											5'd24 :
											(_theResult____h553332[2] ?
											   5'd25 :
											   (_theResult____h553332[1] ?
											      5'd26 :
											      (_theResult____h553332[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign b__h564404 =
	     ((ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	       ifc_main_sub_s4_input_x[22:0] == 23'd0 ||
	       ifc_main_sub_s4_input_x[22]) &&
	      (ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	       !ifc_main_sub_s4_input_x[22]) &&
	      (ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	       ifc_main_sub_s4_input_x[22:0] != 23'd0)) ?
	       ((diff__h564425 < 8'd28) ? t__h567384 : e__h567385) :
	       opB__h564418 ;
  assign b__h567191 = ifc_main_sub_s4_input_x[30:23] - 8'd127 ;
  assign b__h571951 = x__h571922 - 8'd127 ;
  assign b__h572211 =
	     (_theResult____h566646[27] ?
		5'd0 :
		(_theResult____h566646[26] ?
		   5'd1 :
		   (_theResult____h566646[25] ?
		      5'd2 :
		      (_theResult____h566646[24] ?
			 5'd3 :
			 (_theResult____h566646[23] ?
			    5'd4 :
			    (_theResult____h566646[22] ?
			       5'd5 :
			       (_theResult____h566646[21] ?
				  5'd6 :
				  (_theResult____h566646[20] ?
				     5'd7 :
				     (_theResult____h566646[19] ?
					5'd8 :
					(_theResult____h566646[18] ?
					   5'd9 :
					   (_theResult____h566646[17] ?
					      5'd10 :
					      (_theResult____h566646[16] ?
						 5'd11 :
						 (_theResult____h566646[15] ?
						    5'd12 :
						    (_theResult____h566646[14] ?
						       5'd13 :
						       (_theResult____h566646[13] ?
							  5'd14 :
							  (_theResult____h566646[12] ?
							     5'd15 :
							     (_theResult____h566646[11] ?
								5'd16 :
								(_theResult____h566646[10] ?
								   5'd17 :
								   (_theResult____h566646[9] ?
								      5'd18 :
								      (_theResult____h566646[8] ?
									 5'd19 :
									 (_theResult____h566646[7] ?
									    5'd20 :
									    (_theResult____h566646[6] ?
									       5'd21 :
									       (_theResult____h566646[5] ?
										  5'd22 :
										  (_theResult____h566646[4] ?
										     5'd23 :
										     (_theResult____h566646[3] ?
											5'd24 :
											(_theResult____h566646[2] ?
											   5'd25 :
											   (_theResult____h566646[1] ?
											      5'd26 :
											      (_theResult____h566646[0] ?
												 5'd27 :
												 5'd28)))))))))))))))))))))))))))) -
	     5'd1 ;
  assign b__h576985 =
	     (ifc_main_div_s5_div_x1[30:23] == 8'd0) ?
	       (ifc_main_div_s5_div_x1[22] ?
		  5'd1 :
		  (ifc_main_div_s5_div_x1[21] ?
		     5'd2 :
		     (ifc_main_div_s5_div_x1[20] ?
			5'd3 :
			(ifc_main_div_s5_div_x1[19] ?
			   5'd4 :
			   (ifc_main_div_s5_div_x1[18] ?
			      5'd5 :
			      (ifc_main_div_s5_div_x1[17] ?
				 5'd6 :
				 (ifc_main_div_s5_div_x1[16] ?
				    5'd7 :
				    (ifc_main_div_s5_div_x1[15] ?
				       5'd8 :
				       (ifc_main_div_s5_div_x1[14] ?
					  5'd9 :
					  (ifc_main_div_s5_div_x1[13] ?
					     5'd10 :
					     (ifc_main_div_s5_div_x1[12] ?
						5'd11 :
						(ifc_main_div_s5_div_x1[11] ?
						   5'd12 :
						   (ifc_main_div_s5_div_x1[10] ?
						      5'd13 :
						      (ifc_main_div_s5_div_x1[9] ?
							 5'd14 :
							 (ifc_main_div_s5_div_x1[8] ?
							    5'd15 :
							    (ifc_main_div_s5_div_x1[7] ?
							       5'd16 :
							       (ifc_main_div_s5_div_x1[6] ?
								  5'd17 :
								  (ifc_main_div_s5_div_x1[5] ?
								     5'd18 :
								     (ifc_main_div_s5_div_x1[4] ?
									5'd19 :
									(ifc_main_div_s5_div_x1[3] ?
									   5'd20 :
									   (ifc_main_div_s5_div_x1[2] ?
									      5'd21 :
									      (ifc_main_div_s5_div_x1[1] ?
										 5'd22 :
										 (ifc_main_div_s5_div_x1[0] ?
										    5'd23 :
										    5'd24))))))))))))))))))))))) :
	       5'd0 ;
  assign b__h580897 =
	     (ifc_main_div_s5_div_x2[30:23] == 8'd0) ?
	       (ifc_main_div_s5_div_x2[22] ?
		  5'd1 :
		  (ifc_main_div_s5_div_x2[21] ?
		     5'd2 :
		     (ifc_main_div_s5_div_x2[20] ?
			5'd3 :
			(ifc_main_div_s5_div_x2[19] ?
			   5'd4 :
			   (ifc_main_div_s5_div_x2[18] ?
			      5'd5 :
			      (ifc_main_div_s5_div_x2[17] ?
				 5'd6 :
				 (ifc_main_div_s5_div_x2[16] ?
				    5'd7 :
				    (ifc_main_div_s5_div_x2[15] ?
				       5'd8 :
				       (ifc_main_div_s5_div_x2[14] ?
					  5'd9 :
					  (ifc_main_div_s5_div_x2[13] ?
					     5'd10 :
					     (ifc_main_div_s5_div_x2[12] ?
						5'd11 :
						(ifc_main_div_s5_div_x2[11] ?
						   5'd12 :
						   (ifc_main_div_s5_div_x2[10] ?
						      5'd13 :
						      (ifc_main_div_s5_div_x2[9] ?
							 5'd14 :
							 (ifc_main_div_s5_div_x2[8] ?
							    5'd15 :
							    (ifc_main_div_s5_div_x2[7] ?
							       5'd16 :
							       (ifc_main_div_s5_div_x2[6] ?
								  5'd17 :
								  (ifc_main_div_s5_div_x2[5] ?
								     5'd18 :
								     (ifc_main_div_s5_div_x2[4] ?
									5'd19 :
									(ifc_main_div_s5_div_x2[3] ?
									   5'd20 :
									   (ifc_main_div_s5_div_x2[2] ?
									      5'd21 :
									      (ifc_main_div_s5_div_x2[1] ?
										 5'd22 :
										 (ifc_main_div_s5_div_x2[0] ?
										    5'd23 :
										    5'd24))))))))))))))))))))))) :
	       5'd0 ;
  assign diff__h104079 =
	     (!SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1303 ||
	      SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1305 &&
	      _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_stage1_x_ETC___d1309) ?
	       x__h115617[7:0] :
	       x__h115621[7:0] ;
  assign diff__h194810 =
	     ((IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2538 ^
	       10'h200) >
	      10'd512 ||
	      IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2538 ==
	      10'd0 &&
	      sfdB__h194825 > 28'd67108864) ?
	       IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2538[7:0] :
	       x__h195938[7:0] ;
  assign diff__h203049 =
	     NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3570 ?
	       x__h233520[7:0] :
	       x__h233524[7:0] ;
  assign diff__h244689 =
	     NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5042 ?
	       x__h291927[7:0] :
	       x__h291931[7:0] ;
  assign diff__h304066 =
	     NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6938 ?
	       x__h369395[7:0] :
	       x__h369399[7:0] ;
  assign diff__h383630 =
	     NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9246 ?
	       x__h469378[7:0] :
	       x__h469382[7:0] ;
  assign diff__h41882 =
	     (!SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d734 ||
	      SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d736 &&
	      _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_stage0_x_ETC___d740) ?
	       x__h53422[7:0] :
	       x__h53426[7:0] ;
  assign diff__h551111 =
	     (IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10229[9] ||
	      IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10229 ==
	      10'd0 &&
	      _0b0_CONCAT_NOT_ifc_main_add_s3_input_x_0205_BI_ETC___d10235) ?
	       x__h554089[7:0] :
	       IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10229[7:0] ;
  assign diff__h564425 =
	     (IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10596[9] ||
	      IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10596 ==
	      10'd0 &&
	      y__h567296 < 28'd67108864) ?
	       x__h567403[7:0] :
	       IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10596[7:0] ;
  assign din_exp00280_MINUS_127__q45 = din_exp__h200280 - 8'd127 ;
  assign din_exp08761_MINUS_127__q132 = din_exp__h408761 - 8'd127 ;
  assign din_exp12853_MINUS_127__q51 = din_exp__h212853 - 8'd127 ;
  assign din_exp13354_MINUS_127__q182 = din_exp__h613354 - 8'd127 ;
  assign din_exp13984_MINUS_127__q95 = din_exp__h313984 - 8'd127 ;
  assign din_exp1871_MINUS_127__q9 = din_exp__h11871 - 8'd127 ;
  assign din_exp19964_MINUS_127__q26 = din_exp__h119964 - 8'd127 ;
  assign din_exp24126_MINUS_127__q138 = din_exp__h424126 - 8'd127 ;
  assign din_exp28523_MINUS_127__q186 = din_exp__h628523 - 8'd127 ;
  assign din_exp29135_MINUS_127__q101 = din_exp__h329135 - 8'd127 ;
  assign din_exp29211_MINUS_127__q57 = din_exp__h229211 - 8'd127 ;
  assign din_exp37867_MINUS_127__q64 = din_exp__h237867 - 8'd127 ;
  assign din_exp39701_MINUS_127__q144 = din_exp__h439701 - 8'd127 ;
  assign din_exp43666_MINUS_127__q191 = din_exp__h643666 - 8'd127 ;
  assign din_exp44500_MINUS_127__q107 = din_exp__h344500 - 8'd127 ;
  assign din_exp4878_MINUS_127__q12 = din_exp__h24878 - 8'd127 ;
  assign din_exp54550_MINUS_127__q70 = din_exp__h254550 - 8'd127 ;
  assign din_exp56692_MINUS_127__q150 = din_exp__h456692 - 8'd127 ;
  assign din_exp61281_MINUS_127__q113 = din_exp__h361281 - 8'd127 ;
  assign din_exp63486_MINUS_127__q41 = din_exp__h163486 - 8'd127 ;
  assign din_exp69701_MINUS_127__q76 = din_exp__h269701 - 8'd127 ;
  assign din_exp73725_MINUS_127__q157 = din_exp__h473725 - 8'd127 ;
  assign din_exp73742_MINUS_127__q120 = din_exp__h373742 - 8'd127 ;
  assign din_exp7769_MINUS_127__q16 = din_exp__h57769 - 8'd127 ;
  assign din_exp86272_MINUS_127__q82 = din_exp__h286272 - 8'd127 ;
  assign din_exp88810_MINUS_127__q37 = din_exp__h188810 - 8'd127 ;
  assign din_exp92946_MINUS_127__q164 = din_exp__h492946 - 8'd127 ;
  assign din_exp93610_MINUS_127__q126 = din_exp__h393610 - 8'd127 ;
  assign din_exp96274_MINUS_127__q89 = din_exp__h296274 - 8'd127 ;
  assign din_exp__h11871 =
	     _898_MINUS_1_PLUS_IF_ifc_main_factor_s1_input_x_ETC___d45 ?
	       value__h11888[7:0] :
	       8'd0 ;
  assign din_exp__h119964 =
	     (!SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1303 ||
	      SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1305 &&
	      _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_stage1_x_ETC___d1309) ?
	       in2_exp__h104349 :
	       ifc_main_exp_s2_exp_stage1_x[30:23] ;
  assign din_exp__h163486 =
	     _898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d2204 ?
	       value__h163503[7:0] :
	       8'd0 ;
  assign din_exp__h188810 =
	     _898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d1870 ?
	       value__h188827[7:0] :
	       8'd0 ;
  assign din_exp__h200280 =
	     ((IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2538 ^
	       10'h200) >
	      10'd512 ||
	      IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2538 ==
	      10'd0 &&
	      sfdB__h194825 > 28'd67108864) ?
	       ifc_main_exp_s2_exp_stage2_x[30:23] :
	       8'b01111111 ;
  assign din_exp__h212853 =
	     _898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d2870 ?
	       value__h212870[7:0] :
	       8'd0 ;
  assign din_exp__h229211 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3212 ?
	       value__h229228[7:0] :
	       8'd0 ;
  assign din_exp__h237867 =
	     NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3570 ?
	       x__h203380 :
	       ifc_main_exp_s2_exp_tsum_1[30:23] ;
  assign din_exp__h24878 =
	     _898_MINUS_IF_ifc_main_factor_s1_input_x_BITS_3_ETC___d382 ?
	       value__h24895[7:0] :
	       8'd0 ;
  assign din_exp__h254550 =
	     _898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d3981 ?
	       value__h254567[7:0] :
	       8'd0 ;
  assign din_exp__h269701 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d4335 ?
	       value__h269718[7:0] :
	       8'd0 ;
  assign din_exp__h286272 =
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4684 ?
	       value__h286289[7:0] :
	       8'd0 ;
  assign din_exp__h296274 =
	     NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5042 ?
	       x__h245020 :
	       ifc_main_exp_s2_exp_tsum_2[30:23] ;
  assign din_exp__h313984 =
	     _898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d5514 ?
	       value__h314001[7:0] :
	       8'd0 ;
  assign din_exp__h329135 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d5868 ?
	       value__h329152[7:0] :
	       8'd0 ;
  assign din_exp__h344500 =
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6230 ?
	       value__h344517[7:0] :
	       8'd0 ;
  assign din_exp__h361281 =
	     _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6580 ?
	       value__h361298[7:0] :
	       8'd0 ;
  assign din_exp__h373742 =
	     NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6938 ?
	       x__h304397 :
	       ifc_main_exp_s2_exp_tsum_3[30:23] ;
  assign din_exp__h393610 =
	     _898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d7459 ?
	       value__h393627[7:0] :
	       8'd0 ;
  assign din_exp__h408761 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d7813 ?
	       value__h408778[7:0] :
	       8'd0 ;
  assign din_exp__h424126 =
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d8175 ?
	       value__h424143[7:0] :
	       8'd0 ;
  assign din_exp__h439701 =
	     _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8538 ?
	       value__h439718[7:0] :
	       8'd0 ;
  assign din_exp__h456692 =
	     _898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8888 ?
	       value__h456709[7:0] :
	       8'd0 ;
  assign din_exp__h473725 =
	     NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9246 ?
	       x__h459698 :
	       ifc_main_exp_s2_exp_tsum_4[30:23] ;
  assign din_exp__h492946 =
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_tsum_4__ETC___d9848 ?
	       value__h492963[7:0] :
	       8'd0 ;
  assign din_exp__h57769 =
	     (!SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d734 ||
	      SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d736 &&
	      _0b0_CONCAT_NOT_IF_ifc_main_exp_s2_exp_stage0_x_ETC___d740) ?
	       in2_exp__h42152 :
	       ifc_main_exp_s2_exp_stage0_x[30:23] ;
  assign din_exp__h613354 =
	     _898_MINUS_IF_ifc_main_comp_s6_alpha_1418_BITS__ETC___d11516 ?
	       value__h613371[7:0] :
	       8'd0 ;
  assign din_exp__h628523 =
	     _898_MINUS_IF_ifc_main_comp_s6_lambda_1817_BITS_ETC___d11888 ?
	       value__h628540[7:0] :
	       8'd0 ;
  assign din_exp__h643666 =
	     _898_MINUS_IF_ifc_main_comp_s6_alpha_lambda_218_ETC___d12286 ?
	       value__h643683[7:0] :
	       8'd0 ;
  assign din_inc___2_exp__h120591 = _theResult___snd_fst_exp__h120013 + 8'd1 ;
  assign din_inc___2_exp__h12608 = _theResult___snd_fst_exp__h11962 + 8'd1 ;
  assign din_inc___2_exp__h140756 = _theResult___snd_fst_exp__h140178 + 8'd1 ;
  assign din_inc___2_exp__h164243 = _theResult___snd_fst_exp__h163577 + 8'd1 ;
  assign din_inc___2_exp__h189570 = _theResult___snd_fst_exp__h188901 + 8'd1 ;
  assign din_inc___2_exp__h200900 = _theResult___snd_fst_exp__h200329 + 8'd1 ;
  assign din_inc___2_exp__h213553 = _theResult___snd_fst_exp__h212944 + 8'd1 ;
  assign din_inc___2_exp__h229929 = _theResult___snd_fst_exp__h229302 + 8'd1 ;
  assign din_inc___2_exp__h238579 = _theResult___snd_fst_exp__h237937 + 8'd1 ;
  assign din_inc___2_exp__h255250 = _theResult___snd_fst_exp__h254641 + 8'd1 ;
  assign din_inc___2_exp__h25611 = _theResult___snd_fst_exp__h24969 + 8'd1 ;
  assign din_inc___2_exp__h270427 = _theResult___snd_fst_exp__h269792 + 8'd1 ;
  assign din_inc___2_exp__h287014 = _theResult___snd_fst_exp__h286363 + 8'd1 ;
  assign din_inc___2_exp__h297034 = _theResult___snd_fst_exp__h296356 + 8'd1 ;
  assign din_inc___2_exp__h314684 = _theResult___snd_fst_exp__h314075 + 8'd1 ;
  assign din_inc___2_exp__h329861 = _theResult___snd_fst_exp__h329226 + 8'd1 ;
  assign din_inc___2_exp__h345250 = _theResult___snd_fst_exp__h344591 + 8'd1 ;
  assign din_inc___2_exp__h362047 = _theResult___snd_fst_exp__h361372 + 8'd1 ;
  assign din_inc___2_exp__h374550 = _theResult___snd_fst_exp__h373836 + 8'd1 ;
  assign din_inc___2_exp__h394310 = _theResult___snd_fst_exp__h393701 + 8'd1 ;
  assign din_inc___2_exp__h409487 = _theResult___snd_fst_exp__h408852 + 8'd1 ;
  assign din_inc___2_exp__h424876 = _theResult___snd_fst_exp__h424217 + 8'd1 ;
  assign din_inc___2_exp__h440475 = _theResult___snd_fst_exp__h439792 + 8'd1 ;
  assign din_inc___2_exp__h457482 = _theResult___snd_fst_exp__h456783 + 8'd1 ;
  assign din_inc___2_exp__h474581 = _theResult___snd_fst_exp__h473831 + 8'd1 ;
  assign din_inc___2_exp__h528705 = _theResult___snd_fst_exp__h493037 + 8'd1 ;
  assign din_inc___2_exp__h58396 = _theResult___snd_fst_exp__h57818 + 8'd1 ;
  assign din_inc___2_exp__h591408 = _theResult_____1_fst_exp__h590779 + 8'd1 ;
  assign din_inc___2_exp__h614097 = _theResult___snd_fst_exp__h613445 + 8'd1 ;
  assign din_inc___2_exp__h629266 = _theResult___snd_fst_exp__h628614 + 8'd1 ;
  assign din_inc___2_exp__h644410 = _theResult___snd_fst_exp__h643757 + 8'd1 ;
  assign din_inc___2_exp__h78564 = _theResult___snd_fst_exp__h77986 + 8'd1 ;
  assign e__h553759 = a__h551088 + b__h551090 ;
  assign e__h554071 = (opB__h551104 == 28'd0) ? opB__h551104 : 28'd1 ;
  assign e__h567073 = a__h564402 + b__h564404 ;
  assign e__h567385 = (opB__h564418 == 28'd0) ? opB__h564418 : 28'd1 ;
  assign e_exp__h106175 =
	     IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[0] ?
	       8'd128 :
	       8'd127 ;
  assign e_exp__h106178 =
	     IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[1] ?
	       8'd129 :
	       e_exp__h106175 ;
  assign e_exp__h106181 =
	     (IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[1] &&
	      IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[0]) ?
	       8'd130 :
	       e_exp__h106178 ;
  assign e_exp__h106184 =
	     (IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[2] &&
	      !IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[1] &&
	      !IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[0]) ?
	       8'd131 :
	       e_exp__h106181 ;
  assign e_exp__h153349 =
	     IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[0] ?
	       8'd129 :
	       8'd128 ;
  assign e_exp__h153352 =
	     IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[1] ?
	       8'd132 :
	       e_exp__h153349 ;
  assign e_exp__h153355 =
	     (IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[1] &&
	      IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[0]) ?
	       8'd138 :
	       e_exp__h153352 ;
  assign e_exp__h153358 =
	     (IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[2] &&
	      !IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[1] &&
	      !IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[0]) ?
	       8'd150 :
	       e_exp__h153355 ;
  assign e_exp__h179364 =
	     IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[0] ?
	       8'd124 :
	       8'd125 ;
  assign e_exp__h179367 =
	     IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[1] ?
	       8'd121 :
	       e_exp__h179364 ;
  assign e_exp__h179370 =
	     (IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[1] &&
	      IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[0]) ?
	       8'd115 :
	       e_exp__h179367 ;
  assign e_exp__h179373 =
	     (IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[2] &&
	      !IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[1] &&
	      !IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[0]) ?
	       8'd103 :
	       e_exp__h179370 ;
  assign e_exp__h43980 =
	     IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[0] ?
	       8'd128 :
	       8'd127 ;
  assign e_exp__h43983 =
	     IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[1] ?
	       8'd129 :
	       e_exp__h43980 ;
  assign e_exp__h43986 =
	     (IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[1] &&
	      IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[0]) ?
	       8'd130 :
	       e_exp__h43983 ;
  assign e_exp__h43989 =
	     (IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[2] &&
	      !IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[1] &&
	      !IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[0]) ?
	       8'd131 :
	       e_exp__h43986 ;
  assign e_exp__h558799 = x__h558608 + 8'd1 ;
  assign e_exp__h559652 = x__h553379 + 8'd1 ;
  assign e_exp__h559694 =
	     (x__h553379 == 8'd0 && sfd__h559043[24:23] == 2'b01) ?
	       8'd1 :
	       x__h553379 ;
  assign e_exp__h572113 = x__h571922 + 8'd1 ;
  assign e_exp__h572966 = x__h566693 + 8'd1 ;
  assign e_exp__h573008 =
	     (x__h566693 == 8'd0 && sfd__h572357[24:23] == 2'b01) ?
	       8'd1 :
	       x__h566693 ;
  assign e_sfd__h153350 =
	     IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[0] ?
	       23'd7103053 :
	       23'd3011510 ;
  assign e_sfd__h153353 =
	     IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[1] ?
	       23'd5917900 :
	       e_sfd__h153350 ;
  assign e_sfd__h153356 =
	     (IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[1] &&
	      IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[0]) ?
	       23'd3811270 :
	       e_sfd__h153353 ;
  assign e_sfd__h153359 =
	     (IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[2] &&
	      !IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[1] &&
	      !IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[0]) ?
	       23'd482773 :
	       e_sfd__h153356 ;
  assign e_sfd__h179365 =
	     IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[0] ?
	       23'd671088 :
	       23'd3959422 ;
  assign e_sfd__h179368 =
	     IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[1] ?
	       23'd1436129 :
	       e_sfd__h179365 ;
  assign e_sfd__h179371 =
	     (IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[1] &&
	      IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[0]) ?
	       23'd3121904 :
	       e_sfd__h179368 ;
  assign e_sfd__h179374 =
	     (IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[2] &&
	      !IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[1] &&
	      !IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[0]) ?
	       23'd7472506 :
	       e_sfd__h179371 ;
  assign guard__h115103 =
	     (sfdin__h115147[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1343 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h120135 ;
  assign guard__h115134 =
	     ((ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage1_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0)) ?
	       guard__h115103 :
	       2'd0 ;
  assign guard__h115624 = opB__h104075 << x__h115681 ;
  assign guard__h135268 =
	     (sfdin__h135312[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d1343 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h140300 ;
  assign guard__h135299 =
	     ((ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage1_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[22]) &&
	      (ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage1_x[22:0] != 23'd0)) ?
	       guard__h135268 :
	       2'd0 ;
  assign guard__h155488 =
	     (sfdres__h155169[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2233 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h163716 ;
  assign guard__h16879 =
	     (sfdres__h16566[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d404 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h25105 ;
  assign guard__h180812 =
	     (sfdres__h180493[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d1900 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h189040 ;
  assign guard__h195425 =
	     (sfdin__h195463[27] &&
	      IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_5_ETC___d2577 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h200448 ;
  assign guard__h195450 =
	     ((ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage2_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3[22]) &&
	      (ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage2_x[22:0] != 23'd0)) ?
	       guard__h195425 :
	       2'd0 ;
  assign guard__h195941 = opB__h194806 << x__h195997 ;
  assign guard__h204855 =
	     (sfdres__h204536[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d2894 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h213083 ;
  assign guard__h221140 =
	     (sfdres__h220827[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3236 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h229438 ;
  assign guard__h232771 =
	     (sfdin__h232818[27] &&
	      IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3637 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h238061 ;
  assign guard__h232805 =
	     ((ifc_main_exp_s2_exp_tsum_1[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_1[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[22]) &&
	      NOT_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3548) ?
	       guard__h232771 :
	       2'd0 ;
  assign guard__h233527 = opB__h203045 << x__h233584 ;
  assign guard__h246552 =
	     (sfdres__h246233[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4005 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h254780 ;
  assign guard__h261677 =
	     (sfdres__h261358[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d4359 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h269931 ;
  assign guard__h278180 =
	     (sfdres__h277867[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d4708 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h286499 ;
  assign guard__h290892 =
	     (sfdin__h290939[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5154 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h296480 ;
  assign guard__h290926 =
	     ((ifc_main_exp_s2_exp_tsum_2[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_2[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[22]) &&
	      NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5020) ?
	       guard__h290892 :
	       2'd0 ;
  assign guard__h291934 = opB__h244685 << x__h291991 ;
  assign guard__h305986 =
	     (sfdres__h305667[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d5538 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h314214 ;
  assign guard__h321111 =
	     (sfdres__h320792[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5892 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h329365 ;
  assign guard__h336454 =
	     (sfdres__h336135[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d6254 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h344730 ;
  assign guard__h353167 =
	     (sfdres__h352854[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d6604 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h361508 ;
  assign guard__h367750 =
	     (sfdin__h367797[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7083 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h373960 ;
  assign guard__h367784 =
	     ((ifc_main_exp_s2_exp_tsum_3[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_3[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[22]) &&
	      NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d6916) ?
	       guard__h367750 :
	       2'd0 ;
  assign guard__h369402 = opB__h304062 << x__h369459 ;
  assign guard__h385612 =
	     (sfdres__h385293[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d7483 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h393840 ;
  assign guard__h3871 =
	     (sfdres__h3555[47] &&
	      IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d69 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h12098 ;
  assign guard__h400737 =
	     (sfdres__h400418[47] &&
	      IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7837 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h408991 ;
  assign guard__h416080 =
	     (sfdres__h415761[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8199 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h424356 ;
  assign guard__h431633 =
	     (sfdres__h431314[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d8562 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h439931 ;
  assign guard__h448556 =
	     (sfdres__h448243[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d8912 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h456919 ;
  assign guard__h466583 =
	     (sfdin__h466630[27] &&
	      IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9423 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h473955 ;
  assign guard__h466617 =
	     ((ifc_main_exp_s2_exp_tsum_4[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_tsum_4[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22]) &&
	      NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9224) ?
	       guard__h466583 :
	       2'd0 ;
  assign guard__h469385 = opB__h383626 << x__h469442 ;
  assign guard__h484514 =
	     (sfdres__h484195[47] &&
	      IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9873 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h493176 ;
  assign guard__h52908 =
	     (sfdin__h52952[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d774 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h57940 ;
  assign guard__h52939 =
	     ((ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage0_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0)) ?
	       guard__h52908 :
	       2'd0 ;
  assign guard__h53429 = opB__h41878 << x__h53486 ;
  assign guard__h551040 =
	     ((ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	       ifc_main_add_s3_input_x[22:0] == 23'd0 ||
	       ifc_main_add_s3_input_x[22]) &&
	      (ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	       !ifc_main_add_s3_input_x[22]) &&
	      (ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	       ifc_main_add_s3_input_x[22:0] != 23'd0)) ?
	       guard__h553321 :
	       2'd0 ;
  assign guard__h553321 =
	     (_theResult____h553332[27] &&
	      IF_IF_IF_ifc_main_add_s3_input_x_0205_BITS_30__ETC___d10266 ==
	      9'd127) ?
	       2'd3 :
	       guard__h558687 ;
  assign guard__h554145 = opB__h551104 << y__h554251 ;
  assign guard__h558687 =
	     { IF_sfdin58711_BIT_4_THEN_2_ELSE_0__q168[1],
	       { sfdin__h558711[3:0], 23'd0 } != 27'd0 } ;
  assign guard__h564354 =
	     ((ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	       ifc_main_sub_s4_input_x[22:0] == 23'd0 ||
	       ifc_main_sub_s4_input_x[22]) &&
	      (ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	       !ifc_main_sub_s4_input_x[22]) &&
	      (ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	       ifc_main_sub_s4_input_x[22:0] != 23'd0)) ?
	       guard__h566635 :
	       2'd0 ;
  assign guard__h566635 =
	     (_theResult____h566646[27] &&
	      IF_IF_IF_ifc_main_sub_s4_input_x_0572_BITS_30__ETC___d10633 ==
	      9'd127) ?
	       2'd3 :
	       guard__h572001 ;
  assign guard__h567459 = opB__h564418 << y__h567565 ;
  assign guard__h572001 =
	     { IF_sfdin72025_BIT_4_THEN_2_ELSE_0__q172[1],
	       { sfdin__h572025[3:0], 23'd0 } != 27'd0 } ;
  assign guard__h585955 =
	     (sfdin__h585976[28] &&
	      IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11182 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h590899 ;
  assign guard__h605356 =
	     (sfdres__h605037[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11541 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h613584 ;
  assign guard__h620525 =
	     (sfdres__h620206[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d11912 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h628753 ;
  assign guard__h635668 =
	     (sfdres__h635349[47] &&
	      IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12311 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h643896 ;
  assign guard__h73076 =
	     (sfdin__h73120[27] &&
	      IF_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage_ETC___d774 ==
	      9'd127) ?
	       2'd3 :
	       _theResult___snd_fst__h78108 ;
  assign guard__h73107 =
	     ((ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage0_x[22:0] == 23'd0 ||
	       ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       !ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[22]) &&
	      (ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd255 ||
	       ifc_main_exp_s2_exp_stage0_x[22:0] != 23'd0)) ?
	       guard__h73076 :
	       2'd0 ;
  assign ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1419_ETC___d11459 =
	     ifc_main_comp_s6_alpha[30:23] == 8'd255 &&
	     ifc_main_comp_s6_alpha[22:0] == 23'd0 ||
	     ifc_main_comp_s6_input_x[30:23] == 8'd255 &&
	     ifc_main_comp_s6_input_x[22:0] == 23'd0 ||
	     ifc_main_comp_s6_alpha[30:23] == 8'd0 &&
	     ifc_main_comp_s6_alpha[22:0] == 23'd0 ||
	     ifc_main_comp_s6_input_x[30:23] == 8'd0 &&
	     ifc_main_comp_s6_input_x[22:0] == 23'd0 ||
	     !IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11454 ||
	     IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11456 ;
  assign ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1419_ETC___d11463 =
	     ifc_main_comp_s6_alpha[30:23] == 8'd255 &&
	     ifc_main_comp_s6_alpha[22:0] != 23'd0 &&
	     !ifc_main_comp_s6_alpha[22] ||
	     ifc_main_comp_s6_input_x[30:23] == 8'd255 &&
	     ifc_main_comp_s6_input_x[22:0] != 23'd0 &&
	     !ifc_main_comp_s6_input_x[22] ||
	     ifc_main_comp_s6_alpha[30:23] == 8'd255 &&
	     ifc_main_comp_s6_alpha[22] ||
	     ifc_main_comp_s6_input_x[30:23] == 8'd255 &&
	     ifc_main_comp_s6_input_x[22] ||
	     ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1419_ETC___d11459 ;
  assign ifc_main_comp_s6_alpha_BITS_30_TO_23_MINUS_127__q181 =
	     ifc_main_comp_s6_alpha[30:23] - 8'd127 ;
  assign ifc_main_comp_s6_alpha_lambda_2186_BITS_30_TO__ETC___d12228 =
	     ifc_main_comp_s6_alpha_lambda[30:23] == 8'd255 &&
	     ifc_main_comp_s6_alpha_lambda[22:0] == 23'd0 ||
	     ifc_main_comp_s6_sub_Res[30:23] == 8'd255 &&
	     ifc_main_comp_s6_sub_Res[22:0] == 23'd0 ||
	     ifc_main_comp_s6_alpha_lambda[30:23] == 8'd0 &&
	     ifc_main_comp_s6_alpha_lambda[22:0] == 23'd0 ||
	     ifc_main_comp_s6_sub_Res[30:23] == 8'd0 &&
	     ifc_main_comp_s6_sub_Res[22:0] == 23'd0 ||
	     !IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12223 ||
	     IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12225 ;
  assign ifc_main_comp_s6_alpha_lambda_2186_BITS_30_TO__ETC___d12232 =
	     ifc_main_comp_s6_alpha_lambda[30:23] == 8'd255 &&
	     ifc_main_comp_s6_alpha_lambda[22:0] != 23'd0 &&
	     !ifc_main_comp_s6_alpha_lambda[22] ||
	     ifc_main_comp_s6_sub_Res[30:23] == 8'd255 &&
	     ifc_main_comp_s6_sub_Res[22:0] != 23'd0 &&
	     !ifc_main_comp_s6_sub_Res[22] ||
	     ifc_main_comp_s6_alpha_lambda[30:23] == 8'd255 &&
	     ifc_main_comp_s6_alpha_lambda[22] ||
	     ifc_main_comp_s6_sub_Res[30:23] == 8'd255 &&
	     ifc_main_comp_s6_sub_Res[22] ||
	     ifc_main_comp_s6_alpha_lambda_2186_BITS_30_TO__ETC___d12228 ;
  assign ifc_main_comp_s6_alpha_lambda_BITS_30_TO_23_MI_ETC__q189 =
	     ifc_main_comp_s6_alpha_lambda[30:23] - 8'd127 ;
  assign ifc_main_comp_s6_input_x_BITS_30_TO_23_MINUS_127__q180 =
	     ifc_main_comp_s6_input_x[30:23] - 8'd127 ;
  assign ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_181_ETC___d11842 =
	     ifc_main_comp_s6_lambda[30:23] == 8'd255 &&
	     ifc_main_comp_s6_lambda[22:0] == 23'd0 ||
	     ifc_main_comp_s6_input_x[30:23] == 8'd255 &&
	     ifc_main_comp_s6_input_x[22:0] == 23'd0 ||
	     ifc_main_comp_s6_lambda[30:23] == 8'd0 &&
	     ifc_main_comp_s6_lambda[22:0] == 23'd0 ||
	     ifc_main_comp_s6_input_x[30:23] == 8'd0 &&
	     ifc_main_comp_s6_input_x[22:0] == 23'd0 ||
	     !IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11837 ||
	     IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11839 ;
  assign ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_181_ETC___d11846 =
	     ifc_main_comp_s6_lambda[30:23] == 8'd255 &&
	     ifc_main_comp_s6_lambda[22:0] != 23'd0 &&
	     !ifc_main_comp_s6_lambda[22] ||
	     ifc_main_comp_s6_input_x[30:23] == 8'd255 &&
	     ifc_main_comp_s6_input_x[22:0] != 23'd0 &&
	     !ifc_main_comp_s6_input_x[22] ||
	     ifc_main_comp_s6_lambda[30:23] == 8'd255 &&
	     ifc_main_comp_s6_lambda[22] ||
	     ifc_main_comp_s6_input_x[30:23] == 8'd255 &&
	     ifc_main_comp_s6_input_x[22] ||
	     ifc_main_comp_s6_lambda_1817_BITS_30_TO_23_181_ETC___d11842 ;
  assign ifc_main_comp_s6_lambda_BITS_30_TO_23_MINUS_127__q185 =
	     ifc_main_comp_s6_lambda[30:23] - 8'd127 ;
  assign ifc_main_comp_s6_sub_Res_BITS_30_TO_23_MINUS_127__q190 =
	     ifc_main_comp_s6_sub_Res[30:23] - 8'd127 ;
  assign ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0907_ETC___d10940 =
	     ifc_main_div_s5_div_x1[30:23] == 8'd255 &&
	     ifc_main_div_s5_div_x1[22:0] != 23'd0 &&
	     !ifc_main_div_s5_div_x1[22] ||
	     ifc_main_div_s5_div_x2[30:23] == 8'd255 &&
	     ifc_main_div_s5_div_x2[22:0] != 23'd0 &&
	     !ifc_main_div_s5_div_x2[22] ||
	     ifc_main_div_s5_div_x1[30:23] == 8'd255 &&
	     ifc_main_div_s5_div_x1[22] ||
	     ifc_main_div_s5_div_x2[30:23] == 8'd255 &&
	     ifc_main_div_s5_div_x2[22] ||
	     ifc_main_div_s5_div_x2[30:23] == 8'd0 &&
	     ifc_main_div_s5_div_x2[22:0] == 23'd0 ||
	     ifc_main_div_s5_div_x1[30:23] == 8'd255 &&
	     ifc_main_div_s5_div_x1[22:0] == 23'd0 ||
	     ifc_main_div_s5_div_x1[30:23] == 8'd0 &&
	     ifc_main_div_s5_div_x1[22:0] == 23'd0 ||
	     ifc_main_div_s5_div_x2[30:23] == 8'd255 &&
	     ifc_main_div_s5_div_x2[22:0] == 23'd0 ;
  assign ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0907_ETC___d11097 =
	     ifc_main_div_s5_div_x1[30:23] == 8'd255 &&
	     ifc_main_div_s5_div_x1[22:0] != 23'd0 &&
	     !ifc_main_div_s5_div_x1[22] ||
	     ifc_main_div_s5_div_x2[30:23] == 8'd255 &&
	     ifc_main_div_s5_div_x2[22:0] != 23'd0 &&
	     !ifc_main_div_s5_div_x2[22] ||
	     ifc_main_div_s5_div_x1[30:23] == 8'd255 &&
	     ifc_main_div_s5_div_x1[22] ||
	     ifc_main_div_s5_div_x2[30:23] == 8'd255 &&
	     ifc_main_div_s5_div_x2[22] ||
	     ifc_main_div_s5_div_x2_0916_BITS_30_TO_23_0917_ETC___d11093 ;
  assign ifc_main_div_s5_div_x1_BITS_30_TO_23_MINUS_127__q175 =
	     ifc_main_div_s5_div_x1[30:23] - 8'd127 ;
  assign ifc_main_div_s5_div_x2_0916_BITS_30_TO_23_0917_ETC___d11093 =
	     ifc_main_div_s5_div_x2[30:23] == 8'd0 &&
	     ifc_main_div_s5_div_x2[22:0] == 23'd0 ||
	     ifc_main_div_s5_div_x1[30:23] == 8'd255 &&
	     ifc_main_div_s5_div_x1[22:0] == 23'd0 ||
	     ifc_main_div_s5_div_x1[30:23] == 8'd0 &&
	     ifc_main_div_s5_div_x1[22:0] == 23'd0 ||
	     ifc_main_div_s5_div_x2[30:23] == 8'd255 &&
	     ifc_main_div_s5_div_x2[22:0] == 23'd0 ||
	     !IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11044 ||
	     IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11045 ;
  assign ifc_main_div_s5_div_x2_BITS_30_TO_23_MINUS_127__q176 =
	     ifc_main_div_s5_div_x2[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1 =
	     ifc_main_exp_s2_exp_stage0_x[22:0] ;
  assign ifc_main_exp_s2_exp_stage1_int_res_810_BITS_30_ETC___d1842 =
	     ifc_main_exp_s2_exp_stage1_int_res[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_stage1_int_res[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_exp_stage1_int_res[22] ||
	     ifc_main_exp_s2_exp_stage1_int_res[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_stage1_int_res[22] ||
	     ifc_main_exp_s2_exp_stage1_int_res[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_stage1_int_res[22:0] == 23'd0 ||
	     ifc_main_exp_s2_exp_stage1_int_res[30:23] == 8'd0 &&
	     ifc_main_exp_s2_exp_stage1_int_res[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1835 ||
	     IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1837 ;
  assign ifc_main_exp_s2_exp_stage1_int_res_810_BITS_30_ETC___d2189 =
	     ifc_main_exp_s2_exp_stage1_int_res[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_stage1_int_res[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_exp_stage1_int_res[22] ||
	     ifc_main_exp_s2_exp_stage1_int_res[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_stage1_int_res[22] ||
	     ifc_main_exp_s2_exp_stage1_int_res[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_stage1_int_res[22:0] == 23'd0 ||
	     ifc_main_exp_s2_exp_stage1_int_res[30:23] == 8'd0 &&
	     ifc_main_exp_s2_exp_stage1_int_res[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2182 ||
	     IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2184 ;
  assign ifc_main_exp_s2_exp_stage1_int_res_BITS_30_TO__ETC__q35 =
	     ifc_main_exp_s2_exp_stage1_int_res[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2 =
	     ifc_main_exp_s2_exp_stage1_x[22:0] ;
  assign ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3 =
	     ifc_main_exp_s2_exp_stage2_x[22:0] ;
  assign ifc_main_exp_s2_exp_stage2_x_BITS_30_TO_23_MIN_ETC__q44 =
	     ifc_main_exp_s2_exp_stage2_x[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_exp_stage6_int_res_BITS_30_TO__ETC__q163 =
	     ifc_main_exp_s2_exp_stage6_int_res[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_exp_tsum_1_812_BIT_31_596_EQ_I_ETC___d3599 =
	     ifc_main_exp_s2_exp_tsum_1[31] ==
	     IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3595 ;
  assign ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4 =
	     ifc_main_exp_s2_exp_tsum_1[22:0] ;
  assign ifc_main_exp_s2_exp_tsum_1_BITS_30_TO_23_MINUS_ETC__q63 =
	     ifc_main_exp_s2_exp_tsum_1[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_exp_tsum_2_923_BIT_31_113_EQ_I_ETC___d5116 =
	     ifc_main_exp_s2_exp_tsum_2[31] ==
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5112 ;
  assign ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5 =
	     ifc_main_exp_s2_exp_tsum_2[22:0] ;
  assign ifc_main_exp_s2_exp_tsum_2_BITS_30_TO_23_MINUS_ETC__q88 =
	     ifc_main_exp_s2_exp_tsum_2[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_exp_tsum_3_456_BIT_31_042_EQ_I_ETC___d7045 =
	     ifc_main_exp_s2_exp_tsum_3[31] ==
	     IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7041 ;
  assign ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6 =
	     ifc_main_exp_s2_exp_tsum_3[22:0] ;
  assign ifc_main_exp_s2_exp_tsum_3_BITS_30_TO_23_MINUS_ETC__q119 =
	     ifc_main_exp_s2_exp_tsum_3[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_exp_tsum_4_401_BIT_31_382_EQ_I_ETC___d9385 =
	     ifc_main_exp_s2_exp_tsum_4[31] ==
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9381 ;
  assign ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7 =
	     ifc_main_exp_s2_exp_tsum_4[22:0] ;
  assign ifc_main_exp_s2_exp_tsum_4_BITS_30_TO_23_MINUS_ETC__q156 =
	     ifc_main_exp_s2_exp_tsum_4[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_82_ETC___d2850 =
	     ifc_main_exp_s2_exp_txv_1[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_1[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_exp_txv_1[22] ||
	     ifc_main_exp_s2_exp_txv_1[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_1[22] ||
	     ifc_main_exp_s2_exp_txv_1[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_1[22:0] == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_1[30:23] == 8'd0 &&
	     ifc_main_exp_s2_exp_txv_1[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2843 ||
	     IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2845 ;
  assign ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_82_ETC___d3579 =
	     ifc_main_exp_s2_exp_txv_1[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_1[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_exp_txv_1[22] ||
	     ifc_main_exp_s2_exp_txv_1[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_1[22] ||
	     ifc_main_exp_s2_exp_txv_1[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_1[22:0] == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_1[30:23] == 8'd0 &&
	     ifc_main_exp_s2_exp_txv_1[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2843 ||
	     IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2845 ;
  assign ifc_main_exp_s2_exp_txv_1_BITS_30_TO_23_MINUS_127__q50 =
	     ifc_main_exp_s2_exp_txv_1[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d3959 =
	     ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_2[22:0] == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_2[30:23] == 8'd0 &&
	     ifc_main_exp_s2_exp_txv_2[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3954 ||
	     IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3956 ;
  assign ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d3961 =
	     ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_exp_txv_2[22] ||
	     ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_2[22] ||
	     ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d3959 ;
  assign ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d4306 =
	     ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_exp_txv_2[22] ||
	     IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d4305 ;
  assign ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d5051 =
	     ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_exp_txv_2[22] ||
	     ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_2[22] ||
	     _0_OR_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO__ETC___d5047 ;
  assign ifc_main_exp_s2_exp_txv_2_BITS_30_TO_23_MINUS_127__q69 =
	     ifc_main_exp_s2_exp_txv_2[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d5492 =
	     ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_3[30:23] == 8'd0 &&
	     ifc_main_exp_s2_exp_txv_3[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5487 ||
	     IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5489 ;
  assign ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d5494 =
	     ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_exp_txv_3[22] ||
	     ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_3[22] ||
	     ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d5492 ;
  assign ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d5839 =
	     ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_exp_txv_3[22] ||
	     IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5838 ;
  assign ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d6200 =
	     ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_exp_txv_3[22] ||
	     IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6199 ;
  assign ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d6947 =
	     ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_exp_txv_3[22] ||
	     ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_3[22] ||
	     _0_OR_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO__ETC___d6943 ;
  assign ifc_main_exp_s2_exp_txv_3_BITS_30_TO_23_MINUS_127__q94 =
	     ifc_main_exp_s2_exp_txv_3[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d7437 =
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd0 &&
	     ifc_main_exp_s2_exp_txv_4[22:0] == 23'd0 ||
	     !IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7432 ||
	     IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7434 ;
  assign ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d7439 =
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_exp_txv_4[22] ||
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_4[22] ||
	     ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d7437 ;
  assign ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d7784 =
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_exp_txv_4[22] ||
	     IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7783 ;
  assign ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d8145 =
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_exp_txv_4[22] ||
	     IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8144 ;
  assign ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d8508 =
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_exp_txv_4[22] ||
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8507 ;
  assign ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d9255 =
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
	     !ifc_main_exp_s2_exp_txv_4[22] ||
	     ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
	     ifc_main_exp_s2_exp_txv_4[22] ||
	     _0_OR_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO__ETC___d9251 ;
  assign ifc_main_exp_s2_exp_txv_4_BITS_30_TO_23_MINUS_127__q125 =
	     ifc_main_exp_s2_exp_txv_4[30:23] - 8'd127 ;
  assign ifc_main_exp_s2_opcode_0155_EQ_0b0_0156_OR_ifc_ETC___d10174 =
	     (ifc_main_exp_s2_opcode == 2'b0 ||
	      ifc_main_exp_s2_opcode == 2'b01 ||
	      ifc_main_exp_s2_opcode == 2'b11) &&
	     ifc_main_exp_s2_input_valid_exp &&
	     ifc_main_exp_s2_exp6_valid ;
  assign ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_25_ETC___d30 =
	     ifc_main_factor_s1_input_x[30:23] == 8'd255 &&
	     ifc_main_factor_s1_input_x[22:0] != 23'd0 &&
	     !ifc_main_factor_s1_input_x[22] ||
	     ifc_main_factor_s1_input_x[30:23] == 8'd255 &&
	     ifc_main_factor_s1_input_x[22] ||
	     ifc_main_factor_s1_input_x[30:23] == 8'd255 &&
	     ifc_main_factor_s1_input_x[22:0] == 23'd0 ||
	     ifc_main_factor_s1_input_x[30:23] == 8'd0 &&
	     ifc_main_factor_s1_input_x[22:0] == 23'd0 ||
	     !_1_PLUS_IF_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d23 ||
	     _1_PLUS_IF_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d25 ;
  assign ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_25_ETC___d364 =
	     ifc_main_factor_s1_input_x[30:23] == 8'd255 &&
	     ifc_main_factor_s1_input_x[22:0] != 23'd0 &&
	     !ifc_main_factor_s1_input_x[22] ||
	     ifc_main_factor_s1_input_x[30:23] == 8'd255 &&
	     ifc_main_factor_s1_input_x[22] ||
	     ifc_main_factor_s1_input_x[30:23] == 8'd255 &&
	     ifc_main_factor_s1_input_x[22:0] == 23'd0 ||
	     ifc_main_factor_s1_input_x[30:23] == 8'd0 &&
	     ifc_main_factor_s1_input_x[22:0] == 23'd0 ||
	     !IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d357 ||
	     IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d359 ;
  assign ifc_main_factor_s1_input_x_BITS_30_TO_23_MINUS_ETC__q8 =
	     ifc_main_factor_s1_input_x[30:23] - 8'd127 ;
  assign in2_exp04349_MINUS_127__q25 = in2_exp__h104349 - 8'd127 ;
  assign in2_exp2152_MINUS_127__q15 = in2_exp__h42152 - 8'd127 ;
  assign in2_exp__h104349 =
	     (IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[7:3] ==
	      5'd0) ?
	       e_exp__h106184 :
	       8'd132 ;
  assign in2_exp__h42152 =
	     (IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_88_T_ETC___d713[7:3] ==
	      5'd0) ?
	       e_exp__h43989 :
	       8'd132 ;
  assign in2_sfd__h153362 =
	     (IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[7:3] ==
	      5'd0) ?
	       e_sfd__h153359 :
	       23'd993330 ;
  assign in2_sfd__h179377 =
	     (IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[7:3] ==
	      5'd0) ?
	       e_sfd__h179374 :
	       23'd6611989 ;
  assign opA__h575853 = { value__h585015, 31'd0 } ;
  assign opAsfd__h144409 =
	     { ifc_main_exp_s2_exp_stage1_int_res[30:23] != 8'd0,
	       ifc_main_exp_s2_exp_stage1_int_res[22:0] } ;
  assign opAsfd__h203482 =
	     { ifc_main_exp_s2_exp_txv_1[30:23] != 8'd0,
	       ifc_main_exp_s2_exp_txv_1[22:0] } ;
  assign opAsfd__h245065 = { x__h245076 != 8'd0, x__h270448 } ;
  assign opAsfd__h245122 = { x__h245133 != 8'd0, x__h255271 } ;
  assign opAsfd__h304442 = { x__h304453 != 8'd0, x__h345271 } ;
  assign opAsfd__h304499 = { x__h304510 != 8'd0, x__h329882 } ;
  assign opAsfd__h304556 = { x__h304567 != 8'd0, x__h314705 } ;
  assign opAsfd__h383567 =
	     { IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9605 !=
	       8'd0,
	       x__h480109 } ;
  assign opAsfd__h384006 = { x__h447327 != 8'd0, x__h440496 } ;
  assign opAsfd__h384062 = { x__h430291 != 8'd0, x__h424897 } ;
  assign opAsfd__h384118 = { x__h414872 != 8'd0, x__h409508 } ;
  assign opAsfd__h384174 = { x__h399663 != 8'd0, x__h394331 } ;
  assign opAsfd__h603973 =
	     { ifc_main_comp_s6_alpha[30:23] != 8'd0,
	       ifc_main_comp_s6_alpha[22:0] } ;
  assign opAsfd__h619142 =
	     { ifc_main_comp_s6_lambda[30:23] != 8'd0,
	       ifc_main_comp_s6_lambda[22:0] } ;
  assign opAsfd__h634275 =
	     { ifc_main_comp_s6_alpha_lambda[30:23] != 8'd0,
	       ifc_main_comp_s6_alpha_lambda[22:0] } ;
  assign opB__h104075 =
	     { 1'b0,
	       IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_ETC___d1320 } ;
  assign opB__h194806 =
	     ((IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2538 ^
	       10'h200) >
	      10'd512 ||
	      IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2538 ==
	      10'd0 &&
	      sfdB__h194825 > 28'd67108864) ?
	       28'd67108864 :
	       sfdB__h194825 ;
  assign opB__h203045 =
	     { 1'b0,
	       IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3614 } ;
  assign opB__h244685 =
	     { 1'b0,
	       IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d5131 } ;
  assign opB__h304062 =
	     { 1'b0,
	       IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7060 } ;
  assign opB__h383626 =
	     { 1'b0,
	       IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9400 } ;
  assign opB__h41878 =
	     { 1'b0,
	       IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_ETC___d751 } ;
  assign opB__h551104 =
	     (IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10229[9] ||
	      IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10229 ==
	      10'd0 &&
	      _0b0_CONCAT_NOT_ifc_main_add_s3_input_x_0205_BI_ETC___d10235) ?
	       y__h553982 :
	       28'd67108864 ;
  assign opB__h564418 =
	     (IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10596[9] ||
	      IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10596 ==
	      10'd0 &&
	      y__h567296 < 28'd67108864) ?
	       y__h567296 :
	       28'd67108864 ;
  assign opB__h575855 = { sfdB__h575879, 4'b0 } ;
  assign opBsfd__h144410 = { 1'd1, in2_sfd__h153362 } ;
  assign opBsfd__h169229 = { 1'd1, in2_sfd__h179377 } ;
  assign opBsfd__h245123 =
	     { ifc_main_exp_s2_exp_txv_2[30:23] != 8'd0,
	       ifc_main_exp_s2_exp_txv_2[22:0] } ;
  assign opBsfd__h304500 =
	     { ifc_main_exp_s2_exp_txv_3[30:23] != 8'd0,
	       ifc_main_exp_s2_exp_txv_3[22:0] } ;
  assign opBsfd__h383568 =
	     { ifc_main_exp_s2_exp_stage6_int_res[30:23] != 8'd0,
	       ifc_main_exp_s2_exp_stage6_int_res[22:0] } ;
  assign opBsfd__h384230 =
	     { ifc_main_exp_s2_exp_txv_4[30:23] != 8'd0,
	       ifc_main_exp_s2_exp_txv_4[22:0] } ;
  assign opBsfd__h603974 =
	     { ifc_main_comp_s6_input_x[30:23] != 8'd0,
	       ifc_main_comp_s6_input_x[22:0] } ;
  assign opBsfd__h634276 =
	     { ifc_main_comp_s6_sub_Res[30:23] != 8'd0,
	       ifc_main_comp_s6_sub_Res[22:0] } ;
  assign out_exp__h120567 =
	     _theResult___snd_fst_sfd__h120014[0] ?
	       _theResult___exp__h120564 :
	       _theResult___snd_fst_exp__h120013 ;
  assign out_exp__h140732 =
	     _theResult___snd_fst_sfd__h140179[0] ?
	       _theResult___exp__h140729 :
	       _theResult___snd_fst_exp__h140178 ;
  assign out_exp__h200880 =
	     _theResult___snd_fst_sfd__h200330[0] ?
	       _theResult___exp__h200877 :
	       _theResult___snd_fst_exp__h200329 ;
  assign out_exp__h213520 =
	     _theResult___snd_fst_sfd__h212945[0] ?
	       _theResult___exp__h213517 :
	       _theResult___snd_fst_exp__h212944 ;
  assign out_exp__h229875 =
	     _theResult___snd_fst_sfd__h229303[0] ?
	       _theResult___exp__h229872 :
	       _theResult___snd_fst_exp__h229302 ;
  assign out_exp__h238493 =
	     _theResult___snd_fst_sfd__h237938[0] ?
	       _theResult___exp__h238490 :
	       _theResult___snd_fst_exp__h237937 ;
  assign out_exp__h255217 =
	     _theResult___snd_fst_sfd__h254642[0] ?
	       _theResult___exp__h255214 :
	       _theResult___snd_fst_exp__h254641 ;
  assign out_exp__h270368 =
	     _theResult___snd_fst_sfd__h269793[0] ?
	       _theResult___exp__h270365 :
	       _theResult___snd_fst_exp__h269792 ;
  assign out_exp__h286936 =
	     _theResult___snd_fst_sfd__h286364[0] ?
	       _theResult___exp__h286933 :
	       _theResult___snd_fst_exp__h286363 ;
  assign out_exp__h296912 =
	     _theResult___snd_fst_sfd__h296357[0] ?
	       _theResult___exp__h296909 :
	       _theResult___snd_fst_exp__h296356 ;
  assign out_exp__h314651 =
	     _theResult___snd_fst_sfd__h314076[0] ?
	       _theResult___exp__h314648 :
	       _theResult___snd_fst_exp__h314075 ;
  assign out_exp__h329802 =
	     _theResult___snd_fst_sfd__h329227[0] ?
	       _theResult___exp__h329799 :
	       _theResult___snd_fst_exp__h329226 ;
  assign out_exp__h345167 =
	     _theResult___snd_fst_sfd__h344592[0] ?
	       _theResult___exp__h345164 :
	       _theResult___snd_fst_exp__h344591 ;
  assign out_exp__h361945 =
	     _theResult___snd_fst_sfd__h361373[0] ?
	       _theResult___exp__h361942 :
	       _theResult___snd_fst_exp__h361372 ;
  assign out_exp__h374392 =
	     _theResult___snd_fst_sfd__h373837[0] ?
	       _theResult___exp__h374389 :
	       _theResult___snd_fst_exp__h373836 ;
  assign out_exp__h394277 =
	     _theResult___snd_fst_sfd__h393702[0] ?
	       _theResult___exp__h394274 :
	       _theResult___snd_fst_exp__h393701 ;
  assign out_exp__h409428 =
	     _theResult___snd_fst_sfd__h408853[0] ?
	       _theResult___exp__h409425 :
	       _theResult___snd_fst_exp__h408852 ;
  assign out_exp__h424793 =
	     _theResult___snd_fst_sfd__h424218[0] ?
	       _theResult___exp__h424790 :
	       _theResult___snd_fst_exp__h424217 ;
  assign out_exp__h440368 =
	     _theResult___snd_fst_sfd__h439793[0] ?
	       _theResult___exp__h440365 :
	       _theResult___snd_fst_exp__h439792 ;
  assign out_exp__h457356 =
	     _theResult___snd_fst_sfd__h456784[0] ?
	       _theResult___exp__h457353 :
	       _theResult___snd_fst_exp__h456783 ;
  assign out_exp__h474387 =
	     _theResult___snd_fst_sfd__h473832[0] ?
	       _theResult___exp__h474384 :
	       _theResult___snd_fst_exp__h473831 ;
  assign out_exp__h558719 =
	     _theResult____h553332[27] ?
	       _theResult___exp__h558802 :
	       _theResult___fst_exp__h558971 ;
  assign out_exp__h558962 = x__h558608 - y__h559027 ;
  assign out_exp__h559700 =
	     _theResult___snd_fst_sfd__h558731[0] ?
	       _theResult___exp__h559697 :
	       x__h553379 ;
  assign out_exp__h572033 =
	     _theResult____h566646[27] ?
	       _theResult___exp__h572116 :
	       _theResult___fst_exp__h572285 ;
  assign out_exp__h572276 = x__h571922 - y__h572341 ;
  assign out_exp__h573014 =
	     _theResult___snd_fst_sfd__h572045[0] ?
	       _theResult___exp__h573011 :
	       x__h566693 ;
  assign out_exp__h58372 =
	     _theResult___snd_fst_sfd__h57819[0] ?
	       _theResult___exp__h58369 :
	       _theResult___snd_fst_exp__h57818 ;
  assign out_exp__h78540 =
	     _theResult___snd_fst_sfd__h77987[0] ?
	       _theResult___exp__h78537 :
	       _theResult___snd_fst_exp__h77986 ;
  assign out_sfd__h120568 =
	     _theResult___snd_fst_sfd__h120014[0] ?
	       _theResult___sfd__h120565 :
	       _theResult___snd_fst_sfd__h120014 ;
  assign out_sfd__h140733 =
	     _theResult___snd_fst_sfd__h140179[0] ?
	       _theResult___sfd__h140730 :
	       _theResult___snd_fst_sfd__h140179 ;
  assign out_sfd__h200881 =
	     _theResult___snd_fst_sfd__h200330[0] ?
	       _theResult___sfd__h200878 :
	       _theResult___snd_fst_sfd__h200330 ;
  assign out_sfd__h213521 =
	     _theResult___snd_fst_sfd__h212945[0] ?
	       _theResult___sfd__h213518 :
	       _theResult___snd_fst_sfd__h212945 ;
  assign out_sfd__h229876 =
	     _theResult___snd_fst_sfd__h229303[0] ?
	       _theResult___sfd__h229873 :
	       _theResult___snd_fst_sfd__h229303 ;
  assign out_sfd__h238494 =
	     _theResult___snd_fst_sfd__h237938[0] ?
	       _theResult___sfd__h238491 :
	       _theResult___snd_fst_sfd__h237938 ;
  assign out_sfd__h255218 =
	     _theResult___snd_fst_sfd__h254642[0] ?
	       _theResult___sfd__h255215 :
	       _theResult___snd_fst_sfd__h254642 ;
  assign out_sfd__h270369 =
	     _theResult___snd_fst_sfd__h269793[0] ?
	       _theResult___sfd__h270366 :
	       _theResult___snd_fst_sfd__h269793 ;
  assign out_sfd__h286937 =
	     _theResult___snd_fst_sfd__h286364[0] ?
	       _theResult___sfd__h286934 :
	       _theResult___snd_fst_sfd__h286364 ;
  assign out_sfd__h296913 =
	     _theResult___snd_fst_sfd__h296357[0] ?
	       _theResult___sfd__h296910 :
	       _theResult___snd_fst_sfd__h296357 ;
  assign out_sfd__h314652 =
	     _theResult___snd_fst_sfd__h314076[0] ?
	       _theResult___sfd__h314649 :
	       _theResult___snd_fst_sfd__h314076 ;
  assign out_sfd__h329803 =
	     _theResult___snd_fst_sfd__h329227[0] ?
	       _theResult___sfd__h329800 :
	       _theResult___snd_fst_sfd__h329227 ;
  assign out_sfd__h345168 =
	     _theResult___snd_fst_sfd__h344592[0] ?
	       _theResult___sfd__h345165 :
	       _theResult___snd_fst_sfd__h344592 ;
  assign out_sfd__h361946 =
	     _theResult___snd_fst_sfd__h361373[0] ?
	       _theResult___sfd__h361943 :
	       _theResult___snd_fst_sfd__h361373 ;
  assign out_sfd__h374393 =
	     _theResult___snd_fst_sfd__h373837[0] ?
	       _theResult___sfd__h374390 :
	       _theResult___snd_fst_sfd__h373837 ;
  assign out_sfd__h394278 =
	     _theResult___snd_fst_sfd__h393702[0] ?
	       _theResult___sfd__h394275 :
	       _theResult___snd_fst_sfd__h393702 ;
  assign out_sfd__h409429 =
	     _theResult___snd_fst_sfd__h408853[0] ?
	       _theResult___sfd__h409426 :
	       _theResult___snd_fst_sfd__h408853 ;
  assign out_sfd__h424794 =
	     _theResult___snd_fst_sfd__h424218[0] ?
	       _theResult___sfd__h424791 :
	       _theResult___snd_fst_sfd__h424218 ;
  assign out_sfd__h440369 =
	     _theResult___snd_fst_sfd__h439793[0] ?
	       _theResult___sfd__h440366 :
	       _theResult___snd_fst_sfd__h439793 ;
  assign out_sfd__h457357 =
	     _theResult___snd_fst_sfd__h456784[0] ?
	       _theResult___sfd__h457354 :
	       _theResult___snd_fst_sfd__h456784 ;
  assign out_sfd__h474388 =
	     _theResult___snd_fst_sfd__h473832[0] ?
	       _theResult___sfd__h474385 :
	       _theResult___snd_fst_sfd__h473832 ;
  assign out_sfd__h559701 =
	     _theResult___snd_fst_sfd__h558731[0] ?
	       _theResult___sfd__h559698 :
	       _theResult___snd_fst_sfd__h558731 ;
  assign out_sfd__h573015 =
	     _theResult___snd_fst_sfd__h572045[0] ?
	       _theResult___sfd__h573012 :
	       _theResult___snd_fst_sfd__h572045 ;
  assign out_sfd__h58373 =
	     _theResult___snd_fst_sfd__h57819[0] ?
	       _theResult___sfd__h58370 :
	       _theResult___snd_fst_sfd__h57819 ;
  assign out_sfd__h78541 =
	     _theResult___snd_fst_sfd__h77987[0] ?
	       _theResult___sfd__h78538 :
	       _theResult___snd_fst_sfd__h77987 ;
  assign result__h115612 = a__h104059 - b__h104061 ;
  assign result__h115629 =
	     { _0b0_CONCAT_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_e_ETC___d1322[27:1],
	       _0b0_CONCAT_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_e_ETC___d1322[0] |
	       guard__h115624 != 28'd0 } ;
  assign result__h115741 = a__h104059 + b__h104061 ;
  assign result__h195930 = a__h194790 - b__h194792 ;
  assign result__h195946 =
	     { IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2556[27:1],
	       IF_NOT_IF_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2556[0] |
	       guard__h195941 != 28'd0 } ;
  assign result__h196057 = a__h194790 + b__h194792 ;
  assign result__h233515 = a__h203029 - b__h203031 ;
  assign result__h233532 =
	     { _0b0_CONCAT_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_ETC___d3616[27:1],
	       _0b0_CONCAT_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_ETC___d3616[0] |
	       guard__h233527 != 28'd0 } ;
  assign result__h233644 = a__h203029 + b__h203031 ;
  assign result__h291922 = a__h244669 - b__h244671 ;
  assign result__h291939 =
	     { _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2__ETC___d5133[27:1],
	       _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2__ETC___d5133[0] |
	       guard__h291934 != 28'd0 } ;
  assign result__h292051 = a__h244669 + b__h244671 ;
  assign result__h369390 = a__h304046 - b__h304048 ;
  assign result__h369407 =
	     { _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp__ETC___d7062[27:1],
	       _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp__ETC___d7062[0] |
	       guard__h369402 != 28'd0 } ;
  assign result__h369519 = a__h304046 + b__h304048 ;
  assign result__h469373 = a__h383610 - b__h383612 ;
  assign result__h469390 =
	     { _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_e_ETC___d9402[27:1],
	       _0b0_CONCAT_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_e_ETC___d9402[0] |
	       guard__h469385 != 28'd0 } ;
  assign result__h469502 = a__h383610 + b__h383612 ;
  assign result__h53417 = a__h41862 - b__h41864 ;
  assign result__h53434 =
	     { _0b0_CONCAT_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_e_ETC___d753[27:1],
	       _0b0_CONCAT_IF_NOT_SEXT_IF_IF_ifc_main_exp_s2_e_ETC___d753[0] |
	       guard__h53429 != 28'd0 } ;
  assign result__h53546 = a__h41862 + b__h41864 ;
  assign result__h585125 = { _theResult____h585004[28:1], 1'd1 } ;
  assign result__h585180 =
	     { 1'd0,
	       value__h585193[27:1],
	       value__h585193[0] | sfdlsb__h585175 } ;
  assign result__h585328 =
	     (_0b0_CONCAT_NOT_ifc_main_div_s5_div_x1_0906_BIT_ETC___d11103[27:0] ==
	      28'd0) ?
	       29'd0 :
	       29'd1 ;
  assign rsfd__h575833 =
	     (_0b0_CONCAT_NOT_ifc_main_div_s5_div_x1_0906_BIT_ETC___d11086[27:0] ==
	      28'd0) ?
	       _theResult____h585004 :
	       result__h585125 ;
  assign sfdA__h104093 =
	     { 1'b0,
	       ifc_main_exp_s2_exp_stage1_x[30:23] != 8'd0,
	       ifc_main_exp_s2_exp_stage1_x[22:0],
	       3'b0 } ;
  assign sfdA__h203063 =
	     { 1'b0,
	       ifc_main_exp_s2_exp_tsum_1[30:23] != 8'd0,
	       ifc_main_exp_s2_exp_tsum_1[22:0],
	       3'b0 } ;
  assign sfdA__h244703 =
	     { 1'b0,
	       ifc_main_exp_s2_exp_tsum_2[30:23] != 8'd0,
	       ifc_main_exp_s2_exp_tsum_2[22:0],
	       3'b0 } ;
  assign sfdA__h304080 =
	     { 1'b0,
	       ifc_main_exp_s2_exp_tsum_3[30:23] != 8'd0,
	       ifc_main_exp_s2_exp_tsum_3[22:0],
	       3'b0 } ;
  assign sfdA__h383644 =
	     { 1'b0,
	       ifc_main_exp_s2_exp_tsum_4[30:23] != 8'd0,
	       ifc_main_exp_s2_exp_tsum_4[22:0],
	       3'b0 } ;
  assign sfdA__h41896 =
	     { 1'b0,
	       ifc_main_exp_s2_exp_stage0_x[30:23] != 8'd0,
	       ifc_main_exp_s2_exp_stage0_x[22:0],
	       3'b0 } ;
  assign sfdA__h575873 =
	     { ifc_main_div_s5_div_x1[30:23] != 8'd0,
	       ifc_main_div_s5_div_x1[22:0] } ;
  assign sfdA__h575877 = sfdA__h575873 << b__h576985 ;
  assign sfdB__h194825 =
	     { 1'b0,
	       ifc_main_exp_s2_exp_stage2_x[30:23] != 8'd0,
	       ifc_main_exp_s2_exp_stage2_x[22:0],
	       3'b0 } ;
  assign sfdB__h203064 = { 1'b0, x__h203380 != 8'd0, x__h229950, 3'b0 } ;
  assign sfdB__h244704 = { 1'b0, x__h245020 != 8'd0, x__h287035, 3'b0 } ;
  assign sfdB__h304081 = { 1'b0, x__h304397 != 8'd0, x__h362068, 3'b0 } ;
  assign sfdB__h383645 = { 1'b0, x__h459698 != 8'd0, x__h457503, 3'b0 } ;
  assign sfdB__h575874 =
	     { ifc_main_div_s5_div_x2[30:23] != 8'd0,
	       ifc_main_div_s5_div_x2[22:0] } ;
  assign sfdB__h575879 = sfdB__h575874 << b__h580897 ;
  assign sfd__h115121 =
	     { 1'd1, ifc_main_exp_s2_exp_stage1_x_BITS_22_TO_0__q2[21:0] } ;
  assign sfd__h120114 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h120013 != 8'd0,
	       _theResult___snd_fst_sfd__h120014 } +
	     25'd1 ;
  assign sfd__h12063 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h11962 != 8'd0,
	       _theResult___snd_fst_sfd__h11963 } +
	     25'd1 ;
  assign sfd__h140279 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h140178 != 8'd0,
	       _theResult___snd_fst_sfd__h140179 } +
	     25'd1 ;
  assign sfd__h155190 = { 1'd1, ifc_main_exp_s2_exp_stage1_int_res[21:0] } ;
  assign sfd__h163678 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h163577 != 8'd0,
	       _theResult___snd_fst_sfd__h163578 } +
	     25'd1 ;
  assign sfd__h189002 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h188901 != 8'd0,
	       _theResult___snd_fst_sfd__h188902 } +
	     25'd1 ;
  assign sfd__h195443 =
	     { 1'd1, ifc_main_exp_s2_exp_stage2_x_BITS_22_TO_0__q3[21:0] } ;
  assign sfd__h200430 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h200329 != 8'd0,
	       _theResult___snd_fst_sfd__h200330 } +
	     25'd1 ;
  assign sfd__h204557 = { 1'd1, ifc_main_exp_s2_exp_txv_1[21:0] } ;
  assign sfd__h213045 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h212944 != 8'd0,
	       _theResult___snd_fst_sfd__h212945 } +
	     25'd1 ;
  assign sfd__h220848 = { 1'd1, x__h213574[21:0] } ;
  assign sfd__h229403 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h229302 != 8'd0,
	       _theResult___snd_fst_sfd__h229303 } +
	     25'd1 ;
  assign sfd__h232789 =
	     { 1'd1, ifc_main_exp_s2_exp_tsum_1_BITS_22_TO_0__q4[21:0] } ;
  assign sfd__h232792 = { 1'd1, x__h229950[21:0] } ;
  assign sfd__h238038 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h237937 != 8'd0,
	       _theResult___snd_fst_sfd__h237938 } +
	     25'd1 ;
  assign sfd__h246254 = { 1'd1, ifc_main_exp_s2_exp_txv_2[21:0] } ;
  assign sfd__h25070 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h24969 != 8'd0,
	       _theResult___snd_fst_sfd__h24970 } +
	     25'd1 ;
  assign sfd__h254742 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h254641 != 8'd0,
	       _theResult___snd_fst_sfd__h254642 } +
	     25'd1 ;
  assign sfd__h261379 = { 1'd1, x__h255271[21:0] } ;
  assign sfd__h269893 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h269792 != 8'd0,
	       _theResult___snd_fst_sfd__h269793 } +
	     25'd1 ;
  assign sfd__h277888 = { 1'd1, x__h270448[21:0] } ;
  assign sfd__h286464 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h286363 != 8'd0,
	       _theResult___snd_fst_sfd__h286364 } +
	     25'd1 ;
  assign sfd__h290910 =
	     { 1'd1, ifc_main_exp_s2_exp_tsum_2_BITS_22_TO_0__q5[21:0] } ;
  assign sfd__h290913 = { 1'd1, x__h287035[21:0] } ;
  assign sfd__h296457 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h296356 != 8'd0,
	       _theResult___snd_fst_sfd__h296357 } +
	     25'd1 ;
  assign sfd__h305688 = { 1'd1, ifc_main_exp_s2_exp_txv_3[21:0] } ;
  assign sfd__h314176 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h314075 != 8'd0,
	       _theResult___snd_fst_sfd__h314076 } +
	     25'd1 ;
  assign sfd__h320813 = { 1'd1, x__h314705[21:0] } ;
  assign sfd__h329327 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h329226 != 8'd0,
	       _theResult___snd_fst_sfd__h329227 } +
	     25'd1 ;
  assign sfd__h336156 = { 1'd1, x__h329882[21:0] } ;
  assign sfd__h344692 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h344591 != 8'd0,
	       _theResult___snd_fst_sfd__h344592 } +
	     25'd1 ;
  assign sfd__h352875 = { 1'd1, x__h345271[21:0] } ;
  assign sfd__h3576 = { 1'd1, ifc_main_factor_s1_input_x[21:0] } ;
  assign sfd__h361473 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h361372 != 8'd0,
	       _theResult___snd_fst_sfd__h361373 } +
	     25'd1 ;
  assign sfd__h367768 =
	     { 1'd1, ifc_main_exp_s2_exp_tsum_3_BITS_22_TO_0__q6[21:0] } ;
  assign sfd__h367771 = { 1'd1, x__h362068[21:0] } ;
  assign sfd__h373937 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h373836 != 8'd0,
	       _theResult___snd_fst_sfd__h373837 } +
	     25'd1 ;
  assign sfd__h385314 = { 1'd1, ifc_main_exp_s2_exp_txv_4[21:0] } ;
  assign sfd__h393802 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h393701 != 8'd0,
	       _theResult___snd_fst_sfd__h393702 } +
	     25'd1 ;
  assign sfd__h400439 = { 1'd1, x__h394331[21:0] } ;
  assign sfd__h408953 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h408852 != 8'd0,
	       _theResult___snd_fst_sfd__h408853 } +
	     25'd1 ;
  assign sfd__h415782 = { 1'd1, x__h409508[21:0] } ;
  assign sfd__h424318 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h424217 != 8'd0,
	       _theResult___snd_fst_sfd__h424218 } +
	     25'd1 ;
  assign sfd__h431335 = { 1'd1, x__h424897[21:0] } ;
  assign sfd__h439893 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h439792 != 8'd0,
	       _theResult___snd_fst_sfd__h439793 } +
	     25'd1 ;
  assign sfd__h448264 = { 1'd1, x__h440496[21:0] } ;
  assign sfd__h456884 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h456783 != 8'd0,
	       _theResult___snd_fst_sfd__h456784 } +
	     25'd1 ;
  assign sfd__h466601 =
	     { 1'd1, ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[21:0] } ;
  assign sfd__h466604 = { 1'd1, x__h457503[21:0] } ;
  assign sfd__h473932 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h473831 != 8'd0,
	       _theResult___snd_fst_sfd__h473832 } +
	     25'd1 ;
  assign sfd__h484216 = { 1'd1, x__h480109[21:0] } ;
  assign sfd__h484219 = { 1'd1, ifc_main_exp_s2_exp_stage6_int_res[21:0] } ;
  assign sfd__h493138 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h493037 != 8'd0,
	       _theResult___snd_fst_sfd__h493038 } +
	     25'd1 ;
  assign sfd__h52926 =
	     { 1'd1, ifc_main_exp_s2_exp_stage0_x_BITS_22_TO_0__q1[21:0] } ;
  assign sfd__h553358 = { 1'd1, ifc_main_add_s3_input_x[21:0] } ;
  assign sfd__h559043 = x__h559585 + 25'd1 ;
  assign sfd__h566672 = { 1'd1, ifc_main_sub_s4_input_x[21:0] } ;
  assign sfd__h572357 = x__h572899 + 25'd1 ;
  assign sfd__h57919 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h57818 != 8'd0,
	       _theResult___snd_fst_sfd__h57819 } +
	     25'd1 ;
  assign sfd__h585422 = { 1'd1, ifc_main_div_s5_div_x1[21:0] } ;
  assign sfd__h585425 = { 1'd1, ifc_main_div_s5_div_x2[21:0] } ;
  assign sfd__h590880 =
	     { 1'b0,
	       _theResult_____1_fst_exp__h590779 != 8'd0,
	       _theResult_____1_fst_sfd__h590780 } +
	     25'd1 ;
  assign sfd__h605058 = { 1'd1, ifc_main_comp_s6_alpha[21:0] } ;
  assign sfd__h605061 = { 1'd1, ifc_main_comp_s6_input_x[21:0] } ;
  assign sfd__h613546 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h613445 != 8'd0,
	       _theResult___snd_fst_sfd__h613446 } +
	     25'd1 ;
  assign sfd__h620227 = { 1'd1, ifc_main_comp_s6_lambda[21:0] } ;
  assign sfd__h628715 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h628614 != 8'd0,
	       _theResult___snd_fst_sfd__h628615 } +
	     25'd1 ;
  assign sfd__h635370 = { 1'd1, ifc_main_comp_s6_alpha_lambda[21:0] } ;
  assign sfd__h635373 = { 1'd1, ifc_main_comp_s6_sub_Res[21:0] } ;
  assign sfd__h643858 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h643757 != 8'd0,
	       _theResult___snd_fst_sfd__h643758 } +
	     25'd1 ;
  assign sfd__h78087 =
	     { 1'b0,
	       _theResult___snd_fst_exp__h77986 != 8'd0,
	       _theResult___snd_fst_sfd__h77987 } +
	     25'd1 ;
  assign sfdin__h115147 =
	     ifc_main_exp_s2_exp_stage1_x[31] ?
	       result__h115741 :
	       result__h115612 ;
  assign sfdin__h11947 =
	     sfdres__h3555[47] ?
	       _theResult___snd__h11976 :
	       _theResult___snd__h11990 ;
  assign sfdin__h119998 =
	     sfdin__h115147[27] ?
	       _theResult___snd__h120027 :
	       _theResult___snd__h120041 ;
  assign sfdin__h135312 =
	     ifc_main_exp_s2_exp_stage1_x[31] ?
	       result__h115612 :
	       result__h115741 ;
  assign sfdin__h140163 =
	     sfdin__h135312[27] ?
	       _theResult___snd__h140192 :
	       _theResult___snd__h140206 ;
  assign sfdin__h163562 =
	     sfdres__h155169[47] ?
	       _theResult___snd__h163591 :
	       _theResult___snd__h163605 ;
  assign sfdin__h188886 =
	     sfdres__h180493[47] ?
	       _theResult___snd__h188915 :
	       _theResult___snd__h188929 ;
  assign sfdin__h195463 =
	     ifc_main_exp_s2_exp_stage2_x[31] ?
	       result__h195930 :
	       result__h196057 ;
  assign sfdin__h200314 =
	     sfdin__h195463[27] ?
	       _theResult___snd__h200343 :
	       _theResult___snd__h200357 ;
  assign sfdin__h212929 =
	     sfdres__h204536[47] ?
	       _theResult___snd__h212958 :
	       _theResult___snd__h212972 ;
  assign sfdin__h229287 =
	     sfdres__h220827[47] ?
	       _theResult___snd__h229316 :
	       _theResult___snd__h229330 ;
  assign sfdin__h232818 =
	     (NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3570 ?
		!IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3597 :
		!ifc_main_exp_s2_exp_tsum_1_812_BIT_31_596_EQ_I_ETC___d3599) ?
	       result__h233515 :
	       result__h233644 ;
  assign sfdin__h237922 =
	     sfdin__h232818[27] ?
	       _theResult___snd__h237951 :
	       _theResult___snd__h237965 ;
  assign sfdin__h24954 =
	     sfdres__h16566[47] ?
	       _theResult___snd__h24983 :
	       _theResult___snd__h24997 ;
  assign sfdin__h254626 =
	     sfdres__h246233[47] ?
	       _theResult___snd__h254655 :
	       _theResult___snd__h254669 ;
  assign sfdin__h269777 =
	     sfdres__h261358[47] ?
	       _theResult___snd__h269806 :
	       _theResult___snd__h269820 ;
  assign sfdin__h286348 =
	     sfdres__h277867[47] ?
	       _theResult___snd__h286377 :
	       _theResult___snd__h286391 ;
  assign sfdin__h290939 =
	     (NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5042 ?
		!IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d5114 :
		!ifc_main_exp_s2_exp_tsum_2_923_BIT_31_113_EQ_I_ETC___d5116) ?
	       result__h291922 :
	       result__h292051 ;
  assign sfdin__h296341 =
	     sfdin__h290939[27] ?
	       _theResult___snd__h296370 :
	       _theResult___snd__h296384 ;
  assign sfdin__h314060 =
	     sfdres__h305667[47] ?
	       _theResult___snd__h314089 :
	       _theResult___snd__h314103 ;
  assign sfdin__h329211 =
	     sfdres__h320792[47] ?
	       _theResult___snd__h329240 :
	       _theResult___snd__h329254 ;
  assign sfdin__h344576 =
	     sfdres__h336135[47] ?
	       _theResult___snd__h344605 :
	       _theResult___snd__h344619 ;
  assign sfdin__h361357 =
	     sfdres__h352854[47] ?
	       _theResult___snd__h361386 :
	       _theResult___snd__h361400 ;
  assign sfdin__h367797 =
	     (NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6938 ?
		!IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d7043 :
		!ifc_main_exp_s2_exp_tsum_3_456_BIT_31_042_EQ_I_ETC___d7045) ?
	       result__h369390 :
	       result__h369519 ;
  assign sfdin__h373821 =
	     sfdin__h367797[27] ?
	       _theResult___snd__h373850 :
	       _theResult___snd__h373864 ;
  assign sfdin__h393686 =
	     sfdres__h385293[47] ?
	       _theResult___snd__h393715 :
	       _theResult___snd__h393729 ;
  assign sfdin__h408837 =
	     sfdres__h400418[47] ?
	       _theResult___snd__h408866 :
	       _theResult___snd__h408880 ;
  assign sfdin__h424202 =
	     sfdres__h415761[47] ?
	       _theResult___snd__h424231 :
	       _theResult___snd__h424245 ;
  assign sfdin__h439777 =
	     sfdres__h431314[47] ?
	       _theResult___snd__h439806 :
	       _theResult___snd__h439820 ;
  assign sfdin__h456768 =
	     sfdres__h448243[47] ?
	       _theResult___snd__h456797 :
	       _theResult___snd__h456811 ;
  assign sfdin__h466630 =
	     (NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9246 ?
		!IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9383 :
		!ifc_main_exp_s2_exp_tsum_4_401_BIT_31_382_EQ_I_ETC___d9385) ?
	       result__h469373 :
	       result__h469502 ;
  assign sfdin__h473816 =
	     sfdin__h466630[27] ?
	       _theResult___snd__h473845 :
	       _theResult___snd__h473859 ;
  assign sfdin__h493022 =
	     sfdres__h484195[47] ?
	       _theResult___snd__h493051 :
	       _theResult___snd__h493065 ;
  assign sfdin__h52952 =
	     ifc_main_exp_s2_exp_stage0_x[31] ?
	       result__h53546 :
	       result__h53417 ;
  assign sfdin__h558711 =
	     _theResult____h553332[27] ? sfdin__h558774 : sfdin__h558777 ;
  assign sfdin__h558774 = { _theResult____h553332[26:0], 1'd0 } ;
  assign sfdin__h558777 =
	     (!_theResult____h553332[27] && _theResult____h553332[26]) ?
	       sfdin__h558819 :
	       sfdin__h558822 ;
  assign sfdin__h558819 = { _theResult____h553332[25:0], 2'd0 } ;
  assign sfdin__h558822 =
	     (!_theResult____h553332[27] && !_theResult____h553332[26] &&
	      !_theResult____h553332[25] &&
	      !_theResult____h553332[24] &&
	      !_theResult____h553332[23] &&
	      !_theResult____h553332[22] &&
	      !_theResult____h553332[21] &&
	      !_theResult____h553332[20] &&
	      !_theResult____h553332[19] &&
	      !_theResult____h553332[18] &&
	      !_theResult____h553332[17] &&
	      !_theResult____h553332[16] &&
	      !_theResult____h553332[15] &&
	      !_theResult____h553332[14] &&
	      !_theResult____h553332[13] &&
	      !_theResult____h553332[12] &&
	      !_theResult____h553332[11] &&
	      !_theResult____h553332[10] &&
	      !_theResult____h553332[9] &&
	      !_theResult____h553332[8] &&
	      !_theResult____h553332[7] &&
	      !_theResult____h553332[6] &&
	      !_theResult____h553332[5] &&
	      !_theResult____h553332[4] &&
	      !_theResult____h553332[3] &&
	      !_theResult____h553332[2] &&
	      !_theResult____h553332[1] &&
	      !_theResult____h553332[0]) ?
	       _theResult____h553332 :
	       sfdin__h558862 ;
  assign sfdin__h558862 =
	     { IF_0_CONCAT_IF_IF_ifc_main_add_s3_input_x_0205_ETC__q167[25:0],
	       2'd0 } ;
  assign sfdin__h558956 = _theResult____h553332 << b__h558897 ;
  assign sfdin__h572025 =
	     _theResult____h566646[27] ? sfdin__h572088 : sfdin__h572091 ;
  assign sfdin__h572088 = { _theResult____h566646[26:0], 1'd0 } ;
  assign sfdin__h572091 =
	     (!_theResult____h566646[27] && _theResult____h566646[26]) ?
	       sfdin__h572133 :
	       sfdin__h572136 ;
  assign sfdin__h572133 = { _theResult____h566646[25:0], 2'd0 } ;
  assign sfdin__h572136 =
	     (!_theResult____h566646[27] && !_theResult____h566646[26] &&
	      !_theResult____h566646[25] &&
	      !_theResult____h566646[24] &&
	      !_theResult____h566646[23] &&
	      !_theResult____h566646[22] &&
	      !_theResult____h566646[21] &&
	      !_theResult____h566646[20] &&
	      !_theResult____h566646[19] &&
	      !_theResult____h566646[18] &&
	      !_theResult____h566646[17] &&
	      !_theResult____h566646[16] &&
	      !_theResult____h566646[15] &&
	      !_theResult____h566646[14] &&
	      !_theResult____h566646[13] &&
	      !_theResult____h566646[12] &&
	      !_theResult____h566646[11] &&
	      !_theResult____h566646[10] &&
	      !_theResult____h566646[9] &&
	      !_theResult____h566646[8] &&
	      !_theResult____h566646[7] &&
	      !_theResult____h566646[6] &&
	      !_theResult____h566646[5] &&
	      !_theResult____h566646[4] &&
	      !_theResult____h566646[3] &&
	      !_theResult____h566646[2] &&
	      !_theResult____h566646[1] &&
	      !_theResult____h566646[0]) ?
	       _theResult____h566646 :
	       sfdin__h572176 ;
  assign sfdin__h572176 =
	     { IF_0_CONCAT_IF_IF_ifc_main_sub_s4_input_x_0572_ETC__q171[25:0],
	       2'd0 } ;
  assign sfdin__h572270 = _theResult____h566646 << b__h572211 ;
  assign sfdin__h57803 =
	     sfdin__h52952[27] ?
	       _theResult___snd__h57832 :
	       _theResult___snd__h57846 ;
  assign sfdin__h585976 =
	     (_theResult___snd_fst_exp__h584889 == 8'd255) ?
	       _theResult___snd_snd_snd__h586343 :
	       rsfd__h575833 ;
  assign sfdin__h590767 =
	     sfdin__h585976[28] ?
	       _theResult___snd__h590793 :
	       _theResult___snd__h590807 ;
  assign sfdin__h613430 =
	     sfdres__h605037[47] ?
	       _theResult___snd__h613459 :
	       _theResult___snd__h613473 ;
  assign sfdin__h628599 =
	     sfdres__h620206[47] ?
	       _theResult___snd__h628628 :
	       _theResult___snd__h628642 ;
  assign sfdin__h643742 =
	     sfdres__h635349[47] ?
	       _theResult___snd__h643771 :
	       _theResult___snd__h643785 ;
  assign sfdin__h73120 =
	     ifc_main_exp_s2_exp_stage0_x[31] ?
	       result__h53417 :
	       result__h53546 ;
  assign sfdin__h77971 =
	     sfdin__h73120[27] ?
	       _theResult___snd__h78000 :
	       _theResult___snd__h78014 ;
  assign sfdlsb__h156029 = x__h156114 != 48'd0 ;
  assign sfdlsb__h17420 = x__h17506 != 48'd0 ;
  assign sfdlsb__h181353 = x__h181438 != 48'd0 ;
  assign sfdlsb__h205396 = x__h205481 != 48'd0 ;
  assign sfdlsb__h221681 = x__h221839 != 48'd0 ;
  assign sfdlsb__h247093 = x__h247178 != 48'd0 ;
  assign sfdlsb__h262218 = x__h262329 != 48'd0 ;
  assign sfdlsb__h278721 = x__h278900 != 48'd0 ;
  assign sfdlsb__h306527 = x__h306612 != 48'd0 ;
  assign sfdlsb__h321652 = x__h321763 != 48'd0 ;
  assign sfdlsb__h336995 = x__h337128 != 48'd0 ;
  assign sfdlsb__h353708 = x__h353909 != 48'd0 ;
  assign sfdlsb__h386153 = x__h386238 != 48'd0 ;
  assign sfdlsb__h401278 = x__h401389 != 48'd0 ;
  assign sfdlsb__h416621 = x__h416754 != 48'd0 ;
  assign sfdlsb__h432174 = x__h432329 != 48'd0 ;
  assign sfdlsb__h4413 = x__h4499 != 48'd0 ;
  assign sfdlsb__h449097 = x__h449320 != 48'd0 ;
  assign sfdlsb__h485055 = x__h485574 != 48'd0 ;
  assign sfdlsb__h585175 = x__h585270 != 28'd0 ;
  assign sfdlsb__h605897 = x__h605982 != 48'd0 ;
  assign sfdlsb__h621066 = x__h621151 != 48'd0 ;
  assign sfdlsb__h636209 = x__h636294 != 48'd0 ;
  assign sfdres__h14314 =
	     { 1'd0,
	       ifc_main_factor_s1_input_x[30:23] != 8'd0,
	       ifc_main_factor_s1_input_x[22:0],
	       23'd0 } ;
  assign sfdres__h144379 = opAsfd__h144409 * opBsfd__h144410 ;
  assign sfdres__h155169 =
	     _898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d2204 ?
	       sfdres__h144379 :
	       _theResult___snd__h156032 ;
  assign sfdres__h16566 =
	     _898_MINUS_IF_ifc_main_factor_s1_input_x_BITS_3_ETC___d382 ?
	       sfdres__h14314 :
	       _theResult___snd__h17423 ;
  assign sfdres__h169198 = opAsfd__h144409 * opBsfd__h169229 ;
  assign sfdres__h180493 =
	     _898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d1870 ?
	       sfdres__h169198 :
	       _theResult___snd__h181356 ;
  assign sfdres__h203395 = { 1'd0, x__h203436 != 8'd0, x__h213574, 23'd0 } ;
  assign sfdres__h203452 = opAsfd__h203482 * opAsfd__h203482 ;
  assign sfdres__h204536 =
	     _898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d2870 ?
	       sfdres__h203452 :
	       _theResult___snd__h205399 ;
  assign sfdres__h220827 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3212 ?
	       sfdres__h203395 :
	       _theResult___snd__h221684 ;
  assign sfdres__h245035 = opAsfd__h245065 * 24'd11207180 ;
  assign sfdres__h245092 = opAsfd__h245122 * opBsfd__h245123 ;
  assign sfdres__h245149 = opBsfd__h245123 * opBsfd__h245123 ;
  assign sfdres__h246233 =
	     _898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d3981 ?
	       sfdres__h245149 :
	       _theResult___snd__h247096 ;
  assign sfdres__h261358 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d4335 ?
	       sfdres__h245092 :
	       _theResult___snd__h262221 ;
  assign sfdres__h277867 =
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4684 ?
	       sfdres__h245035 :
	       _theResult___snd__h278724 ;
  assign sfdres__h304412 = opAsfd__h304442 * 24'd11193758 ;
  assign sfdres__h304469 = opAsfd__h304499 * opBsfd__h304500 ;
  assign sfdres__h304526 = opAsfd__h304556 * opBsfd__h304500 ;
  assign sfdres__h304583 = opBsfd__h304500 * opBsfd__h304500 ;
  assign sfdres__h305667 =
	     _898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d5514 ?
	       sfdres__h304583 :
	       _theResult___snd__h306530 ;
  assign sfdres__h320792 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d5868 ?
	       sfdres__h304526 :
	       _theResult___snd__h321655 ;
  assign sfdres__h336135 =
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6230 ?
	       sfdres__h304469 :
	       _theResult___snd__h336998 ;
  assign sfdres__h352854 =
	     _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6580 ?
	       sfdres__h304412 :
	       _theResult___snd__h353711 ;
  assign sfdres__h3555 =
	     _898_MINUS_1_PLUS_IF_ifc_main_factor_s1_input_x_ETC___d45 ?
	       sfdres__h14314 :
	       _theResult___snd__h4416 ;
  assign sfdres__h383537 = opAsfd__h383567 * opBsfd__h383568 ;
  assign sfdres__h383976 = opAsfd__h384006 * 24'd8944269 ;
  assign sfdres__h384032 = opAsfd__h384062 * opBsfd__h384230 ;
  assign sfdres__h384088 = opAsfd__h384118 * opBsfd__h384230 ;
  assign sfdres__h384144 = opAsfd__h384174 * opBsfd__h384230 ;
  assign sfdres__h384199 = opBsfd__h384230 * opBsfd__h384230 ;
  assign sfdres__h385293 =
	     _898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d7459 ?
	       sfdres__h384199 :
	       _theResult___snd__h386156 ;
  assign sfdres__h400418 =
	     _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d7813 ?
	       sfdres__h384144 :
	       _theResult___snd__h401281 ;
  assign sfdres__h415761 =
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d8175 ?
	       sfdres__h384088 :
	       _theResult___snd__h416624 ;
  assign sfdres__h431314 =
	     _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8538 ?
	       sfdres__h384032 :
	       _theResult___snd__h432177 ;
  assign sfdres__h448243 =
	     _898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8888 ?
	       sfdres__h383976 :
	       _theResult___snd__h449100 ;
  assign sfdres__h484195 =
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_tsum_4__ETC___d9848 ?
	       sfdres__h383537 :
	       _theResult___snd__h485058 ;
  assign sfdres__h603943 = opAsfd__h603973 * opBsfd__h603974 ;
  assign sfdres__h605037 =
	     _898_MINUS_IF_ifc_main_comp_s6_alpha_1418_BITS__ETC___d11516 ?
	       sfdres__h603943 :
	       _theResult___snd__h605900 ;
  assign sfdres__h619112 = opAsfd__h619142 * opBsfd__h603974 ;
  assign sfdres__h620206 =
	     _898_MINUS_IF_ifc_main_comp_s6_lambda_1817_BITS_ETC___d11888 ?
	       sfdres__h619112 :
	       _theResult___snd__h621069 ;
  assign sfdres__h634245 = opAsfd__h634275 * opBsfd__h634276 ;
  assign sfdres__h635349 =
	     _898_MINUS_IF_ifc_main_comp_s6_alpha_lambda_218_ETC___d12286 ?
	       sfdres__h634245 :
	       _theResult___snd__h636212 ;
  assign shift__h575856 =
	     ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0907_ETC___d11097 ?
	       8'd0 :
	       _theResult___fst__h584850 ;
  assign t__h553758 = a__h551088 - b__h551090 ;
  assign t__h554070 =
	     { IF_IF_ifc_main_add_s3_input_x_0205_BITS_30_TO__ETC___d10245[27:1],
	       IF_IF_ifc_main_add_s3_input_x_0205_BITS_30_TO__ETC___d10245[0] |
	       y__h554207 } ;
  assign t__h567072 = a__h564402 - b__h564404 ;
  assign t__h567384 =
	     { IF_IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO__ETC___d10612[27:1],
	       IF_IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO__ETC___d10612[0] |
	       y__h567521 } ;
  assign t_exp__h559655 = (x__h553379 == 8'd254) ? 8'd255 : e_exp__h559652 ;
  assign t_exp__h561664 =
	     (ifc_main_add_s3_input_x[30:23] == 8'd255) ?
	       ifc_main_add_s3_input_x[30:23] :
	       _theResult___snd_exp__h559718 ;
  assign t_exp__h572969 = (x__h566693 == 8'd254) ? 8'd255 : e_exp__h572966 ;
  assign t_exp__h574947 =
	     (ifc_main_sub_s4_input_x[30:23] == 8'd255) ?
	       ifc_main_sub_s4_input_x[30:23] :
	       _theResult___snd_exp__h573032 ;
  assign t_sfd__h559656 =
	     (x__h553379 == 8'd254) ? 23'd0 : sfd__h559043[23:1] ;
  assign t_sfd__h561665 =
	     (ifc_main_add_s3_input_x[30:23] == 8'd255) ?
	       IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10449 :
	       _theResult___snd_sfd__h559719 ;
  assign t_sfd__h572970 =
	     (x__h566693 == 8'd254) ? 23'd0 : sfd__h572357[23:1] ;
  assign t_sfd__h574948 =
	     (ifc_main_sub_s4_input_x[30:23] == 8'd255) ?
	       IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10816 :
	       _theResult___snd_sfd__h573033 ;
  assign theResult___fst_exp90733_MINUS_127__q177 =
	     _theResult___fst_exp__h590733 - 8'd127 ;
  assign value__h11888 =
	     IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d21 +
	     10'd128 ;
  assign value__h163503 =
	     IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d2181 +
	     10'd127 ;
  assign value__h188827 =
	     IF_ifc_main_exp_s2_exp_stage1_int_res_810_BITS_ETC___d1834 +
	     10'd127 ;
  assign value__h212870 =
	     IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2842 +
	     10'd127 ;
  assign value__h229228 =
	     IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3183 +
	     10'd126 ;
  assign value__h24895 =
	     IF_ifc_main_factor_s1_input_x_BITS_30_TO_23_EQ_ETC___d21 +
	     10'd127 ;
  assign value__h254567 =
	     IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3953 +
	     10'd127 ;
  assign value__h269718 =
	     IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4297 +
	     10'd127 ;
  assign value__h286289 =
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4655 +
	     10'd124 ;
  assign value__h314001 =
	     IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5486 +
	     10'd127 ;
  assign value__h329152 =
	     IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5830 +
	     10'd127 ;
  assign value__h344517 =
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6191 +
	     10'd127 ;
  assign value__h361298 =
	     IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6551 +
	     10'd122 ;
  assign value__h393627 =
	     IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7431 +
	     10'd127 ;
  assign value__h408778 =
	     IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7775 +
	     10'd127 ;
  assign value__h424143 =
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8136 +
	     10'd127 ;
  assign value__h439718 =
	     IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8499 +
	     10'd127 ;
  assign value__h456709 =
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8859 +
	     10'd120 ;
  assign value__h492963 =
	     IF_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_ETC___d9659 +
	     10'd127 ;
  assign value__h584908 =
	     IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11043 +
	     10'd127 ;
  assign value__h585015 = { 1'b0, sfdA__h575877 } ;
  assign value__h585138 =
	     10'd898 -
	     IF_ifc_main_div_s5_div_x1_0906_BITS_30_TO_23_0_ETC___d11043 ;
  assign value__h585193 =
	     _0b0_CONCAT_NOT_ifc_main_div_s5_div_x1_0906_BIT_ETC___d11103[27:0] >>
	     shift__h575856 ;
  assign value__h613371 =
	     IF_ifc_main_comp_s6_alpha_1418_BITS_30_TO_23_1_ETC___d11453 +
	     10'd127 ;
  assign value__h628540 =
	     IF_ifc_main_comp_s6_lambda_1817_BITS_30_TO_23__ETC___d11836 +
	     10'd127 ;
  assign value__h643683 =
	     IF_ifc_main_comp_s6_alpha_lambda_2186_BITS_30__ETC___d12222 +
	     10'd127 ;
  assign x03380_MINUS_127__q62 = x__h203380 - 8'd127 ;
  assign x03436_MINUS_127__q56 = x__h203436 - 8'd127 ;
  assign x04397_MINUS_127__q118 = x__h304397 - 8'd127 ;
  assign x04453_MINUS_127__q112 = x__h304453 - 8'd127 ;
  assign x04510_MINUS_127__q106 = x__h304510 - 8'd127 ;
  assign x04567_MINUS_127__q100 = x__h304567 - 8'd127 ;
  assign x14872_MINUS_127__q137 = x__h414872 - 8'd127 ;
  assign x30291_MINUS_127__q143 = x__h430291 - 8'd127 ;
  assign x44644_MINUS_127__q40 = x__h144644 - 8'd127 ;
  assign x45020_MINUS_127__q87 = x__h245020 - 8'd127 ;
  assign x45076_MINUS_127__q81 = x__h245076 - 8'd127 ;
  assign x45133_MINUS_127__q75 = x__h245133 - 8'd127 ;
  assign x47327_MINUS_127__q149 = x__h447327 - 8'd127 ;
  assign x59698_MINUS_127__q155 = x__h459698 - 8'd127 ;
  assign x69463_MINUS_127__q36 = x__h169463 - 8'd127 ;
  assign x99663_MINUS_127__q131 = x__h399663 - 8'd127 ;
  assign x__h115617 =
	     SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1299 -
	     IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1302 ;
  assign x__h115621 =
	     IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32__ETC___d1302 -
	     SEXT_IF_IF_ifc_main_exp_s2_exp_stage1_x_256_BI_ETC___d1299 ;
  assign x__h115681 = 8'd28 - diff__h104079 ;
  assign x__h144644 =
	     (IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[7:3] ==
	      5'd0) ?
	       e_exp__h153358 :
	       8'd173 ;
  assign x__h156114 = sfdres__h144379 << x__h156147 ;
  assign x__h156147 =
	     10'd48 -
	     _898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d2203 ;
  assign x__h169463 =
	     (IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_32_257_ETC___d1282[7:3] ==
	      5'd0) ?
	       e_exp__h179373 :
	       8'd80 ;
  assign x__h17506 = sfdres__h14314 << x__h17539 ;
  assign x__h17539 =
	     10'd48 -
	     _898_MINUS_IF_ifc_main_factor_s1_input_x_BITS_3_ETC___d381 ;
  assign x__h181438 = sfdres__h169198 << x__h181471 ;
  assign x__h181471 =
	     10'd48 -
	     _898_MINUS_IF_ifc_main_exp_s2_exp_stage1_int_re_ETC___d1869 ;
  assign x__h195938 =
	     10'd0 -
	     IF_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_32__ETC___d2538 ;
  assign x__h195997 = 8'd28 - diff__h194810 ;
  assign x__h203380 =
	     (x__h203436 == 8'd255 && x__h213574 != 23'd0 &&
	      !x__h213574[22] ||
	      x__h203436 == 8'd255 && x__h213574[22] ||
	      IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d3190) ?
	       ((x__h203436 == 8'd255 && x__h213574 != 23'd0) ?
		  x__h203436 :
		  IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3196) :
	       _theResult___fst_exp__h229891 ;
  assign x__h203436 =
	     ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_82_ETC___d2850 ?
	       ((ifc_main_exp_s2_exp_txv_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_1[22:0] != 23'd0) ?
		  ifc_main_exp_s2_exp_txv_1[30:23] :
		  IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d2854) :
	       _theResult___fst_exp__h213536 ;
  assign x__h205481 = sfdres__h203452 << x__h205514 ;
  assign x__h205514 =
	     10'd48 -
	     _898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d2869 ;
  assign x__h213574 =
	     ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_82_ETC___d2850 ?
	       ((ifc_main_exp_s2_exp_txv_1[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_1[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_1[22]) ?
		  sfd__h204557 :
		  ((ifc_main_exp_s2_exp_txv_1[30:23] == 8'd255 &&
		    ifc_main_exp_s2_exp_txv_1[22]) ?
		     ifc_main_exp_s2_exp_txv_1[22:0] :
		     23'd0)) :
	       _theResult___fst_sfd__h213537 ;
  assign x__h221839 = sfdres__h203395 << x__h221872 ;
  assign x__h221872 =
	     10'd48 -
	     _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_1_814__ETC___d3211 ;
  assign x__h229950 =
	     (x__h203436 == 8'd255 && x__h213574 != 23'd0 &&
	      !x__h213574[22] ||
	      x__h203436 == 8'd255 && x__h213574[22] ||
	      IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_23_ETC___d3190) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_TO_ETC___d3503 :
	       _theResult___fst_sfd__h229892 ;
  assign x__h233520 =
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3553 -
	     IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3557 ;
  assign x__h233524 =
	     IF_IF_ifc_main_exp_s2_exp_tsum_1_812_BIT_32_81_ETC___d3557 -
	     IF_IF_IF_ifc_main_exp_s2_exp_txv_1_814_BITS_30_ETC___d3553 ;
  assign x__h233584 = 8'd28 - diff__h203049 ;
  assign x__h245020 =
	     (x__h245076 == 8'd255 && x__h270448 != 23'd0 &&
	      !x__h270448[22] ||
	      x__h245076 == 8'd255 && x__h270448[22] ||
	      IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4662) ?
	       ((x__h245076 == 8'd255 && x__h270448 != 23'd0) ?
		  x__h245076 :
		  IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4668) :
	       _theResult___fst_exp__h286952 ;
  assign x__h245076 =
	     (x__h245133 == 8'd255 && x__h255271 != 23'd0 &&
	      !x__h255271[22] ||
	      ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d4306) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4316 :
	       _theResult___fst_exp__h270384 ;
  assign x__h245133 =
	     ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d3961 ?
	       ((ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0) ?
		  ifc_main_exp_s2_exp_txv_2[30:23] :
		  IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d3965) :
	       _theResult___fst_exp__h255233 ;
  assign x__h247178 = sfdres__h245149 << x__h247211 ;
  assign x__h247211 =
	     10'd48 -
	     _898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d3980 ;
  assign x__h255271 =
	     ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d3961 ?
	       ((ifc_main_exp_s2_exp_txv_2[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_2[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_2[22]) ?
		  sfd__h246254 :
		  IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_ETC___d4271) :
	       _theResult___fst_sfd__h255234 ;
  assign x__h262329 = sfdres__h245092 << x__h262362 ;
  assign x__h262362 =
	     10'd48 -
	     _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d4334 ;
  assign x__h270448 =
	     (x__h245133 == 8'd255 && x__h255271 != 23'd0 &&
	      !x__h255271[22] ||
	      ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_23_93_ETC___d4306) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4633 :
	       _theResult___fst_sfd__h270385 ;
  assign x__h278900 = sfdres__h245035 << x__h278933 ;
  assign x__h278933 =
	     10'd48 -
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d4683 ;
  assign x__h287035 =
	     (x__h245076 == 8'd255 && x__h270448 != 23'd0 &&
	      !x__h270448[22] ||
	      x__h245076 == 8'd255 && x__h270448[22] ||
	      IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_TO_ETC___d4662) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_30_ETC___d4975 :
	       _theResult___fst_sfd__h286953 ;
  assign x__h291927 =
	     IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5025 -
	     IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5029 ;
  assign x__h291931 =
	     IF_IF_ifc_main_exp_s2_exp_tsum_2_923_BIT_32_92_ETC___d5029 -
	     IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_2_925_BITS_ETC___d5025 ;
  assign x__h291991 = 8'd28 - diff__h244689 ;
  assign x__h304397 =
	     (x__h304453 == 8'd255 && x__h345271 != 23'd0 &&
	      !x__h345271[22] ||
	      x__h304453 == 8'd255 && x__h345271[22] ||
	      IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6558) ?
	       ((x__h304453 == 8'd255 && x__h345271 != 23'd0) ?
		  x__h304453 :
		  IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6564) :
	       _theResult___fst_exp__h361961 ;
  assign x__h304453 =
	     (x__h304510 == 8'd255 && x__h329882 != 23'd0 &&
	      !x__h329882[22] ||
	      ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d6200) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6211 :
	       _theResult___fst_exp__h345183 ;
  assign x__h304510 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22] ||
	      ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d5839) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d5849 :
	       _theResult___fst_exp__h329818 ;
  assign x__h304567 =
	     ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d5494 ?
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0) ?
		  ifc_main_exp_s2_exp_txv_3[30:23] :
		  IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5498) :
	       _theResult___fst_exp__h314667 ;
  assign x__h306612 = sfdres__h304583 << x__h306645 ;
  assign x__h306645 =
	     10'd48 -
	     _898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d5513 ;
  assign x__h314705 =
	     ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d5494 ?
	       ((ifc_main_exp_s2_exp_txv_3[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_3[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_3[22]) ?
		  sfd__h305688 :
		  IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_ETC___d5804) :
	       _theResult___fst_sfd__h314668 ;
  assign x__h321763 = sfdres__h304526 << x__h321796 ;
  assign x__h321796 =
	     10'd48 -
	     _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d5867 ;
  assign x__h329882 =
	     (x__h304567 == 8'd255 && x__h314705 != 23'd0 &&
	      !x__h314705[22] ||
	      ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d5839) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_ETC___d6166 :
	       _theResult___fst_sfd__h329819 ;
  assign x__h337128 = sfdres__h304469 << x__h337161 ;
  assign x__h337161 =
	     10'd48 -
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d6229 ;
  assign x__h345271 =
	     (x__h304510 == 8'd255 && x__h329882 != 23'd0 &&
	      !x__h329882[22] ||
	      ifc_main_exp_s2_exp_txv_3_458_BITS_30_TO_23_47_ETC___d6200) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6529 :
	       _theResult___fst_sfd__h345184 ;
  assign x__h353909 = sfdres__h304412 << x__h353942 ;
  assign x__h353942 =
	     10'd48 -
	     _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d6579 ;
  assign x__h362068 =
	     (x__h304453 == 8'd255 && x__h345271 != 23'd0 &&
	      !x__h345271[22] ||
	      x__h304453 == 8'd255 && x__h345271[22] ||
	      IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_30_ETC___d6558) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_BITS_ETC___d6871 :
	       _theResult___fst_sfd__h361962 ;
  assign x__h369395 =
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d6921 -
	     IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d6925 ;
  assign x__h369399 =
	     IF_IF_ifc_main_exp_s2_exp_tsum_3_456_BIT_32_45_ETC___d6925 -
	     IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_458_B_ETC___d6921 ;
  assign x__h369459 = 8'd28 - diff__h304066 ;
  assign x__h386238 = sfdres__h384199 << x__h386271 ;
  assign x__h386271 =
	     10'd48 -
	     _898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d7458 ;
  assign x__h394331 =
	     ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d7439 ?
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_txv_4[22]) ?
		  sfd__h385314 :
		  IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7749) :
	       _theResult___fst_sfd__h394294 ;
  assign x__h399663 =
	     ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d7439 ?
	       ((ifc_main_exp_s2_exp_txv_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_txv_4[22:0] != 23'd0) ?
		  ifc_main_exp_s2_exp_txv_4[30:23] :
		  IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_ETC___d7443) :
	       _theResult___fst_exp__h394293 ;
  assign x__h401389 = sfdres__h384144 << x__h401422 ;
  assign x__h401422 =
	     10'd48 -
	     _898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d7812 ;
  assign x__h409508 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d7784) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d8111 :
	       _theResult___fst_sfd__h409445 ;
  assign x__h414872 =
	     (x__h399663 == 8'd255 && x__h394331 != 23'd0 &&
	      !x__h394331[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d7784) ?
	       IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_ETC___d7794 :
	       _theResult___fst_exp__h409444 ;
  assign x__h416754 = sfdres__h384088 << x__h416787 ;
  assign x__h416787 =
	     10'd48 -
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d8174 ;
  assign x__h424897 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
	      !x__h409508[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d8145) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8474 :
	       _theResult___fst_sfd__h424810 ;
  assign x__h430291 =
	     (x__h414872 == 8'd255 && x__h409508 != 23'd0 &&
	      !x__h409508[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d8145) ?
	       IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_30_ETC___d8156 :
	       _theResult___fst_exp__h424809 ;
  assign x__h432329 = sfdres__h384032 << x__h432362 ;
  assign x__h432362 =
	     10'd48 -
	     _898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d8537 ;
  assign x__h440496 =
	     (x__h430291 == 8'd255 && x__h424897 != 23'd0 &&
	      !x__h424897[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d8508) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8837 :
	       _theResult___fst_sfd__h440385 ;
  assign x__h447327 =
	     (x__h430291 == 8'd255 && x__h424897 != 23'd0 &&
	      !x__h424897[22] ||
	      ifc_main_exp_s2_exp_txv_4_414_BITS_30_TO_23_41_ETC___d8508) ?
	       IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8519 :
	       _theResult___fst_exp__h440384 ;
  assign x__h449320 = sfdres__h383976 << x__h449353 ;
  assign x__h449353 =
	     10'd48 -
	     _898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d8887 ;
  assign x__h4499 = sfdres__h14314 << x__h4532 ;
  assign x__h4532 =
	     10'd48 -
	     _898_MINUS_1_PLUS_IF_ifc_main_factor_s1_input_x_ETC___d44 ;
  assign x__h457503 =
	     (x__h447327 == 8'd255 && x__h440496 != 23'd0 &&
	      !x__h440496[22] ||
	      x__h447327 == 8'd255 && x__h440496[22] ||
	      IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8866) ?
	       IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9179 :
	       _theResult___fst_sfd__h457373 ;
  assign x__h459698 =
	     (x__h447327 == 8'd255 && x__h440496 != 23'd0 &&
	      !x__h440496[22] ||
	      x__h447327 == 8'd255 && x__h440496[22] ||
	      IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_BITS_ETC___d8866) ?
	       ((x__h447327 == 8'd255 && x__h440496 != 23'd0) ?
		  x__h447327 :
		  IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d8872) :
	       _theResult___fst_exp__h457372 ;
  assign x__h469378 =
	     IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9229 -
	     IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9233 ;
  assign x__h469382 =
	     IF_IF_ifc_main_exp_s2_exp_tsum_4_401_BIT_32_40_ETC___d9233 -
	     IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9229 ;
  assign x__h469442 = 8'd28 - diff__h383630 ;
  assign x__h480109 =
	     (ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
	      ifc_main_exp_s2_exp_tsum_4[22:0] != 23'd0 &&
	      !ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22] ||
	      IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_414_B_ETC___d9202) ?
	       ((ifc_main_exp_s2_exp_tsum_4[30:23] == 8'd255 &&
		 ifc_main_exp_s2_exp_tsum_4[22:0] != 23'd0 &&
		 !ifc_main_exp_s2_exp_tsum_4_BITS_22_TO_0__q7[22]) ?
		  sfd__h466601 :
		  IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_41_ETC___d9616) :
	       _theResult___fst_sfd__h474404 ;
  assign x__h485574 = sfdres__h383537 << x__h485607 ;
  assign x__h485607 =
	     10'd48 -
	     _898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_tsum_4__ETC___d9847 ;
  assign x__h53422 =
	     SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d730 -
	     IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d733 ;
  assign x__h53426 =
	     IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_32_8_ETC___d733 -
	     SEXT_IF_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT_ETC___d730 ;
  assign x__h53486 = 8'd28 - diff__h41882 ;
  assign x__h553379 =
	     ((ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	       ifc_main_add_s3_input_x[22:0] == 23'd0 ||
	       ifc_main_add_s3_input_x[22]) &&
	      (ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	       !ifc_main_add_s3_input_x[22]) &&
	      (ifc_main_add_s3_input_x[30:23] != 8'd255 ||
	       ifc_main_add_s3_input_x[22:0] != 23'd0)) ?
	       _theResult___snd_snd_fst_exp__h558722 :
	       8'd0 ;
  assign x__h554089 =
	     10'd0 -
	     IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10229 ;
  assign x__h558608 =
	     (IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10229[9] ||
	      IF_ifc_main_add_s3_input_x_0205_BITS_30_TO_23__ETC___d10229 ==
	      10'd0 &&
	      _0b0_CONCAT_NOT_ifc_main_add_s3_input_x_0205_BI_ETC___d10235) ?
	       8'd127 :
	       ifc_main_add_s3_input_x[30:23] ;
  assign x__h559585 =
	     { 1'b0, x__h553379 != 8'd0, _theResult___snd_fst_sfd__h558731 } ;
  assign x__h566693 =
	     ((ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	       ifc_main_sub_s4_input_x[22:0] == 23'd0 ||
	       ifc_main_sub_s4_input_x[22]) &&
	      (ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	       !ifc_main_sub_s4_input_x[22]) &&
	      (ifc_main_sub_s4_input_x[30:23] != 8'd255 ||
	       ifc_main_sub_s4_input_x[22:0] != 23'd0)) ?
	       _theResult___snd_snd_fst_exp__h572036 :
	       8'd0 ;
  assign x__h567403 =
	     10'd0 -
	     IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10596 ;
  assign x__h571922 =
	     (IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10596[9] ||
	      IF_ifc_main_sub_s4_input_x_0572_BITS_30_TO_23__ETC___d10596 ==
	      10'd0 &&
	      y__h567296 < 28'd67108864) ?
	       8'd127 :
	       ifc_main_sub_s4_input_x[30:23] ;
  assign x__h572899 =
	     { 1'b0, x__h566693 != 8'd0, _theResult___snd_fst_sfd__h572045 } ;
  assign x__h585270 =
	     _0b0_CONCAT_NOT_ifc_main_div_s5_div_x1_0906_BIT_ETC___d11103[27:0] <<
	     x__h585274 ;
  assign x__h585274 = 8'd29 - shift__h575856 ;
  assign x__h605982 = sfdres__h603943 << x__h606015 ;
  assign x__h606015 =
	     10'd48 -
	     _898_MINUS_IF_ifc_main_comp_s6_alpha_1418_BITS__ETC___d11515 ;
  assign x__h621151 = sfdres__h619112 << x__h621184 ;
  assign x__h621184 =
	     10'd48 -
	     _898_MINUS_IF_ifc_main_comp_s6_lambda_1817_BITS_ETC___d11887 ;
  assign x__h636294 = sfdres__h634245 << x__h636327 ;
  assign x__h636327 =
	     10'd48 -
	     _898_MINUS_IF_ifc_main_comp_s6_alpha_lambda_218_ETC___d12285 ;
  assign y__h553982 =
	     { 1'b0,
	       ifc_main_add_s3_input_x[30:23] != 8'd0,
	       ifc_main_add_s3_input_x[22:0],
	       3'b0 } ;
  assign y__h554207 = guard__h554145 != 28'd0 ;
  assign y__h554251 = 8'd28 - diff__h551111 ;
  assign y__h559027 = { 3'd0, b__h558897 } ;
  assign y__h567296 =
	     { 1'b0,
	       ifc_main_sub_s4_input_x[30:23] != 8'd0,
	       ifc_main_sub_s4_input_x[22:0],
	       3'b0 } ;
  assign y__h567521 = guard__h567459 != 28'd0 ;
  assign y__h567565 = 8'd28 - diff__h564425 ;
  assign y__h572341 = { 3'd0, b__h572211 } ;
  always@(guard__h73107 or out_sfd__h78541 or _theResult___sfd__h78538)
  begin
    case (guard__h73107)
      2'b10:
	  CASE_guard3107_0b10_out_sfd8541_0b11_theResult_ETC__q19 =
	      out_sfd__h78541;
      2'b11:
	  CASE_guard3107_0b10_out_sfd8541_0b11_theResult_ETC__q19 =
	      _theResult___sfd__h78538;
      default: CASE_guard3107_0b10_out_sfd8541_0b11_theResult_ETC__q19 =
		   23'd0;
    endcase
  end
  always@(guard__h73107 or out_exp__h78540 or _theResult___exp__h78537)
  begin
    case (guard__h73107)
      2'b10:
	  CASE_guard3107_0b10_out_exp8540_0b11_theResult_ETC__q20 =
	      out_exp__h78540;
      2'b11:
	  CASE_guard3107_0b10_out_exp8540_0b11_theResult_ETC__q20 =
	      _theResult___exp__h78537;
      default: CASE_guard3107_0b10_out_exp8540_0b11_theResult_ETC__q20 = 8'd0;
    endcase
  end
  always@(guard__h52939 or out_sfd__h58373 or _theResult___sfd__h58370)
  begin
    case (guard__h52939)
      2'b10:
	  CASE_guard2939_0b10_out_sfd8373_0b11_theResult_ETC__q23 =
	      out_sfd__h58373;
      2'b11:
	  CASE_guard2939_0b10_out_sfd8373_0b11_theResult_ETC__q23 =
	      _theResult___sfd__h58370;
      default: CASE_guard2939_0b10_out_sfd8373_0b11_theResult_ETC__q23 =
		   23'd0;
    endcase
  end
  always@(guard__h52939 or out_exp__h58372 or _theResult___exp__h58369)
  begin
    case (guard__h52939)
      2'b10:
	  CASE_guard2939_0b10_out_exp8372_0b11_theResult_ETC__q24 =
	      out_exp__h58372;
      2'b11:
	  CASE_guard2939_0b10_out_exp8372_0b11_theResult_ETC__q24 =
	      _theResult___exp__h58369;
      default: CASE_guard2939_0b10_out_exp8372_0b11_theResult_ETC__q24 = 8'd0;
    endcase
  end
  always@(guard__h52939 or
	  _theResult___snd_fst_sfd__h57819 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1231 or
	  IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT__ETC___d1227)
  begin
    case (guard__h52939)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1234 =
	      _theResult___snd_fst_sfd__h57819[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1231 :
		IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT__ETC___d1227;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1234 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1231;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1234 =
		   31'd0;
    endcase
  end
  always@(guard__h73107 or
	  _theResult___snd_fst_sfd__h77987 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1009 or
	  IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT__ETC___d1005)
  begin
    case (guard__h73107)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1012 =
	      _theResult___snd_fst_sfd__h77987[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1009 :
		IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_BIT__ETC___d1005;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1012 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1009;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage0_x_87_B_ETC___d1012 =
		   31'd0;
    endcase
  end
  always@(guard__h135299 or out_sfd__h140733 or _theResult___sfd__h140730)
  begin
    case (guard__h135299)
      2'b10:
	  CASE_guard35299_0b10_out_sfd40733_0b11_theResu_ETC__q29 =
	      out_sfd__h140733;
      2'b11:
	  CASE_guard35299_0b10_out_sfd40733_0b11_theResu_ETC__q29 =
	      _theResult___sfd__h140730;
      default: CASE_guard35299_0b10_out_sfd40733_0b11_theResu_ETC__q29 =
		   23'd0;
    endcase
  end
  always@(guard__h135299 or out_exp__h140732 or _theResult___exp__h140729)
  begin
    case (guard__h135299)
      2'b10:
	  CASE_guard35299_0b10_out_exp40732_0b11_theResu_ETC__q30 =
	      out_exp__h140732;
      2'b11:
	  CASE_guard35299_0b10_out_exp40732_0b11_theResu_ETC__q30 =
	      _theResult___exp__h140729;
      default: CASE_guard35299_0b10_out_exp40732_0b11_theResu_ETC__q30 = 8'd0;
    endcase
  end
  always@(guard__h115134 or out_sfd__h120568 or _theResult___sfd__h120565)
  begin
    case (guard__h115134)
      2'b10:
	  CASE_guard15134_0b10_out_sfd20568_0b11_theResu_ETC__q33 =
	      out_sfd__h120568;
      2'b11:
	  CASE_guard15134_0b10_out_sfd20568_0b11_theResu_ETC__q33 =
	      _theResult___sfd__h120565;
      default: CASE_guard15134_0b10_out_sfd20568_0b11_theResu_ETC__q33 =
		   23'd0;
    endcase
  end
  always@(guard__h115134 or out_exp__h120567 or _theResult___exp__h120564)
  begin
    case (guard__h115134)
      2'b10:
	  CASE_guard15134_0b10_out_exp20567_0b11_theResu_ETC__q34 =
	      out_exp__h120567;
      2'b11:
	  CASE_guard15134_0b10_out_exp20567_0b11_theResu_ETC__q34 =
	      _theResult___exp__h120564;
      default: CASE_guard15134_0b10_out_exp20567_0b11_theResu_ETC__q34 = 8'd0;
    endcase
  end
  always@(guard__h115134 or
	  _theResult___snd_fst_sfd__h120014 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1800 or
	  IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_ETC___d1796)
  begin
    case (guard__h115134)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1803 =
	      _theResult___snd_fst_sfd__h120014[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1800 :
		IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_ETC___d1796;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1803 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1800;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1803 =
		   31'd0;
    endcase
  end
  always@(guard__h135299 or
	  _theResult___snd_fst_sfd__h140179 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1578 or
	  IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_ETC___d1574)
  begin
    case (guard__h135299)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1581 =
	      _theResult___snd_fst_sfd__h140179[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1578 :
		IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256_BIT_ETC___d1574;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1581 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d1578;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage1_x_256__ETC___d1581 =
		   31'd0;
    endcase
  end
  always@(guard__h180812 or
	  _theResult___snd_fst_sfd__h188902 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_s_ETC___d2167 or
	  IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2147)
  begin
    case (guard__h180812)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_exp_stage1_int_res_8_ETC___d2170 =
	      _theResult___snd_fst_sfd__h188902[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_s_ETC___d2167 :
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2147;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_exp_stage1_int_res_8_ETC___d2170 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_s_ETC___d2167;
      default: IF_IF_NOT_ifc_main_exp_s2_exp_stage1_int_res_8_ETC___d2170 =
		   31'd0;
    endcase
  end
  always@(guard__h195450 or out_sfd__h200881 or _theResult___sfd__h200878)
  begin
    case (guard__h195450)
      2'b10:
	  CASE_guard95450_0b10_out_sfd00881_0b11_theResu_ETC__q48 =
	      out_sfd__h200881;
      2'b11:
	  CASE_guard95450_0b10_out_sfd00881_0b11_theResu_ETC__q48 =
	      _theResult___sfd__h200878;
      default: CASE_guard95450_0b10_out_sfd00881_0b11_theResu_ETC__q48 =
		   23'd0;
    endcase
  end
  always@(guard__h195450 or out_exp__h200880 or _theResult___exp__h200877)
  begin
    case (guard__h195450)
      2'b10:
	  CASE_guard95450_0b10_out_exp00880_0b11_theResu_ETC__q49 =
	      out_exp__h200880;
      2'b11:
	  CASE_guard95450_0b10_out_exp00880_0b11_theResu_ETC__q49 =
	      _theResult___exp__h200877;
      default: CASE_guard95450_0b10_out_exp00880_0b11_theResu_ETC__q49 = 8'd0;
    endcase
  end
  always@(guard__h204855 or out_sfd__h213521 or _theResult___sfd__h213518)
  begin
    case (guard__h204855)
      2'b10:
	  CASE_guard04855_0b10_out_sfd13521_0b11_theResu_ETC__q54 =
	      out_sfd__h213521;
      2'b11:
	  CASE_guard04855_0b10_out_sfd13521_0b11_theResu_ETC__q54 =
	      _theResult___sfd__h213518;
      default: CASE_guard04855_0b10_out_sfd13521_0b11_theResu_ETC__q54 =
		   23'd0;
    endcase
  end
  always@(guard__h204855 or out_exp__h213520 or _theResult___exp__h213517)
  begin
    case (guard__h204855)
      2'b10:
	  CASE_guard04855_0b10_out_exp13520_0b11_theResu_ETC__q55 =
	      out_exp__h213520;
      2'b11:
	  CASE_guard04855_0b10_out_exp13520_0b11_theResu_ETC__q55 =
	      _theResult___exp__h213517;
      default: CASE_guard04855_0b10_out_exp13520_0b11_theResu_ETC__q55 = 8'd0;
    endcase
  end
  always@(guard__h221140 or out_sfd__h229876 or _theResult___sfd__h229873)
  begin
    case (guard__h221140)
      2'b10:
	  CASE_guard21140_0b10_out_sfd29876_0b11_theResu_ETC__q60 =
	      out_sfd__h229876;
      2'b11:
	  CASE_guard21140_0b10_out_sfd29876_0b11_theResu_ETC__q60 =
	      _theResult___sfd__h229873;
      default: CASE_guard21140_0b10_out_sfd29876_0b11_theResu_ETC__q60 =
		   23'd0;
    endcase
  end
  always@(guard__h221140 or out_exp__h229875 or _theResult___exp__h229872)
  begin
    case (guard__h221140)
      2'b10:
	  CASE_guard21140_0b10_out_exp29875_0b11_theResu_ETC__q61 =
	      out_exp__h229875;
      2'b11:
	  CASE_guard21140_0b10_out_exp29875_0b11_theResu_ETC__q61 =
	      _theResult___exp__h229872;
      default: CASE_guard21140_0b10_out_exp29875_0b11_theResu_ETC__q61 = 8'd0;
    endcase
  end
  always@(guard__h232805 or out_sfd__h238494 or _theResult___sfd__h238491)
  begin
    case (guard__h232805)
      2'b10:
	  CASE_guard32805_0b10_out_sfd38494_0b11_theResu_ETC__q67 =
	      out_sfd__h238494;
      2'b11:
	  CASE_guard32805_0b10_out_sfd38494_0b11_theResu_ETC__q67 =
	      _theResult___sfd__h238491;
      default: CASE_guard32805_0b10_out_sfd38494_0b11_theResu_ETC__q67 =
		   23'd0;
    endcase
  end
  always@(guard__h232805 or out_exp__h238493 or _theResult___exp__h238490)
  begin
    case (guard__h232805)
      2'b10:
	  CASE_guard32805_0b10_out_exp38493_0b11_theResu_ETC__q68 =
	      out_exp__h238493;
      2'b11:
	  CASE_guard32805_0b10_out_exp38493_0b11_theResu_ETC__q68 =
	      _theResult___exp__h238490;
      default: CASE_guard32805_0b10_out_exp38493_0b11_theResu_ETC__q68 = 8'd0;
    endcase
  end
  always@(guard__h246552 or out_sfd__h255218 or _theResult___sfd__h255215)
  begin
    case (guard__h246552)
      2'b10:
	  CASE_guard46552_0b10_out_sfd55218_0b11_theResu_ETC__q73 =
	      out_sfd__h255218;
      2'b11:
	  CASE_guard46552_0b10_out_sfd55218_0b11_theResu_ETC__q73 =
	      _theResult___sfd__h255215;
      default: CASE_guard46552_0b10_out_sfd55218_0b11_theResu_ETC__q73 =
		   23'd0;
    endcase
  end
  always@(guard__h246552 or out_exp__h255217 or _theResult___exp__h255214)
  begin
    case (guard__h246552)
      2'b10:
	  CASE_guard46552_0b10_out_exp55217_0b11_theResu_ETC__q74 =
	      out_exp__h255217;
      2'b11:
	  CASE_guard46552_0b10_out_exp55217_0b11_theResu_ETC__q74 =
	      _theResult___exp__h255214;
      default: CASE_guard46552_0b10_out_exp55217_0b11_theResu_ETC__q74 = 8'd0;
    endcase
  end
  always@(guard__h261677 or out_sfd__h270369 or _theResult___sfd__h270366)
  begin
    case (guard__h261677)
      2'b10:
	  CASE_guard61677_0b10_out_sfd70369_0b11_theResu_ETC__q79 =
	      out_sfd__h270369;
      2'b11:
	  CASE_guard61677_0b10_out_sfd70369_0b11_theResu_ETC__q79 =
	      _theResult___sfd__h270366;
      default: CASE_guard61677_0b10_out_sfd70369_0b11_theResu_ETC__q79 =
		   23'd0;
    endcase
  end
  always@(guard__h261677 or out_exp__h270368 or _theResult___exp__h270365)
  begin
    case (guard__h261677)
      2'b10:
	  CASE_guard61677_0b10_out_exp70368_0b11_theResu_ETC__q80 =
	      out_exp__h270368;
      2'b11:
	  CASE_guard61677_0b10_out_exp70368_0b11_theResu_ETC__q80 =
	      _theResult___exp__h270365;
      default: CASE_guard61677_0b10_out_exp70368_0b11_theResu_ETC__q80 = 8'd0;
    endcase
  end
  always@(guard__h278180 or out_sfd__h286937 or _theResult___sfd__h286934)
  begin
    case (guard__h278180)
      2'b10:
	  CASE_guard78180_0b10_out_sfd86937_0b11_theResu_ETC__q85 =
	      out_sfd__h286937;
      2'b11:
	  CASE_guard78180_0b10_out_sfd86937_0b11_theResu_ETC__q85 =
	      _theResult___sfd__h286934;
      default: CASE_guard78180_0b10_out_sfd86937_0b11_theResu_ETC__q85 =
		   23'd0;
    endcase
  end
  always@(guard__h278180 or out_exp__h286936 or _theResult___exp__h286933)
  begin
    case (guard__h278180)
      2'b10:
	  CASE_guard78180_0b10_out_exp86936_0b11_theResu_ETC__q86 =
	      out_exp__h286936;
      2'b11:
	  CASE_guard78180_0b10_out_exp86936_0b11_theResu_ETC__q86 =
	      _theResult___exp__h286933;
      default: CASE_guard78180_0b10_out_exp86936_0b11_theResu_ETC__q86 = 8'd0;
    endcase
  end
  always@(guard__h290926 or out_sfd__h296913 or _theResult___sfd__h296910)
  begin
    case (guard__h290926)
      2'b10:
	  CASE_guard90926_0b10_out_sfd96913_0b11_theResu_ETC__q92 =
	      out_sfd__h296913;
      2'b11:
	  CASE_guard90926_0b10_out_sfd96913_0b11_theResu_ETC__q92 =
	      _theResult___sfd__h296910;
      default: CASE_guard90926_0b10_out_sfd96913_0b11_theResu_ETC__q92 =
		   23'd0;
    endcase
  end
  always@(guard__h290926 or out_exp__h296912 or _theResult___exp__h296909)
  begin
    case (guard__h290926)
      2'b10:
	  CASE_guard90926_0b10_out_exp96912_0b11_theResu_ETC__q93 =
	      out_exp__h296912;
      2'b11:
	  CASE_guard90926_0b10_out_exp96912_0b11_theResu_ETC__q93 =
	      _theResult___exp__h296909;
      default: CASE_guard90926_0b10_out_exp96912_0b11_theResu_ETC__q93 = 8'd0;
    endcase
  end
  always@(guard__h305986 or out_sfd__h314652 or _theResult___sfd__h314649)
  begin
    case (guard__h305986)
      2'b10:
	  CASE_guard05986_0b10_out_sfd14652_0b11_theResu_ETC__q98 =
	      out_sfd__h314652;
      2'b11:
	  CASE_guard05986_0b10_out_sfd14652_0b11_theResu_ETC__q98 =
	      _theResult___sfd__h314649;
      default: CASE_guard05986_0b10_out_sfd14652_0b11_theResu_ETC__q98 =
		   23'd0;
    endcase
  end
  always@(guard__h305986 or out_exp__h314651 or _theResult___exp__h314648)
  begin
    case (guard__h305986)
      2'b10:
	  CASE_guard05986_0b10_out_exp14651_0b11_theResu_ETC__q99 =
	      out_exp__h314651;
      2'b11:
	  CASE_guard05986_0b10_out_exp14651_0b11_theResu_ETC__q99 =
	      _theResult___exp__h314648;
      default: CASE_guard05986_0b10_out_exp14651_0b11_theResu_ETC__q99 = 8'd0;
    endcase
  end
  always@(guard__h321111 or out_sfd__h329803 or _theResult___sfd__h329800)
  begin
    case (guard__h321111)
      2'b10:
	  CASE_guard21111_0b10_out_sfd29803_0b11_theResu_ETC__q104 =
	      out_sfd__h329803;
      2'b11:
	  CASE_guard21111_0b10_out_sfd29803_0b11_theResu_ETC__q104 =
	      _theResult___sfd__h329800;
      default: CASE_guard21111_0b10_out_sfd29803_0b11_theResu_ETC__q104 =
		   23'd0;
    endcase
  end
  always@(guard__h321111 or out_exp__h329802 or _theResult___exp__h329799)
  begin
    case (guard__h321111)
      2'b10:
	  CASE_guard21111_0b10_out_exp29802_0b11_theResu_ETC__q105 =
	      out_exp__h329802;
      2'b11:
	  CASE_guard21111_0b10_out_exp29802_0b11_theResu_ETC__q105 =
	      _theResult___exp__h329799;
      default: CASE_guard21111_0b10_out_exp29802_0b11_theResu_ETC__q105 =
		   8'd0;
    endcase
  end
  always@(guard__h336454 or out_sfd__h345168 or _theResult___sfd__h345165)
  begin
    case (guard__h336454)
      2'b10:
	  CASE_guard36454_0b10_out_sfd45168_0b11_theResu_ETC__q110 =
	      out_sfd__h345168;
      2'b11:
	  CASE_guard36454_0b10_out_sfd45168_0b11_theResu_ETC__q110 =
	      _theResult___sfd__h345165;
      default: CASE_guard36454_0b10_out_sfd45168_0b11_theResu_ETC__q110 =
		   23'd0;
    endcase
  end
  always@(guard__h336454 or out_exp__h345167 or _theResult___exp__h345164)
  begin
    case (guard__h336454)
      2'b10:
	  CASE_guard36454_0b10_out_exp45167_0b11_theResu_ETC__q111 =
	      out_exp__h345167;
      2'b11:
	  CASE_guard36454_0b10_out_exp45167_0b11_theResu_ETC__q111 =
	      _theResult___exp__h345164;
      default: CASE_guard36454_0b10_out_exp45167_0b11_theResu_ETC__q111 =
		   8'd0;
    endcase
  end
  always@(guard__h353167 or out_sfd__h361946 or _theResult___sfd__h361943)
  begin
    case (guard__h353167)
      2'b10:
	  CASE_guard53167_0b10_out_sfd61946_0b11_theResu_ETC__q116 =
	      out_sfd__h361946;
      2'b11:
	  CASE_guard53167_0b10_out_sfd61946_0b11_theResu_ETC__q116 =
	      _theResult___sfd__h361943;
      default: CASE_guard53167_0b10_out_sfd61946_0b11_theResu_ETC__q116 =
		   23'd0;
    endcase
  end
  always@(guard__h353167 or out_exp__h361945 or _theResult___exp__h361942)
  begin
    case (guard__h353167)
      2'b10:
	  CASE_guard53167_0b10_out_exp61945_0b11_theResu_ETC__q117 =
	      out_exp__h361945;
      2'b11:
	  CASE_guard53167_0b10_out_exp61945_0b11_theResu_ETC__q117 =
	      _theResult___exp__h361942;
      default: CASE_guard53167_0b10_out_exp61945_0b11_theResu_ETC__q117 =
		   8'd0;
    endcase
  end
  always@(guard__h367784 or out_sfd__h374393 or _theResult___sfd__h374390)
  begin
    case (guard__h367784)
      2'b10:
	  CASE_guard67784_0b10_out_sfd74393_0b11_theResu_ETC__q123 =
	      out_sfd__h374393;
      2'b11:
	  CASE_guard67784_0b10_out_sfd74393_0b11_theResu_ETC__q123 =
	      _theResult___sfd__h374390;
      default: CASE_guard67784_0b10_out_sfd74393_0b11_theResu_ETC__q123 =
		   23'd0;
    endcase
  end
  always@(guard__h367784 or out_exp__h374392 or _theResult___exp__h374389)
  begin
    case (guard__h367784)
      2'b10:
	  CASE_guard67784_0b10_out_exp74392_0b11_theResu_ETC__q124 =
	      out_exp__h374392;
      2'b11:
	  CASE_guard67784_0b10_out_exp74392_0b11_theResu_ETC__q124 =
	      _theResult___exp__h374389;
      default: CASE_guard67784_0b10_out_exp74392_0b11_theResu_ETC__q124 =
		   8'd0;
    endcase
  end
  always@(guard__h385612 or out_sfd__h394278 or _theResult___sfd__h394275)
  begin
    case (guard__h385612)
      2'b10:
	  CASE_guard85612_0b10_out_sfd94278_0b11_theResu_ETC__q129 =
	      out_sfd__h394278;
      2'b11:
	  CASE_guard85612_0b10_out_sfd94278_0b11_theResu_ETC__q129 =
	      _theResult___sfd__h394275;
      default: CASE_guard85612_0b10_out_sfd94278_0b11_theResu_ETC__q129 =
		   23'd0;
    endcase
  end
  always@(guard__h385612 or out_exp__h394277 or _theResult___exp__h394274)
  begin
    case (guard__h385612)
      2'b10:
	  CASE_guard85612_0b10_out_exp94277_0b11_theResu_ETC__q130 =
	      out_exp__h394277;
      2'b11:
	  CASE_guard85612_0b10_out_exp94277_0b11_theResu_ETC__q130 =
	      _theResult___exp__h394274;
      default: CASE_guard85612_0b10_out_exp94277_0b11_theResu_ETC__q130 =
		   8'd0;
    endcase
  end
  always@(guard__h400737 or out_sfd__h409429 or _theResult___sfd__h409426)
  begin
    case (guard__h400737)
      2'b10:
	  CASE_guard00737_0b10_out_sfd09429_0b11_theResu_ETC__q135 =
	      out_sfd__h409429;
      2'b11:
	  CASE_guard00737_0b10_out_sfd09429_0b11_theResu_ETC__q135 =
	      _theResult___sfd__h409426;
      default: CASE_guard00737_0b10_out_sfd09429_0b11_theResu_ETC__q135 =
		   23'd0;
    endcase
  end
  always@(guard__h400737 or out_exp__h409428 or _theResult___exp__h409425)
  begin
    case (guard__h400737)
      2'b10:
	  CASE_guard00737_0b10_out_exp09428_0b11_theResu_ETC__q136 =
	      out_exp__h409428;
      2'b11:
	  CASE_guard00737_0b10_out_exp09428_0b11_theResu_ETC__q136 =
	      _theResult___exp__h409425;
      default: CASE_guard00737_0b10_out_exp09428_0b11_theResu_ETC__q136 =
		   8'd0;
    endcase
  end
  always@(guard__h416080 or out_sfd__h424794 or _theResult___sfd__h424791)
  begin
    case (guard__h416080)
      2'b10:
	  CASE_guard16080_0b10_out_sfd24794_0b11_theResu_ETC__q141 =
	      out_sfd__h424794;
      2'b11:
	  CASE_guard16080_0b10_out_sfd24794_0b11_theResu_ETC__q141 =
	      _theResult___sfd__h424791;
      default: CASE_guard16080_0b10_out_sfd24794_0b11_theResu_ETC__q141 =
		   23'd0;
    endcase
  end
  always@(guard__h416080 or out_exp__h424793 or _theResult___exp__h424790)
  begin
    case (guard__h416080)
      2'b10:
	  CASE_guard16080_0b10_out_exp24793_0b11_theResu_ETC__q142 =
	      out_exp__h424793;
      2'b11:
	  CASE_guard16080_0b10_out_exp24793_0b11_theResu_ETC__q142 =
	      _theResult___exp__h424790;
      default: CASE_guard16080_0b10_out_exp24793_0b11_theResu_ETC__q142 =
		   8'd0;
    endcase
  end
  always@(guard__h431633 or out_sfd__h440369 or _theResult___sfd__h440366)
  begin
    case (guard__h431633)
      2'b10:
	  CASE_guard31633_0b10_out_sfd40369_0b11_theResu_ETC__q147 =
	      out_sfd__h440369;
      2'b11:
	  CASE_guard31633_0b10_out_sfd40369_0b11_theResu_ETC__q147 =
	      _theResult___sfd__h440366;
      default: CASE_guard31633_0b10_out_sfd40369_0b11_theResu_ETC__q147 =
		   23'd0;
    endcase
  end
  always@(guard__h431633 or out_exp__h440368 or _theResult___exp__h440365)
  begin
    case (guard__h431633)
      2'b10:
	  CASE_guard31633_0b10_out_exp40368_0b11_theResu_ETC__q148 =
	      out_exp__h440368;
      2'b11:
	  CASE_guard31633_0b10_out_exp40368_0b11_theResu_ETC__q148 =
	      _theResult___exp__h440365;
      default: CASE_guard31633_0b10_out_exp40368_0b11_theResu_ETC__q148 =
		   8'd0;
    endcase
  end
  always@(guard__h448556 or out_sfd__h457357 or _theResult___sfd__h457354)
  begin
    case (guard__h448556)
      2'b10:
	  CASE_guard48556_0b10_out_sfd57357_0b11_theResu_ETC__q153 =
	      out_sfd__h457357;
      2'b11:
	  CASE_guard48556_0b10_out_sfd57357_0b11_theResu_ETC__q153 =
	      _theResult___sfd__h457354;
      default: CASE_guard48556_0b10_out_sfd57357_0b11_theResu_ETC__q153 =
		   23'd0;
    endcase
  end
  always@(guard__h448556 or out_exp__h457356 or _theResult___exp__h457353)
  begin
    case (guard__h448556)
      2'b10:
	  CASE_guard48556_0b10_out_exp57356_0b11_theResu_ETC__q154 =
	      out_exp__h457356;
      2'b11:
	  CASE_guard48556_0b10_out_exp57356_0b11_theResu_ETC__q154 =
	      _theResult___exp__h457353;
      default: CASE_guard48556_0b10_out_exp57356_0b11_theResu_ETC__q154 =
		   8'd0;
    endcase
  end
  always@(guard__h466617 or out_sfd__h474388 or _theResult___sfd__h474385)
  begin
    case (guard__h466617)
      2'b10:
	  CASE_guard66617_0b10_out_sfd74388_0b11_theResu_ETC__q160 =
	      out_sfd__h474388;
      2'b11:
	  CASE_guard66617_0b10_out_sfd74388_0b11_theResu_ETC__q160 =
	      _theResult___sfd__h474385;
      default: CASE_guard66617_0b10_out_sfd74388_0b11_theResu_ETC__q160 =
		   23'd0;
    endcase
  end
  always@(guard__h466617 or out_exp__h474387 or _theResult___exp__h474384)
  begin
    case (guard__h466617)
      2'b10:
	  CASE_guard66617_0b10_out_exp74387_0b11_theResu_ETC__q161 =
	      out_exp__h474387;
      2'b11:
	  CASE_guard66617_0b10_out_exp74387_0b11_theResu_ETC__q161 =
	      _theResult___exp__h474384;
      default: CASE_guard66617_0b10_out_exp74387_0b11_theResu_ETC__q161 =
		   8'd0;
    endcase
  end
  always@(guard__h385612 or
	  _theResult___snd_fst_sfd__h393702 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d9707 or
	  IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9703)
  begin
    case (guard__h385612)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9710 =
	      _theResult___snd_fst_sfd__h393702[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d9707 :
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9703;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9710 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d9707;
      default: IF_IF_NOT_ifc_main_exp_s2_exp_txv_4_414_BITS_3_ETC___d9710 =
		   31'd0;
    endcase
  end
  always@(guard__h400737 or
	  _theResult___snd_fst_sfd__h408853 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d9722 or
	  IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9718)
  begin
    case (guard__h400737)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9725 =
	      _theResult___snd_fst_sfd__h408853[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d9722 :
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9718;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9725 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d9722;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_4_414_BIT_ETC___d9725 =
		   31'd0;
    endcase
  end
  always@(guard__h416080 or
	  _theResult___snd_fst_sfd__h424218 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d9737 or
	  IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9733)
  begin
    case (guard__h416080)
      2'b10:
	  IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9740 =
	      _theResult___snd_fst_sfd__h424218[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d9737 :
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d9733;
      2'b11:
	  IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9740 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d9737;
      default: IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_4_414__ETC___d9740 =
		   31'd0;
    endcase
  end
  always@(guard__h431633 or
	  _theResult___snd_fst_sfd__h439793 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d9753 or
	  IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9749)
  begin
    case (guard__h431633)
      2'b10:
	  IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9756 =
	      _theResult___snd_fst_sfd__h439793[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d9753 :
		IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d9749;
      2'b11:
	  IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9756 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d9753;
      default: IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_4_4_ETC___d9756 =
		   31'd0;
    endcase
  end
  always@(guard__h448556 or
	  _theResult___snd_fst_sfd__h456784 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_IF_ifc_main__ETC___d9768 or
	  IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9764)
  begin
    case (guard__h448556)
      2'b10:
	  IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9771 =
	      _theResult___snd_fst_sfd__h456784[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_IF_ifc_main__ETC___d9768 :
		IF_IF_898_MINUS_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9764;
      2'b11:
	  IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9771 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_IF_ifc_main__ETC___d9768;
      default: IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d9771 =
		   31'd0;
    endcase
  end
  always@(guard__h466617 or
	  _theResult___snd_fst_sfd__h473832 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d9787 or
	  IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9783)
  begin
    case (guard__h466617)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BI_ETC___d9790 =
	      _theResult___snd_fst_sfd__h473832[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d9787 :
		IF_IF_IF_NOT_IF_IF_IF_IF_IF_IF_ifc_main_exp_s2_ETC___d9783;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BI_ETC___d9790 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d9787;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_4_401_BI_ETC___d9790 =
		   31'd0;
    endcase
  end
  always@(guard__h484514 or
	  _theResult___snd_fst_sfd__h493038 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d10140 or
	  IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d10120)
  begin
    case (guard__h484514)
      2'b10:
	  IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_ETC___d10143 =
	      _theResult___snd_fst_sfd__h493038[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d10140 :
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d10120;
      2'b11:
	  IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_ETC___d10143 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d10140;
      default: IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_tsum_4_401_ETC___d10143 =
		   31'd0;
    endcase
  end
  always@(guard__h551040 or out_exp__h559700 or _theResult___exp__h559697)
  begin
    case (guard__h551040)
      2'b10:
	  CASE_guard51040_0b10_out_exp59700_0b11_theResu_ETC__q169 =
	      out_exp__h559700;
      2'b11:
	  CASE_guard51040_0b10_out_exp59700_0b11_theResu_ETC__q169 =
	      _theResult___exp__h559697;
      default: CASE_guard51040_0b10_out_exp59700_0b11_theResu_ETC__q169 =
		   8'd0;
    endcase
  end
  always@(guard__h551040 or out_sfd__h559701 or _theResult___sfd__h559698)
  begin
    case (guard__h551040)
      2'b10:
	  CASE_guard51040_0b10_out_sfd59701_0b11_theResu_ETC__q170 =
	      out_sfd__h559701;
      2'b11:
	  CASE_guard51040_0b10_out_sfd59701_0b11_theResu_ETC__q170 =
	      _theResult___sfd__h559698;
      default: CASE_guard51040_0b10_out_sfd59701_0b11_theResu_ETC__q170 =
		   23'd0;
    endcase
  end
  always@(guard__h564354 or out_exp__h573014 or _theResult___exp__h573011)
  begin
    case (guard__h564354)
      2'b10:
	  CASE_guard64354_0b10_out_exp73014_0b11_theResu_ETC__q173 =
	      out_exp__h573014;
      2'b11:
	  CASE_guard64354_0b10_out_exp73014_0b11_theResu_ETC__q173 =
	      _theResult___exp__h573011;
      default: CASE_guard64354_0b10_out_exp73014_0b11_theResu_ETC__q173 =
		   8'd0;
    endcase
  end
  always@(guard__h564354 or out_sfd__h573015 or _theResult___sfd__h573012)
  begin
    case (guard__h564354)
      2'b10:
	  CASE_guard64354_0b10_out_sfd73015_0b11_theResu_ETC__q174 =
	      out_sfd__h573015;
      2'b11:
	  CASE_guard64354_0b10_out_sfd73015_0b11_theResu_ETC__q174 =
	      _theResult___sfd__h573012;
      default: CASE_guard64354_0b10_out_sfd73015_0b11_theResu_ETC__q174 =
		   23'd0;
    endcase
  end
  always@(guard__h16879 or
	  _theResult___snd_fst_sfd__h24970 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_factor_s1_in_ETC___d671 or
	  IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d651)
  begin
    case (guard__h16879)
      2'b10:
	  IF_IF_NOT_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d674 =
	      _theResult___snd_fst_sfd__h24970[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_factor_s1_in_ETC___d671 :
		IF_IF_898_MINUS_IF_ifc_main_factor_s1_input_x__ETC___d651;
      2'b11:
	  IF_IF_NOT_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d674 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_factor_s1_in_ETC___d671;
      default: IF_IF_NOT_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d674 =
		   31'd0;
    endcase
  end
  always@(guard__h204855 or
	  _theResult___snd_fst_sfd__h212945 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d3882 or
	  IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3878)
  begin
    case (guard__h204855)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3885 =
	      _theResult___snd_fst_sfd__h212945[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d3882 :
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_1_8_ETC___d3878;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3885 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d3882;
      default: IF_IF_NOT_ifc_main_exp_s2_exp_txv_1_814_BITS_3_ETC___d3885 =
		   31'd0;
    endcase
  end
  always@(guard__h221140 or
	  _theResult___snd_fst_sfd__h229303 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d3896 or
	  IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3892)
  begin
    case (guard__h221140)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3899 =
	      _theResult___snd_fst_sfd__h229303[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d3896 :
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3892;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3899 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d3896;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_1_814_BIT_ETC___d3899 =
		   31'd0;
    endcase
  end
  always@(guard__h246552 or
	  _theResult___snd_fst_sfd__h254642 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d5399 or
	  IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d5395)
  begin
    case (guard__h246552)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d5402 =
	      _theResult___snd_fst_sfd__h254642[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d5399 :
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_2_9_ETC___d5395;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d5402 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d5399;
      default: IF_IF_NOT_ifc_main_exp_s2_exp_txv_2_925_BITS_3_ETC___d5402 =
		   31'd0;
    endcase
  end
  always@(guard__h261677 or
	  _theResult___snd_fst_sfd__h269793 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d5415 or
	  IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5411)
  begin
    case (guard__h261677)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5418 =
	      _theResult___snd_fst_sfd__h269793[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d5415 :
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d5411;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5418 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d5415;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_2_925_BIT_ETC___d5418 =
		   31'd0;
    endcase
  end
  always@(guard__h278180 or
	  _theResult___snd_fst_sfd__h286364 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d5429 or
	  IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d5425)
  begin
    case (guard__h278180)
      2'b10:
	  IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5432 =
	      _theResult___snd_fst_sfd__h286364[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d5429 :
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d5425;
      2'b11:
	  IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5432 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d5429;
      default: IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_2_925__ETC___d5432 =
		   31'd0;
    endcase
  end
  always@(guard__h305986 or
	  _theResult___snd_fst_sfd__h314076 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d7329 or
	  IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d7325)
  begin
    case (guard__h305986)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d7332 =
	      _theResult___snd_fst_sfd__h314076[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d7329 :
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d7325;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d7332 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_t_ETC___d7329;
      default: IF_IF_NOT_ifc_main_exp_s2_exp_txv_3_458_BITS_3_ETC___d7332 =
		   31'd0;
    endcase
  end
  always@(guard__h321111 or
	  _theResult___snd_fst_sfd__h329227 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d7344 or
	  IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7340)
  begin
    case (guard__h321111)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d7347 =
	      _theResult___snd_fst_sfd__h329227[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d7344 :
		IF_IF_898_MINUS_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d7340;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d7347 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d7344;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_exp_txv_3_458_BIT_ETC___d7347 =
		   31'd0;
    endcase
  end
  always@(guard__h336454 or
	  _theResult___snd_fst_sfd__h344592 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d7360 or
	  IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7356)
  begin
    case (guard__h336454)
      2'b10:
	  IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d7363 =
	      _theResult___snd_fst_sfd__h344592[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d7360 :
		IF_IF_898_MINUS_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d7356;
      2'b11:
	  IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d7363 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_ifc_main_exp_s2_ETC___d7360;
      default: IF_IF_NOT_IF_IF_ifc_main_exp_s2_exp_txv_3_458__ETC___d7363 =
		   31'd0;
    endcase
  end
  always@(guard__h353167 or
	  _theResult___snd_fst_sfd__h361373 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d7374 or
	  IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d7370)
  begin
    case (guard__h353167)
      2'b10:
	  IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d7377 =
	      _theResult___snd_fst_sfd__h361373[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d7374 :
		IF_IF_898_MINUS_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d7370;
      2'b11:
	  IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d7377 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_IF_IF_ifc_main_exp_ETC___d7374;
      default: IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv_3_4_ETC___d7377 =
		   31'd0;
    endcase
  end
  always@(guard__h551040 or
	  _theResult___snd_fst_sfd__h558731 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_add_s3_input_ETC___d10508 or
	  IF_NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_ETC___d10504)
  begin
    case (guard__h551040)
      2'b10:
	  IF_IF_NOT_ifc_main_add_s3_input_x_0205_BITS_30_ETC___d10511 =
	      _theResult___snd_fst_sfd__h558731[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_add_s3_input_ETC___d10508 :
		IF_NOT_ifc_main_add_s3_input_x_0205_BITS_30_TO_ETC___d10504;
      2'b11:
	  IF_IF_NOT_ifc_main_add_s3_input_x_0205_BITS_30_ETC___d10511 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_add_s3_input_ETC___d10508;
      default: IF_IF_NOT_ifc_main_add_s3_input_x_0205_BITS_30_ETC___d10511 =
		   31'd0;
    endcase
  end
  always@(guard__h564354 or
	  _theResult___snd_fst_sfd__h572045 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_sub_s4_input_ETC___d10870 or
	  IF_NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_ETC___d10866)
  begin
    case (guard__h564354)
      2'b10:
	  IF_IF_NOT_ifc_main_sub_s4_input_x_0572_BITS_30_ETC___d10873 =
	      _theResult___snd_fst_sfd__h572045[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_sub_s4_input_ETC___d10870 :
		IF_NOT_ifc_main_sub_s4_input_x_0572_BITS_30_TO_ETC___d10866;
      2'b11:
	  IF_IF_NOT_ifc_main_sub_s4_input_x_0572_BITS_30_ETC___d10873 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_sub_s4_input_ETC___d10870;
      default: IF_IF_NOT_ifc_main_sub_s4_input_x_0572_BITS_30_ETC___d10873 =
		   31'd0;
    endcase
  end
  always@(guard__h3871 or
	  _theResult___snd_fst_sfd__h11963 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_factor_s1_in_ETC___d348 or
	  IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d328)
  begin
    case (guard__h3871)
      2'b10:
	  IF_IF_NOT_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d351 =
	      _theResult___snd_fst_sfd__h11963[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_factor_s1_in_ETC___d348 :
		IF_IF_898_MINUS_1_PLUS_IF_ifc_main_factor_s1_i_ETC___d328;
      2'b11:
	  IF_IF_NOT_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d351 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_factor_s1_in_ETC___d348;
      default: IF_IF_NOT_ifc_main_factor_s1_input_x_BITS_30_T_ETC___d351 =
		   31'd0;
    endcase
  end
  always@(guard__h155488 or
	  _theResult___snd_fst_sfd__h163578 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_s_ETC___d2500 or
	  IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2480)
  begin
    case (guard__h155488)
      2'b10:
	  IF_IF_NOT_ifc_main_exp_s2_exp_stage1_int_res_8_ETC___d2503 =
	      _theResult___snd_fst_sfd__h163578[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_s_ETC___d2500 :
		IF_IF_898_MINUS_IF_ifc_main_exp_s2_exp_stage1__ETC___d2480;
      2'b11:
	  IF_IF_NOT_ifc_main_exp_s2_exp_stage1_int_res_8_ETC___d2503 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_exp_s2_exp_s_ETC___d2500;
      default: IF_IF_NOT_ifc_main_exp_s2_exp_stage1_int_res_8_ETC___d2503 =
		   31'd0;
    endcase
  end
  always@(guard__h585955 or
	  _theResult_____1_fst_sfd__h590780 or
	  IF_0b0_CONCAT_NOT_IF_IF_IF_ifc_main_div_s5_div_ETC___d11382 or
	  IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11360)
  begin
    case (guard__h585955)
      2'b10:
	  IF_IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_3_ETC___d11385 =
	      _theResult_____1_fst_sfd__h590780[0] ?
		IF_0b0_CONCAT_NOT_IF_IF_IF_ifc_main_div_s5_div_ETC___d11382 :
		IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_30_T_ETC___d11360;
      2'b11:
	  IF_IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_3_ETC___d11385 =
	      IF_0b0_CONCAT_NOT_IF_IF_IF_ifc_main_div_s5_div_ETC___d11382;
      default: IF_IF_IF_IF_ifc_main_div_s5_div_x1_0906_BITS_3_ETC___d11385 =
		   31'd0;
    endcase
  end
  always@(guard__h605356 or
	  _theResult___snd_fst_sfd__h613446 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_comp_s6_alph_ETC___d11808 or
	  IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11788)
  begin
    case (guard__h605356)
      2'b10:
	  IF_IF_NOT_ifc_main_comp_s6_alpha_1418_BITS_30__ETC___d11811 =
	      _theResult___snd_fst_sfd__h613446[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_comp_s6_alph_ETC___d11808 :
		IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_1418_ETC___d11788;
      2'b11:
	  IF_IF_NOT_ifc_main_comp_s6_alpha_1418_BITS_30__ETC___d11811 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_comp_s6_alph_ETC___d11808;
      default: IF_IF_NOT_ifc_main_comp_s6_alpha_1418_BITS_30__ETC___d11811 =
		   31'd0;
    endcase
  end
  always@(guard__h620525 or
	  _theResult___snd_fst_sfd__h628615 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_comp_s6_lamb_ETC___d12179 or
	  IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d12159)
  begin
    case (guard__h620525)
      2'b10:
	  IF_IF_NOT_ifc_main_comp_s6_lambda_1817_BITS_30_ETC___d12182 =
	      _theResult___snd_fst_sfd__h628615[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_comp_s6_lamb_ETC___d12179 :
		IF_IF_898_MINUS_IF_ifc_main_comp_s6_lambda_181_ETC___d12159;
      2'b11:
	  IF_IF_NOT_ifc_main_comp_s6_lambda_1817_BITS_30_ETC___d12182 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_comp_s6_lamb_ETC___d12179;
      default: IF_IF_NOT_ifc_main_comp_s6_lambda_1817_BITS_30_ETC___d12182 =
		   31'd0;
    endcase
  end
  always@(guard__h635668 or
	  _theResult___snd_fst_sfd__h643758 or
	  IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_comp_s6_alph_ETC___d12578 or
	  IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12558)
  begin
    case (guard__h635668)
      2'b10:
	  IF_IF_NOT_ifc_main_comp_s6_alpha_lambda_2186_B_ETC___d12581 =
	      _theResult___snd_fst_sfd__h643758[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_comp_s6_alph_ETC___d12578 :
		IF_IF_898_MINUS_IF_ifc_main_comp_s6_alpha_lamb_ETC___d12558;
      2'b11:
	  IF_IF_NOT_ifc_main_comp_s6_alpha_lambda_2186_B_ETC___d12581 =
	      IF_0b0_CONCAT_NOT_IF_NOT_ifc_main_comp_s6_alph_ETC___d12578;
      default: IF_IF_NOT_ifc_main_comp_s6_alpha_lambda_2186_B_ETC___d12581 =
		   31'd0;
    endcase
  end
  always@(guard__h232805 or
	  _theResult___snd_fst_sfd__h237938 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d3914 or
	  IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3910)
  begin
    case (guard__h232805)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_1_812_BI_ETC___d3917 =
	      _theResult___snd_fst_sfd__h237938[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d3914 :
		IF_IF_IF_NOT_IF_IF_IF_ifc_main_exp_s2_exp_txv__ETC___d3910;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_1_812_BI_ETC___d3917 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d3914;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_1_812_BI_ETC___d3917 =
		   31'd0;
    endcase
  end
  always@(guard__h195450 or
	  _theResult___snd_fst_sfd__h200330 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d2803 or
	  IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_ETC___d2799)
  begin
    case (guard__h195450)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2806 =
	      _theResult___snd_fst_sfd__h200330[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d2803 :
		IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510_BIT_ETC___d2799;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2806 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d2803;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_exp_stage2_x_510__ETC___d2806 =
		   31'd0;
    endcase
  end
  always@(guard__h290926 or
	  _theResult___snd_fst_sfd__h296357 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d5447 or
	  IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d5443)
  begin
    case (guard__h290926)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_2_923_BI_ETC___d5450 =
	      _theResult___snd_fst_sfd__h296357[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d5447 :
		IF_IF_IF_NOT_IF_IF_IF_IF_ifc_main_exp_s2_exp_t_ETC___d5443;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_2_923_BI_ETC___d5450 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d5447;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_2_923_BI_ETC___d5450 =
		   31'd0;
    endcase
  end
  always@(guard__h367784 or
	  _theResult___snd_fst_sfd__h373837 or
	  IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d7392 or
	  IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d7388)
  begin
    case (guard__h367784)
      2'b10:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_3_456_BI_ETC___d7395 =
	      _theResult___snd_fst_sfd__h373837[0] ?
		IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d7392 :
		IF_IF_IF_NOT_IF_IF_IF_IF_IF_ifc_main_exp_s2_ex_ETC___d7388;
      2'b11:
	  IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_3_456_BI_ETC___d7395 =
	      IF_0b0_CONCAT_NOT_IF_NOT_IF_ifc_main_exp_s2_ex_ETC___d7392;
      default: IF_IF_NOT_IF_ifc_main_exp_s2_exp_tsum_3_456_BI_ETC___d7395 =
		   31'd0;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        ifc_main_add_s3_add1_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_add_s3_add2_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_add_s3_add3_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_add_s3_add4_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_add_s3_add_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_add_s3_add_rg_stage_out_0 <= `BSV_ASSIGNMENT_DELAY 37'd0;
	ifc_main_add_s3_add_rg_stage_out_1 <= `BSV_ASSIGNMENT_DELAY 37'd0;
	ifc_main_add_s3_add_rg_stage_out_2 <= `BSV_ASSIGNMENT_DELAY 37'd0;
	ifc_main_add_s3_add_rg_stage_out_3 <= `BSV_ASSIGNMENT_DELAY 37'd0;
	ifc_main_add_s3_add_rg_stage_valid_0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_add_s3_add_rg_stage_valid_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_add_s3_add_rg_stage_valid_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_add_s3_add_rg_stage_valid_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_add_s3_exp_pass <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_add_s3_in <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_add_s3_input_valid_add <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_add_s3_input_x <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_add_s3_opcode <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_comp_s6_alpha <= `BSV_ASSIGNMENT_DELAY 32'd1070973583;
	ifc_main_comp_s6_alpha_lambda <= `BSV_ASSIGNMENT_DELAY 32'd1071644672;
	ifc_main_comp_s6_comp_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_comp_s6_div_Res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_comp_s6_input_valid_comp <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_comp_s6_input_x <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_comp_s6_lambda <= `BSV_ASSIGNMENT_DELAY 32'd1065772646;
	ifc_main_comp_s6_opcode <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_comp_s6_sub_Res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_comp_s6_y <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_cycle <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_delay_disable_stage_1_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_delay_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_div_s5_div1_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_div_s5_div2_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_div_s5_div_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_div_s5_div_x1 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_div_s5_div_x2 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_div_s5_div_y <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_div_s5_in <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_div_s5_input_valid_div <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_div_s5_input_x <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_div_s5_input_z <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_div_s5_opcode <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_div_s5_sub_pass <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_exp1_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_exp_s2_exp2_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_exp_s2_exp3_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_exp_s2_exp4_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_exp_s2_exp5_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_exp_s2_exp6_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_exp_s2_exp_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_exp_result <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_exp_s2_exp_stage0_x <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_exp_s2_exp_stage1_int_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_exp_stage1_x <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_exp_s2_exp_stage2_int_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_exp_stage2_x <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_exp_s2_exp_stage3_int_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_exp_stage4_int_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_exp_stage5_int_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_exp_stage6_int_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_exp_tsum_1 <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_exp_s2_exp_tsum_2 <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_exp_s2_exp_tsum_3 <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_exp_s2_exp_tsum_4 <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	ifc_main_exp_s2_exp_txv_1 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_exp_txv_2 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_exp_txv_3 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_exp_txv_4 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_in <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_input_valid_exp <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_exp_s2_input_x <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_exp_s2_opcode <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_factor_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_factor_s1_factor_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_factor_s1_in <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_factor_s1_input_valid_factor <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_factor_s1_input_x <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_factor_s1_opcode <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_input_x <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_opcode <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_result_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_return_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_s_1 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_s_2 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_s_3 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_s_4 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_s_5 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_s_6 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_stage_1_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_stage_2_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_stage_3_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_stage_4_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_stage_5_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_stage_6_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_sub_s4_add_pass <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_sub_s4_in <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_sub_s4_input_valid_sub <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_sub_s4_input_x <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_sub_s4_opcode <= `BSV_ASSIGNMENT_DELAY 2'd0;
	ifc_main_sub_s4_sub1_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_sub_s4_sub2_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_sub_s4_sub3_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_sub_s4_sub4_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_sub_s4_sub_res <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ifc_main_sub_s4_sub_rg_stage_out_0 <= `BSV_ASSIGNMENT_DELAY 37'd0;
	ifc_main_sub_s4_sub_rg_stage_out_1 <= `BSV_ASSIGNMENT_DELAY 37'd0;
	ifc_main_sub_s4_sub_rg_stage_out_2 <= `BSV_ASSIGNMENT_DELAY 37'd0;
	ifc_main_sub_s4_sub_rg_stage_out_3 <= `BSV_ASSIGNMENT_DELAY 37'd0;
	ifc_main_sub_s4_sub_rg_stage_valid_0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_sub_s4_sub_rg_stage_valid_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_sub_s4_sub_rg_stage_valid_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_sub_s4_sub_rg_stage_valid_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ifc_main_y <= `BSV_ASSIGNMENT_DELAY 32'd0;
	status <= `BSV_ASSIGNMENT_DELAY 32'd0;
      end
    else
      begin
        if (ifc_main_add_s3_add1_valid$EN)
	  ifc_main_add_s3_add1_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add1_valid$D_IN;
	if (ifc_main_add_s3_add2_valid$EN)
	  ifc_main_add_s3_add2_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add2_valid$D_IN;
	if (ifc_main_add_s3_add3_valid$EN)
	  ifc_main_add_s3_add3_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add3_valid$D_IN;
	if (ifc_main_add_s3_add4_valid$EN)
	  ifc_main_add_s3_add4_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add4_valid$D_IN;
	if (ifc_main_add_s3_add_res$EN)
	  ifc_main_add_s3_add_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add_res$D_IN;
	if (ifc_main_add_s3_add_rg_stage_out_0$EN)
	  ifc_main_add_s3_add_rg_stage_out_0 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add_rg_stage_out_0$D_IN;
	if (ifc_main_add_s3_add_rg_stage_out_1$EN)
	  ifc_main_add_s3_add_rg_stage_out_1 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add_rg_stage_out_1$D_IN;
	if (ifc_main_add_s3_add_rg_stage_out_2$EN)
	  ifc_main_add_s3_add_rg_stage_out_2 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add_rg_stage_out_2$D_IN;
	if (ifc_main_add_s3_add_rg_stage_out_3$EN)
	  ifc_main_add_s3_add_rg_stage_out_3 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add_rg_stage_out_3$D_IN;
	if (ifc_main_add_s3_add_rg_stage_valid_0$EN)
	  ifc_main_add_s3_add_rg_stage_valid_0 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add_rg_stage_valid_0$D_IN;
	if (ifc_main_add_s3_add_rg_stage_valid_1$EN)
	  ifc_main_add_s3_add_rg_stage_valid_1 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add_rg_stage_valid_1$D_IN;
	if (ifc_main_add_s3_add_rg_stage_valid_2$EN)
	  ifc_main_add_s3_add_rg_stage_valid_2 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add_rg_stage_valid_2$D_IN;
	if (ifc_main_add_s3_add_rg_stage_valid_3$EN)
	  ifc_main_add_s3_add_rg_stage_valid_3 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_add_rg_stage_valid_3$D_IN;
	if (ifc_main_add_s3_exp_pass$EN)
	  ifc_main_add_s3_exp_pass <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_exp_pass$D_IN;
	if (ifc_main_add_s3_in$EN)
	  ifc_main_add_s3_in <= `BSV_ASSIGNMENT_DELAY ifc_main_add_s3_in$D_IN;
	if (ifc_main_add_s3_input_valid_add$EN)
	  ifc_main_add_s3_input_valid_add <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_input_valid_add$D_IN;
	if (ifc_main_add_s3_input_x$EN)
	  ifc_main_add_s3_input_x <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_input_x$D_IN;
	if (ifc_main_add_s3_opcode$EN)
	  ifc_main_add_s3_opcode <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_add_s3_opcode$D_IN;
	if (ifc_main_comp_s6_alpha$EN)
	  ifc_main_comp_s6_alpha <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_comp_s6_alpha$D_IN;
	if (ifc_main_comp_s6_alpha_lambda$EN)
	  ifc_main_comp_s6_alpha_lambda <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_comp_s6_alpha_lambda$D_IN;
	if (ifc_main_comp_s6_comp_res$EN)
	  ifc_main_comp_s6_comp_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_comp_s6_comp_res$D_IN;
	if (ifc_main_comp_s6_div_Res$EN)
	  ifc_main_comp_s6_div_Res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_comp_s6_div_Res$D_IN;
	if (ifc_main_comp_s6_input_valid_comp$EN)
	  ifc_main_comp_s6_input_valid_comp <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_comp_s6_input_valid_comp$D_IN;
	if (ifc_main_comp_s6_input_x$EN)
	  ifc_main_comp_s6_input_x <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_comp_s6_input_x$D_IN;
	if (ifc_main_comp_s6_lambda$EN)
	  ifc_main_comp_s6_lambda <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_comp_s6_lambda$D_IN;
	if (ifc_main_comp_s6_opcode$EN)
	  ifc_main_comp_s6_opcode <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_comp_s6_opcode$D_IN;
	if (ifc_main_comp_s6_sub_Res$EN)
	  ifc_main_comp_s6_sub_Res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_comp_s6_sub_Res$D_IN;
	if (ifc_main_comp_s6_y$EN)
	  ifc_main_comp_s6_y <= `BSV_ASSIGNMENT_DELAY ifc_main_comp_s6_y$D_IN;
	if (ifc_main_cycle$EN)
	  ifc_main_cycle <= `BSV_ASSIGNMENT_DELAY ifc_main_cycle$D_IN;
	if (ifc_main_delay_disable_stage_1_valid$EN)
	  ifc_main_delay_disable_stage_1_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_delay_disable_stage_1_valid$D_IN;
	if (ifc_main_delay_valid$EN)
	  ifc_main_delay_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_delay_valid$D_IN;
	if (ifc_main_div_s5_div1_valid$EN)
	  ifc_main_div_s5_div1_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_div_s5_div1_valid$D_IN;
	if (ifc_main_div_s5_div2_valid$EN)
	  ifc_main_div_s5_div2_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_div_s5_div2_valid$D_IN;
	if (ifc_main_div_s5_div_res$EN)
	  ifc_main_div_s5_div_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_div_s5_div_res$D_IN;
	if (ifc_main_div_s5_div_x1$EN)
	  ifc_main_div_s5_div_x1 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_div_s5_div_x1$D_IN;
	if (ifc_main_div_s5_div_x2$EN)
	  ifc_main_div_s5_div_x2 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_div_s5_div_x2$D_IN;
	if (ifc_main_div_s5_div_y$EN)
	  ifc_main_div_s5_div_y <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_div_s5_div_y$D_IN;
	if (ifc_main_div_s5_in$EN)
	  ifc_main_div_s5_in <= `BSV_ASSIGNMENT_DELAY ifc_main_div_s5_in$D_IN;
	if (ifc_main_div_s5_input_valid_div$EN)
	  ifc_main_div_s5_input_valid_div <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_div_s5_input_valid_div$D_IN;
	if (ifc_main_div_s5_input_x$EN)
	  ifc_main_div_s5_input_x <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_div_s5_input_x$D_IN;
	if (ifc_main_div_s5_input_z$EN)
	  ifc_main_div_s5_input_z <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_div_s5_input_z$D_IN;
	if (ifc_main_div_s5_opcode$EN)
	  ifc_main_div_s5_opcode <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_div_s5_opcode$D_IN;
	if (ifc_main_div_s5_sub_pass$EN)
	  ifc_main_div_s5_sub_pass <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_div_s5_sub_pass$D_IN;
	if (ifc_main_exp_s2_exp1_valid$EN)
	  ifc_main_exp_s2_exp1_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp1_valid$D_IN;
	if (ifc_main_exp_s2_exp2_valid$EN)
	  ifc_main_exp_s2_exp2_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp2_valid$D_IN;
	if (ifc_main_exp_s2_exp3_valid$EN)
	  ifc_main_exp_s2_exp3_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp3_valid$D_IN;
	if (ifc_main_exp_s2_exp4_valid$EN)
	  ifc_main_exp_s2_exp4_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp4_valid$D_IN;
	if (ifc_main_exp_s2_exp5_valid$EN)
	  ifc_main_exp_s2_exp5_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp5_valid$D_IN;
	if (ifc_main_exp_s2_exp6_valid$EN)
	  ifc_main_exp_s2_exp6_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp6_valid$D_IN;
	if (ifc_main_exp_s2_exp_res$EN)
	  ifc_main_exp_s2_exp_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_res$D_IN;
	if (ifc_main_exp_s2_exp_result$EN)
	  ifc_main_exp_s2_exp_result <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_result$D_IN;
	if (ifc_main_exp_s2_exp_stage0_x$EN)
	  ifc_main_exp_s2_exp_stage0_x <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_stage0_x$D_IN;
	if (ifc_main_exp_s2_exp_stage1_int_res$EN)
	  ifc_main_exp_s2_exp_stage1_int_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_stage1_int_res$D_IN;
	if (ifc_main_exp_s2_exp_stage1_x$EN)
	  ifc_main_exp_s2_exp_stage1_x <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_stage1_x$D_IN;
	if (ifc_main_exp_s2_exp_stage2_int_res$EN)
	  ifc_main_exp_s2_exp_stage2_int_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_stage2_int_res$D_IN;
	if (ifc_main_exp_s2_exp_stage2_x$EN)
	  ifc_main_exp_s2_exp_stage2_x <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_stage2_x$D_IN;
	if (ifc_main_exp_s2_exp_stage3_int_res$EN)
	  ifc_main_exp_s2_exp_stage3_int_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_stage3_int_res$D_IN;
	if (ifc_main_exp_s2_exp_stage4_int_res$EN)
	  ifc_main_exp_s2_exp_stage4_int_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_stage4_int_res$D_IN;
	if (ifc_main_exp_s2_exp_stage5_int_res$EN)
	  ifc_main_exp_s2_exp_stage5_int_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_stage5_int_res$D_IN;
	if (ifc_main_exp_s2_exp_stage6_int_res$EN)
	  ifc_main_exp_s2_exp_stage6_int_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_stage6_int_res$D_IN;
	if (ifc_main_exp_s2_exp_tsum_1$EN)
	  ifc_main_exp_s2_exp_tsum_1 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_tsum_1$D_IN;
	if (ifc_main_exp_s2_exp_tsum_2$EN)
	  ifc_main_exp_s2_exp_tsum_2 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_tsum_2$D_IN;
	if (ifc_main_exp_s2_exp_tsum_3$EN)
	  ifc_main_exp_s2_exp_tsum_3 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_tsum_3$D_IN;
	if (ifc_main_exp_s2_exp_tsum_4$EN)
	  ifc_main_exp_s2_exp_tsum_4 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_tsum_4$D_IN;
	if (ifc_main_exp_s2_exp_txv_1$EN)
	  ifc_main_exp_s2_exp_txv_1 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_txv_1$D_IN;
	if (ifc_main_exp_s2_exp_txv_2$EN)
	  ifc_main_exp_s2_exp_txv_2 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_txv_2$D_IN;
	if (ifc_main_exp_s2_exp_txv_3$EN)
	  ifc_main_exp_s2_exp_txv_3 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_txv_3$D_IN;
	if (ifc_main_exp_s2_exp_txv_4$EN)
	  ifc_main_exp_s2_exp_txv_4 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_exp_txv_4$D_IN;
	if (ifc_main_exp_s2_in$EN)
	  ifc_main_exp_s2_in <= `BSV_ASSIGNMENT_DELAY ifc_main_exp_s2_in$D_IN;
	if (ifc_main_exp_s2_input_valid_exp$EN)
	  ifc_main_exp_s2_input_valid_exp <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_input_valid_exp$D_IN;
	if (ifc_main_exp_s2_input_x$EN)
	  ifc_main_exp_s2_input_x <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_input_x$D_IN;
	if (ifc_main_exp_s2_opcode$EN)
	  ifc_main_exp_s2_opcode <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_exp_s2_opcode$D_IN;
	if (ifc_main_factor_res$EN)
	  ifc_main_factor_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_factor_res$D_IN;
	if (ifc_main_factor_s1_factor_res$EN)
	  ifc_main_factor_s1_factor_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_factor_s1_factor_res$D_IN;
	if (ifc_main_factor_s1_in$EN)
	  ifc_main_factor_s1_in <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_factor_s1_in$D_IN;
	if (ifc_main_factor_s1_input_valid_factor$EN)
	  ifc_main_factor_s1_input_valid_factor <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_factor_s1_input_valid_factor$D_IN;
	if (ifc_main_factor_s1_input_x$EN)
	  ifc_main_factor_s1_input_x <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_factor_s1_input_x$D_IN;
	if (ifc_main_factor_s1_opcode$EN)
	  ifc_main_factor_s1_opcode <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_factor_s1_opcode$D_IN;
	if (ifc_main_input_x$EN)
	  ifc_main_input_x <= `BSV_ASSIGNMENT_DELAY ifc_main_input_x$D_IN;
	if (ifc_main_opcode$EN)
	  ifc_main_opcode <= `BSV_ASSIGNMENT_DELAY ifc_main_opcode$D_IN;
	if (ifc_main_result_valid$EN)
	  ifc_main_result_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_result_valid$D_IN;
	if (ifc_main_return_valid$EN)
	  ifc_main_return_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_return_valid$D_IN;
	if (ifc_main_s_1$EN)
	  ifc_main_s_1 <= `BSV_ASSIGNMENT_DELAY ifc_main_s_1$D_IN;
	if (ifc_main_s_2$EN)
	  ifc_main_s_2 <= `BSV_ASSIGNMENT_DELAY ifc_main_s_2$D_IN;
	if (ifc_main_s_3$EN)
	  ifc_main_s_3 <= `BSV_ASSIGNMENT_DELAY ifc_main_s_3$D_IN;
	if (ifc_main_s_4$EN)
	  ifc_main_s_4 <= `BSV_ASSIGNMENT_DELAY ifc_main_s_4$D_IN;
	if (ifc_main_s_5$EN)
	  ifc_main_s_5 <= `BSV_ASSIGNMENT_DELAY ifc_main_s_5$D_IN;
	if (ifc_main_s_6$EN)
	  ifc_main_s_6 <= `BSV_ASSIGNMENT_DELAY ifc_main_s_6$D_IN;
	if (ifc_main_stage_1_valid$EN)
	  ifc_main_stage_1_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_stage_1_valid$D_IN;
	if (ifc_main_stage_2_valid$EN)
	  ifc_main_stage_2_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_stage_2_valid$D_IN;
	if (ifc_main_stage_3_valid$EN)
	  ifc_main_stage_3_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_stage_3_valid$D_IN;
	if (ifc_main_stage_4_valid$EN)
	  ifc_main_stage_4_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_stage_4_valid$D_IN;
	if (ifc_main_stage_5_valid$EN)
	  ifc_main_stage_5_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_stage_5_valid$D_IN;
	if (ifc_main_stage_6_valid$EN)
	  ifc_main_stage_6_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_stage_6_valid$D_IN;
	if (ifc_main_sub_s4_add_pass$EN)
	  ifc_main_sub_s4_add_pass <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_add_pass$D_IN;
	if (ifc_main_sub_s4_in$EN)
	  ifc_main_sub_s4_in <= `BSV_ASSIGNMENT_DELAY ifc_main_sub_s4_in$D_IN;
	if (ifc_main_sub_s4_input_valid_sub$EN)
	  ifc_main_sub_s4_input_valid_sub <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_input_valid_sub$D_IN;
	if (ifc_main_sub_s4_input_x$EN)
	  ifc_main_sub_s4_input_x <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_input_x$D_IN;
	if (ifc_main_sub_s4_opcode$EN)
	  ifc_main_sub_s4_opcode <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_opcode$D_IN;
	if (ifc_main_sub_s4_sub1_valid$EN)
	  ifc_main_sub_s4_sub1_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub1_valid$D_IN;
	if (ifc_main_sub_s4_sub2_valid$EN)
	  ifc_main_sub_s4_sub2_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub2_valid$D_IN;
	if (ifc_main_sub_s4_sub3_valid$EN)
	  ifc_main_sub_s4_sub3_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub3_valid$D_IN;
	if (ifc_main_sub_s4_sub4_valid$EN)
	  ifc_main_sub_s4_sub4_valid <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub4_valid$D_IN;
	if (ifc_main_sub_s4_sub_res$EN)
	  ifc_main_sub_s4_sub_res <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub_res$D_IN;
	if (ifc_main_sub_s4_sub_rg_stage_out_0$EN)
	  ifc_main_sub_s4_sub_rg_stage_out_0 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub_rg_stage_out_0$D_IN;
	if (ifc_main_sub_s4_sub_rg_stage_out_1$EN)
	  ifc_main_sub_s4_sub_rg_stage_out_1 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub_rg_stage_out_1$D_IN;
	if (ifc_main_sub_s4_sub_rg_stage_out_2$EN)
	  ifc_main_sub_s4_sub_rg_stage_out_2 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub_rg_stage_out_2$D_IN;
	if (ifc_main_sub_s4_sub_rg_stage_out_3$EN)
	  ifc_main_sub_s4_sub_rg_stage_out_3 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub_rg_stage_out_3$D_IN;
	if (ifc_main_sub_s4_sub_rg_stage_valid_0$EN)
	  ifc_main_sub_s4_sub_rg_stage_valid_0 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub_rg_stage_valid_0$D_IN;
	if (ifc_main_sub_s4_sub_rg_stage_valid_1$EN)
	  ifc_main_sub_s4_sub_rg_stage_valid_1 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub_rg_stage_valid_1$D_IN;
	if (ifc_main_sub_s4_sub_rg_stage_valid_2$EN)
	  ifc_main_sub_s4_sub_rg_stage_valid_2 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub_rg_stage_valid_2$D_IN;
	if (ifc_main_sub_s4_sub_rg_stage_valid_3$EN)
	  ifc_main_sub_s4_sub_rg_stage_valid_3 <= `BSV_ASSIGNMENT_DELAY
	      ifc_main_sub_s4_sub_rg_stage_valid_3$D_IN;
	if (ifc_main_y$EN)
	  ifc_main_y <= `BSV_ASSIGNMENT_DELAY ifc_main_y$D_IN;
	if (status$EN) status <= `BSV_ASSIGNMENT_DELAY status$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    ifc_main_add_s3_add1_valid = 1'h0;
    ifc_main_add_s3_add2_valid = 1'h0;
    ifc_main_add_s3_add3_valid = 1'h0;
    ifc_main_add_s3_add4_valid = 1'h0;
    ifc_main_add_s3_add_res = 32'hAAAAAAAA;
    ifc_main_add_s3_add_rg_stage_out_0 = 37'h0AAAAAAAAA;
    ifc_main_add_s3_add_rg_stage_out_1 = 37'h0AAAAAAAAA;
    ifc_main_add_s3_add_rg_stage_out_2 = 37'h0AAAAAAAAA;
    ifc_main_add_s3_add_rg_stage_out_3 = 37'h0AAAAAAAAA;
    ifc_main_add_s3_add_rg_stage_valid_0 = 1'h0;
    ifc_main_add_s3_add_rg_stage_valid_1 = 1'h0;
    ifc_main_add_s3_add_rg_stage_valid_2 = 1'h0;
    ifc_main_add_s3_add_rg_stage_valid_3 = 1'h0;
    ifc_main_add_s3_exp_pass = 32'hAAAAAAAA;
    ifc_main_add_s3_in = 32'hAAAAAAAA;
    ifc_main_add_s3_input_valid_add = 1'h0;
    ifc_main_add_s3_input_x = 32'hAAAAAAAA;
    ifc_main_add_s3_opcode = 2'h2;
    ifc_main_comp_s6_alpha = 32'hAAAAAAAA;
    ifc_main_comp_s6_alpha_lambda = 32'hAAAAAAAA;
    ifc_main_comp_s6_comp_res = 32'hAAAAAAAA;
    ifc_main_comp_s6_div_Res = 32'hAAAAAAAA;
    ifc_main_comp_s6_input_valid_comp = 1'h0;
    ifc_main_comp_s6_input_x = 32'hAAAAAAAA;
    ifc_main_comp_s6_lambda = 32'hAAAAAAAA;
    ifc_main_comp_s6_opcode = 2'h2;
    ifc_main_comp_s6_sub_Res = 32'hAAAAAAAA;
    ifc_main_comp_s6_y = 32'hAAAAAAAA;
    ifc_main_cycle = 32'hAAAAAAAA;
    ifc_main_delay_disable_stage_1_valid = 1'h0;
    ifc_main_delay_valid = 1'h0;
    ifc_main_div_s5_div1_valid = 1'h0;
    ifc_main_div_s5_div2_valid = 1'h0;
    ifc_main_div_s5_div_res = 32'hAAAAAAAA;
    ifc_main_div_s5_div_x1 = 32'hAAAAAAAA;
    ifc_main_div_s5_div_x2 = 32'hAAAAAAAA;
    ifc_main_div_s5_div_y = 32'hAAAAAAAA;
    ifc_main_div_s5_in = 32'hAAAAAAAA;
    ifc_main_div_s5_input_valid_div = 1'h0;
    ifc_main_div_s5_input_x = 32'hAAAAAAAA;
    ifc_main_div_s5_input_z = 32'hAAAAAAAA;
    ifc_main_div_s5_opcode = 2'h2;
    ifc_main_div_s5_sub_pass = 32'hAAAAAAAA;
    ifc_main_exp_s2_exp1_valid = 1'h0;
    ifc_main_exp_s2_exp2_valid = 1'h0;
    ifc_main_exp_s2_exp3_valid = 1'h0;
    ifc_main_exp_s2_exp4_valid = 1'h0;
    ifc_main_exp_s2_exp5_valid = 1'h0;
    ifc_main_exp_s2_exp6_valid = 1'h0;
    ifc_main_exp_s2_exp_res = 32'hAAAAAAAA;
    ifc_main_exp_s2_exp_result = 33'h0AAAAAAAA;
    ifc_main_exp_s2_exp_stage0_x = 33'h0AAAAAAAA;
    ifc_main_exp_s2_exp_stage1_int_res = 32'hAAAAAAAA;
    ifc_main_exp_s2_exp_stage1_x = 33'h0AAAAAAAA;
    ifc_main_exp_s2_exp_stage2_int_res = 32'hAAAAAAAA;
    ifc_main_exp_s2_exp_stage2_x = 33'h0AAAAAAAA;
    ifc_main_exp_s2_exp_stage3_int_res = 32'hAAAAAAAA;
    ifc_main_exp_s2_exp_stage4_int_res = 32'hAAAAAAAA;
    ifc_main_exp_s2_exp_stage5_int_res = 32'hAAAAAAAA;
    ifc_main_exp_s2_exp_stage6_int_res = 32'hAAAAAAAA;
    ifc_main_exp_s2_exp_tsum_1 = 33'h0AAAAAAAA;
    ifc_main_exp_s2_exp_tsum_2 = 33'h0AAAAAAAA;
    ifc_main_exp_s2_exp_tsum_3 = 33'h0AAAAAAAA;
    ifc_main_exp_s2_exp_tsum_4 = 33'h0AAAAAAAA;
    ifc_main_exp_s2_exp_txv_1 = 32'hAAAAAAAA;
    ifc_main_exp_s2_exp_txv_2 = 32'hAAAAAAAA;
    ifc_main_exp_s2_exp_txv_3 = 32'hAAAAAAAA;
    ifc_main_exp_s2_exp_txv_4 = 32'hAAAAAAAA;
    ifc_main_exp_s2_in = 32'hAAAAAAAA;
    ifc_main_exp_s2_input_valid_exp = 1'h0;
    ifc_main_exp_s2_input_x = 32'hAAAAAAAA;
    ifc_main_exp_s2_opcode = 2'h2;
    ifc_main_factor_res = 32'hAAAAAAAA;
    ifc_main_factor_s1_factor_res = 32'hAAAAAAAA;
    ifc_main_factor_s1_in = 32'hAAAAAAAA;
    ifc_main_factor_s1_input_valid_factor = 1'h0;
    ifc_main_factor_s1_input_x = 32'hAAAAAAAA;
    ifc_main_factor_s1_opcode = 2'h2;
    ifc_main_input_x = 32'hAAAAAAAA;
    ifc_main_opcode = 2'h2;
    ifc_main_result_valid = 1'h0;
    ifc_main_return_valid = 1'h0;
    ifc_main_s_1 = 32'hAAAAAAAA;
    ifc_main_s_2 = 32'hAAAAAAAA;
    ifc_main_s_3 = 32'hAAAAAAAA;
    ifc_main_s_4 = 32'hAAAAAAAA;
    ifc_main_s_5 = 32'hAAAAAAAA;
    ifc_main_s_6 = 32'hAAAAAAAA;
    ifc_main_stage_1_valid = 1'h0;
    ifc_main_stage_2_valid = 1'h0;
    ifc_main_stage_3_valid = 1'h0;
    ifc_main_stage_4_valid = 1'h0;
    ifc_main_stage_5_valid = 1'h0;
    ifc_main_stage_6_valid = 1'h0;
    ifc_main_sub_s4_add_pass = 32'hAAAAAAAA;
    ifc_main_sub_s4_in = 32'hAAAAAAAA;
    ifc_main_sub_s4_input_valid_sub = 1'h0;
    ifc_main_sub_s4_input_x = 32'hAAAAAAAA;
    ifc_main_sub_s4_opcode = 2'h2;
    ifc_main_sub_s4_sub1_valid = 1'h0;
    ifc_main_sub_s4_sub2_valid = 1'h0;
    ifc_main_sub_s4_sub3_valid = 1'h0;
    ifc_main_sub_s4_sub4_valid = 1'h0;
    ifc_main_sub_s4_sub_res = 32'hAAAAAAAA;
    ifc_main_sub_s4_sub_rg_stage_out_0 = 37'h0AAAAAAAAA;
    ifc_main_sub_s4_sub_rg_stage_out_1 = 37'h0AAAAAAAAA;
    ifc_main_sub_s4_sub_rg_stage_out_2 = 37'h0AAAAAAAAA;
    ifc_main_sub_s4_sub_rg_stage_out_3 = 37'h0AAAAAAAAA;
    ifc_main_sub_s4_sub_rg_stage_valid_0 = 1'h0;
    ifc_main_sub_s4_sub_rg_stage_valid_1 = 1'h0;
    ifc_main_sub_s4_sub_rg_stage_valid_2 = 1'h0;
    ifc_main_sub_s4_sub_rg_stage_valid_3 = 1'h0;
    ifc_main_y = 32'hAAAAAAAA;
    status = 32'hAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (ifc_main_result_valid)
	$display("Result = %b : cycle =%d",
		 ifc_main_comp_s6_comp_res,
		 $signed(status));
    if (RST_N != `BSV_RESET_VALUE) if (status == 32'd30) $finish(32'd0);
  end
  // synopsys translate_on
endmodule  // mkTb

