****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Thu May 18 18:50:15 2023
****************************************


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0612     2.2586 f
  I_RISC_CORE/n1530 (net)      1   0.4816 
  I_RISC_CORE/ZINV_52_inst_54271/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2586 f
  I_RISC_CORE/ZINV_52_inst_54271/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4285 r
  I_RISC_CORE/ZINV_52_60 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_19_inst_54270/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4285 r
  I_RISC_CORE/ZINV_19_inst_54270/Y (INVX0_HVT)       0.1346   1.0000            0.1646     2.5931 f
  I_RISC_CORE/ZINV_19_60 (net)
                               2   1.5771 
  I_RISC_CORE/U176/A1 (NOR2X4_HVT)          0.0000   0.1346   1.0000   0.0000   0.0000     2.5931 f
  I_RISC_CORE/U176/Y (NOR2X4_HVT)                    0.1835   1.0000            0.6466     3.2397 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1835   1.0000   0.0000   0.0000     3.2397 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1700   1.0000            1.0863     4.3259 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1700   1.0000   0.0000   0.0000     4.3259 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0616   1.0000            0.1967     4.5226 f
  I_RISC_CORE/n134 (net)       2   0.8870 
  I_RISC_CORE/U180/A1 (NOR4X0_RVT)          0.0000   0.0616   1.0000   0.0000   0.0000     4.5226 f
  I_RISC_CORE/U180/Y (NOR4X0_RVT)                    0.0660   1.0000            0.5400     5.0626 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0660   1.0000   0.0000   0.0000     5.0626 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2024   1.0000            0.2751     5.3377 r
  I_RISC_CORE/n187 (net)      10   4.3060 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2024   1.0000   0.0000   0.0000     5.3377 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1845   1.0000            0.4869     5.8246 r
  I_RISC_CORE/n122 (net)       4   1.6967 
  I_RISC_CORE/U182/A3 (NAND3X2_HVT)         0.0000   0.1845   1.0000   0.0000   0.0000     5.8246 r
  I_RISC_CORE/U182/Y (NAND3X2_HVT)                   0.1794   1.0000            0.8411     6.6657 f
  I_RISC_CORE/n191 (net)       5   2.0574 
  I_RISC_CORE/U494/A1 (AO21X1_HVT)          0.0000   0.1794   1.0000   0.0000   0.0000     6.6657 f
  I_RISC_CORE/U494/Y (AO21X1_HVT)                    0.1684   1.0000            0.5705     7.2362 f
  I_RISC_CORE/n186 (net)       1   0.4125 
  I_RISC_CORE/U496/A3 (AO222X1_HVT)         0.0000   0.1684   1.0000   0.0000   0.0000     7.2362 f
  I_RISC_CORE/U496/Y (AO222X1_HVT)                   0.1869   1.0000            0.6911     7.9273 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Next_Stack[0] (net)
                               1   0.4371 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/D (SDFFARX2_HVT)
                                            0.0000   0.1869   1.0000   0.0000   0.0000     7.9273 f
  data arrival time                                                                        7.9273

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0598     3.4598
  clock reconvergence pessimism                                                 0.0875     3.5472
  clock uncertainty                                                            -0.1000     3.4472
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX2_HVT)                 3.4472 r
  library setup time                                          1.0000           -1.4360     2.0112
  data required time                                                                       2.0112
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0112
  data arrival time                                                                       -7.9273
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.9160


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0612     2.2586 f
  I_RISC_CORE/n1530 (net)      1   0.4816 
  I_RISC_CORE/ZINV_52_inst_54271/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2586 f
  I_RISC_CORE/ZINV_52_inst_54271/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4285 r
  I_RISC_CORE/ZINV_52_60 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_19_inst_54270/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4285 r
  I_RISC_CORE/ZINV_19_inst_54270/Y (INVX0_HVT)       0.1346   1.0000            0.1646     2.5931 f
  I_RISC_CORE/ZINV_19_60 (net)
                               2   1.5771 
  I_RISC_CORE/U176/A1 (NOR2X4_HVT)          0.0000   0.1346   1.0000   0.0000   0.0000     2.5931 f
  I_RISC_CORE/U176/Y (NOR2X4_HVT)                    0.1835   1.0000            0.6466     3.2397 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1835   1.0000   0.0000   0.0000     3.2397 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1700   1.0000            1.0863     4.3259 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1700   1.0000   0.0000   0.0000     4.3259 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0616   1.0000            0.1967     4.5226 f
  I_RISC_CORE/n134 (net)       2   0.8870 
  I_RISC_CORE/U180/A1 (NOR4X0_RVT)          0.0000   0.0616   1.0000   0.0000   0.0000     4.5226 f
  I_RISC_CORE/U180/Y (NOR4X0_RVT)                    0.0660   1.0000            0.5400     5.0626 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0660   1.0000   0.0000   0.0000     5.0626 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2024   1.0000            0.2751     5.3377 r
  I_RISC_CORE/n187 (net)      10   4.3060 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2024   1.0000   0.0000   0.0000     5.3377 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1845   1.0000            0.4869     5.8246 r
  I_RISC_CORE/n122 (net)       4   1.6967 
  I_RISC_CORE/U182/A3 (NAND3X2_HVT)         0.0000   0.1845   1.0000   0.0000   0.0000     5.8246 r
  I_RISC_CORE/U182/Y (NAND3X2_HVT)                   0.1794   1.0000            0.8411     6.6657 f
  I_RISC_CORE/n191 (net)       5   2.0574 
  I_RISC_CORE/U500/A5 (OA221X1_HVT)         0.0000   0.1794   1.0000   0.0000   0.0000     6.6657 f
  I_RISC_CORE/U500/Y (OA221X1_HVT)                   0.2532   1.0000            0.4678     7.1335 f
  I_RISC_CORE/n194 (net)       1   0.3898 
  I_RISC_CORE/U501/A2 (OA22X1_HVT)          0.0000   0.2532   1.0000   0.0000   0.0000     7.1335 f
  I_RISC_CORE/U501/Y (OA22X1_HVT)                    0.2112   1.0000            0.6699     7.8033 f
  I_RISC_CORE/n196 (net)       1   0.4010 
  I_RISC_CORE/U502/A1 (NAND2X0_HVT)         0.0000   0.2112   1.0000   0.0000   0.0000     7.8033 f
  I_RISC_CORE/U502/Y (NAND2X0_HVT)                   0.1835   1.0000            0.2541     8.0574 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23176 (net)
                               1   0.4592 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/D (SDFFARX1_HVT)
                                            0.0000   0.1835   1.0000   0.0000   0.0000     8.0574 r
  data arrival time                                                                        8.0574

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0598     3.4598
  clock reconvergence pessimism                                                 0.0875     3.5472
  clock uncertainty                                                            -0.1000     3.4472
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)                    3.4472 r
  library setup time                                          1.0000           -0.9359     2.5113
  data required time                                                                       2.5113
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.5113
  data arrival time                                                                       -8.0574
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.5461


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX1_HVT)
                                                     0.4397   1.0000            1.0169     2.2144 r
  I_RISC_CORE/n282 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_302_1900/A (INVX8_RVT)
                                            0.0000   0.4397   1.0000   0.0000   0.0000     2.2144 r
  I_RISC_CORE/HFSINV_302_1900/Y (INVX8_RVT)          0.1597   1.0000            0.1066     2.3210 f
  I_RISC_CORE/Xecutng_Instrn[18] (net)
                               8   3.0593 
  I_RISC_CORE/U172/A1 (OR4X1_HVT)           0.0000   0.1597   1.0000   0.0000   0.0000     2.3210 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1069   1.0000            1.2610     3.5820 f
  I_RISC_CORE/n7 (net)         2   0.9873 
  I_RISC_CORE/U173/A3 (OR3X1_HVT)           0.0000   0.1069   1.0000   0.0000   0.0000     3.5820 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.5394     4.1214 f
  I_RISC_CORE/n132 (net)       1   0.4837 
  I_RISC_CORE/U440/A2 (OR3X1_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     4.1214 f
  I_RISC_CORE/U440/Y (OR3X1_HVT)                     0.1848   1.0000            0.6786     4.8000 f
  I_RISC_CORE/n133 (net)       1   0.4340 
  I_RISC_CORE/U441/A2 (AOI22X1_RVT)         0.0000   0.1848   1.0000   0.0000   0.0000     4.8000 f
  I_RISC_CORE/U441/Y (AOI22X1_RVT)                   0.0556   1.0000            0.4298     5.2298 r
  I_RISC_CORE/n136 (net)       1   0.4417 
  I_RISC_CORE/U442/A4 (AO221X1_HVT)         0.0000   0.0556   1.0000   0.0000   0.0000     5.2298 r
  I_RISC_CORE/U442/Y (AO221X1_HVT)                   0.2777   1.0000            0.6034     5.8332 r
  I_RISC_CORE/n1526 (net)      2   1.7751 
  I_RISC_CORE/U446/A1 (AND2X2_HVT)          0.0000   0.2777   1.0000   0.0000   0.0000     5.8332 r
  I_RISC_CORE/U446/Y (AND2X2_HVT)                    0.2646   1.0000            0.6014     6.4345 r
  I_RISC_CORE/n167 (net)       8   3.5962 
  I_RISC_CORE/U469/A3 (AO22X1_HVT)          0.0000   0.2646   1.0000   0.0000   0.0000     6.4345 r
  I_RISC_CORE/U469/Y (AO22X1_HVT)                    0.2248   1.0000            0.5544     6.9890 r
  I_RISC_CORE/n158 (net)       3   1.2551 
  I_RISC_CORE/U473/A1 (OA222X1_HVT)         0.0000   0.2248   1.0000   0.0000   0.0000     6.9890 r
  I_RISC_CORE/U473/Y (OA222X1_HVT)                   0.2464   1.0000            0.9258     7.9148 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N27 (net)
                               1   0.4592 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/D (SDFFARX2_HVT)
                                            0.0000   0.2464   1.0000   0.0000   0.0000     7.9148 r
  data arrival time                                                                        7.9148

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0530     3.4530
  clock reconvergence pessimism                                                 0.0875     3.5404
  clock uncertainty                                                            -0.1000     3.4404
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)                  3.4404 r
  library setup time                                          1.0000           -1.0237     2.4168
  data required time                                                                       2.4168
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4168
  data arrival time                                                                       -7.9148
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.4980


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX1_HVT)
                                                     0.4397   1.0000            1.0169     2.2144 r
  I_RISC_CORE/n282 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_302_1900/A (INVX8_RVT)
                                            0.0000   0.4397   1.0000   0.0000   0.0000     2.2144 r
  I_RISC_CORE/HFSINV_302_1900/Y (INVX8_RVT)          0.1597   1.0000            0.1066     2.3210 f
  I_RISC_CORE/Xecutng_Instrn[18] (net)
                               8   3.0593 
  I_RISC_CORE/U172/A1 (OR4X1_HVT)           0.0000   0.1597   1.0000   0.0000   0.0000     2.3210 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1069   1.0000            1.2610     3.5820 f
  I_RISC_CORE/n7 (net)         2   0.9873 
  I_RISC_CORE/U173/A3 (OR3X1_HVT)           0.0000   0.1069   1.0000   0.0000   0.0000     3.5820 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.5394     4.1214 f
  I_RISC_CORE/n132 (net)       1   0.4837 
  I_RISC_CORE/U440/A2 (OR3X1_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     4.1214 f
  I_RISC_CORE/U440/Y (OR3X1_HVT)                     0.1848   1.0000            0.6786     4.8000 f
  I_RISC_CORE/n133 (net)       1   0.4340 
  I_RISC_CORE/U441/A2 (AOI22X1_RVT)         0.0000   0.1848   1.0000   0.0000   0.0000     4.8000 f
  I_RISC_CORE/U441/Y (AOI22X1_RVT)                   0.0556   1.0000            0.4298     5.2298 r
  I_RISC_CORE/n136 (net)       1   0.4417 
  I_RISC_CORE/U442/A4 (AO221X1_HVT)         0.0000   0.0556   1.0000   0.0000   0.0000     5.2298 r
  I_RISC_CORE/U442/Y (AO221X1_HVT)                   0.2777   1.0000            0.6034     5.8332 r
  I_RISC_CORE/n1526 (net)      2   1.7751 
  I_RISC_CORE/U446/A1 (AND2X2_HVT)          0.0000   0.2777   1.0000   0.0000   0.0000     5.8332 r
  I_RISC_CORE/U446/Y (AND2X2_HVT)                    0.2646   1.0000            0.6014     6.4345 r
  I_RISC_CORE/n167 (net)       8   3.5962 
  I_RISC_CORE/U479/A3 (AO22X1_HVT)          0.0000   0.2646   1.0000   0.0000   0.0000     6.4345 r
  I_RISC_CORE/U479/Y (AO22X1_HVT)                    0.2248   1.0000            0.5544     6.9890 r
  I_RISC_CORE/n165 (net)       3   1.2551 
  I_RISC_CORE/U481/A1 (OA222X1_HVT)         0.0000   0.2248   1.0000   0.0000   0.0000     6.9890 r
  I_RISC_CORE/U481/Y (OA222X1_HVT)                   0.2464   1.0000            0.9258     7.9148 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N26 (net)
                               1   0.4592 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/D (SDFFARX1_HVT)
                                            0.0000   0.2464   1.0000   0.0000   0.0000     7.9148 r
  data arrival time                                                                        7.9148

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0530     3.4530
  clock reconvergence pessimism                                                 0.0875     3.5404
  clock uncertainty                                                            -0.1000     3.4404
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)                  3.4404 r
  library setup time                                          1.0000           -0.9805     2.4599
  data required time                                                                       2.4599
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4599
  data arrival time                                                                       -7.9148
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.4549


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX1_HVT)
                                                     0.4397   1.0000            1.0169     2.2144 r
  I_RISC_CORE/n282 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_302_1900/A (INVX8_RVT)
                                            0.0000   0.4397   1.0000   0.0000   0.0000     2.2144 r
  I_RISC_CORE/HFSINV_302_1900/Y (INVX8_RVT)          0.1597   1.0000            0.1066     2.3210 f
  I_RISC_CORE/Xecutng_Instrn[18] (net)
                               8   3.0593 
  I_RISC_CORE/U172/A1 (OR4X1_HVT)           0.0000   0.1597   1.0000   0.0000   0.0000     2.3210 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1069   1.0000            1.2610     3.5820 f
  I_RISC_CORE/n7 (net)         2   0.9873 
  I_RISC_CORE/U173/A3 (OR3X1_HVT)           0.0000   0.1069   1.0000   0.0000   0.0000     3.5820 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.5394     4.1214 f
  I_RISC_CORE/n132 (net)       1   0.4837 
  I_RISC_CORE/U440/A2 (OR3X1_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     4.1214 f
  I_RISC_CORE/U440/Y (OR3X1_HVT)                     0.1848   1.0000            0.6786     4.8000 f
  I_RISC_CORE/n133 (net)       1   0.4340 
  I_RISC_CORE/U441/A2 (AOI22X1_RVT)         0.0000   0.1848   1.0000   0.0000   0.0000     4.8000 f
  I_RISC_CORE/U441/Y (AOI22X1_RVT)                   0.0556   1.0000            0.4298     5.2298 r
  I_RISC_CORE/n136 (net)       1   0.4417 
  I_RISC_CORE/U442/A4 (AO221X1_HVT)         0.0000   0.0556   1.0000   0.0000   0.0000     5.2298 r
  I_RISC_CORE/U442/Y (AO221X1_HVT)                   0.2777   1.0000            0.6034     5.8332 r
  I_RISC_CORE/n1526 (net)      2   1.7751 
  I_RISC_CORE/U446/A1 (AND2X2_HVT)          0.0000   0.2777   1.0000   0.0000   0.0000     5.8332 r
  I_RISC_CORE/U446/Y (AND2X2_HVT)                    0.2646   1.0000            0.6014     6.4345 r
  I_RISC_CORE/n167 (net)       8   3.5962 
  I_RISC_CORE/U474/A3 (AO22X1_HVT)          0.0000   0.2646   1.0000   0.0000   0.0000     6.4345 r
  I_RISC_CORE/U474/Y (AO22X1_HVT)                    0.2248   1.0000            0.5544     6.9890 r
  I_RISC_CORE/n162 (net)       3   1.2551 
  I_RISC_CORE/U478/A1 (OA222X1_HVT)         0.0000   0.2248   1.0000   0.0000   0.0000     6.9890 r
  I_RISC_CORE/U478/Y (OA222X1_HVT)                   0.2464   1.0000            0.9258     7.9148 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N31 (net)
                               1   0.4592 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/D (SDFFARX1_HVT)
                                            0.0000   0.2464   1.0000   0.0000   0.0000     7.9148 r
  data arrival time                                                                        7.9148

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0530     3.4530
  clock reconvergence pessimism                                                 0.0875     3.5404
  clock uncertainty                                                            -0.1000     3.4404
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)                  3.4404 r
  library setup time                                          1.0000           -0.9805     2.4599
  data required time                                                                       2.4599
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4599
  data arrival time                                                                       -7.9148
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.4549


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1837     1.1837
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                                     0.0516                     0.0000     1.1837 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX2_HVT)
                                                     0.2346   1.0000            1.2878     2.4715 f
  I_RISC_CORE/Oprnd_A[5] (net)
                               9   4.6425 
  I_RISC_CORE/U694/A2 (NOR2X1_HVT)          0.0000   0.2346   1.0000   0.0000   0.0000     2.4715 f
  I_RISC_CORE/U694/Y (NOR2X1_HVT)                    0.1072   1.0000            0.5558     3.0274 r
  I_RISC_CORE/n353 (net)       1   0.4354 
  I_RISC_CORE/U695/A2 (AND2X1_HVT)          0.0000   0.1072   1.0000   0.0000   0.0000     3.0274 r
  I_RISC_CORE/U695/Y (AND2X1_HVT)                    0.1733   1.0000            0.4061     3.4335 r
  I_RISC_CORE/n871 (net)       3   1.3980 
  I_RISC_CORE/U976/A1 (OA21X1_HVT)          0.0000   0.1733   1.0000   0.0000   0.0000     3.4335 r
  I_RISC_CORE/U976/Y (OA21X1_HVT)                    0.1883   1.0000            0.5440     3.9775 r
  I_RISC_CORE/n999 (net)       2   0.8293 
  I_RISC_CORE/U979/A1 (AND3X1_HVT)          0.0000   0.1883   1.0000   0.0000   0.0000     3.9775 r
  I_RISC_CORE/U979/Y (AND3X1_HVT)                    0.1902   1.0000            0.5349     4.5125 r
  I_RISC_CORE/n591 (net)       1   0.3947 
  I_RISC_CORE/U980/A2 (MUX21X1_HVT)         0.0000   0.1902   1.0000   0.0000   0.0000     4.5125 r
  I_RISC_CORE/U980/Y (MUX21X1_HVT)                   0.2189   1.0000            0.6056     5.1180 r
  I_RISC_CORE/n597 (net)       1   0.3784 
  I_RISC_CORE/U983/A2 (AND4X1_HVT)          0.0000   0.2189   1.0000   0.0000   0.0000     5.1180 r
  I_RISC_CORE/U983/Y (AND4X1_HVT)                    0.2606   1.0000            0.8311     5.9491 r
  I_RISC_CORE/n599 (net)       1   0.3615 
  I_RISC_CORE/U984/A3 (OA21X1_HVT)          0.0000   0.2606   1.0000   0.0000   0.0000     5.9491 r
  I_RISC_CORE/U984/Y (OA21X1_HVT)                    0.1782   1.0000            0.4981     6.4473 r
  I_RISC_CORE/n606 (net)       1   0.5623 
  I_RISC_CORE/U988/A2 (NAND4X0_RVT)         0.0000   0.1782   1.0000   0.0000   0.0000     6.4473 r
  I_RISC_CORE/U988/Y (NAND4X0_RVT)                   0.1609   1.0000            0.2054     6.6527 f
  I_RISC_CORE/n608 (net)       1   0.4403 
  I_RISC_CORE/U989/A3 (AOI21X1_HVT)         0.0000   0.1609   1.0000   0.0000   0.0000     6.6527 f
  I_RISC_CORE/U989/Y (AOI21X1_HVT)                   0.1415   1.0000            0.4962     7.1489 r
  I_RISC_CORE/n1029_CDR1 (net)
                               2   1.1539 
  I_RISC_CORE/U990/A2 (NOR2X1_HVT)          0.0000   0.1415   1.0000   0.0000   0.0000     7.1489 r
  I_RISC_CORE/U990/Y (NOR2X1_HVT)                    0.1124   1.0000            0.4312     7.5800 f
  I_RISC_CORE/I_ALU_Result_7_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/D (SDFFX1_HVT)
                                            0.0000   0.1124   1.0000   0.0000   0.0000     7.5800 f
  data arrival time                                                                        7.5800

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.0875     3.5568
  clock uncertainty                                                            -0.1000     3.4568
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/CLK (SDFFX1_HVT)                                   3.4568 r
  library setup time                                          1.0000           -1.2516     2.2052
  data required time                                                                       2.2052
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2052
  data arrival time                                                                       -7.5800
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.3749


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1837     1.1837
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                                     0.0516                     0.0000     1.1837 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX2_HVT)
                                                     0.2346   1.0000            1.2878     2.4715 f
  I_RISC_CORE/Oprnd_A[5] (net)
                               9   4.6425 
  I_RISC_CORE/U694/A2 (NOR2X1_HVT)          0.0000   0.2346   1.0000   0.0000   0.0000     2.4715 f
  I_RISC_CORE/U694/Y (NOR2X1_HVT)                    0.1072   1.0000            0.5558     3.0274 r
  I_RISC_CORE/n353 (net)       1   0.4354 
  I_RISC_CORE/U695/A2 (AND2X1_HVT)          0.0000   0.1072   1.0000   0.0000   0.0000     3.0274 r
  I_RISC_CORE/U695/Y (AND2X1_HVT)                    0.1733   1.0000            0.4061     3.4335 r
  I_RISC_CORE/n871 (net)       3   1.3980 
  I_RISC_CORE/U697/A1 (AND2X1_HVT)          0.0000   0.1733   1.0000   0.0000   0.0000     3.4335 r
  I_RISC_CORE/U697/Y (AND2X1_HVT)                    0.1770   1.0000            0.4158     3.8493 r
  I_RISC_CORE/n403 (net)       3   1.4994 
  I_RISC_CORE/U701/A2 (OA21X1_HVT)          0.0000   0.1770   1.0000   0.0000   0.0000     3.8493 r
  I_RISC_CORE/U701/Y (OA21X1_HVT)                    0.1944   1.0000            0.5205     4.3698 r
  I_RISC_CORE/n406 (net)       2   0.9824 
  I_RISC_CORE/U761/A1 (AND2X1_HVT)          0.0000   0.1944   1.0000   0.0000   0.0000     4.3698 r
  I_RISC_CORE/U761/Y (AND2X1_HVT)                    0.1366   1.0000            0.3941     4.7638 r
  I_RISC_CORE/n407 (net)       1   0.3947 
  I_RISC_CORE/U762/A2 (MUX21X1_HVT)         0.0000   0.1366   1.0000   0.0000   0.0000     4.7638 r
  I_RISC_CORE/U762/Y (MUX21X1_HVT)                   0.2190   1.0000            0.5753     5.3392 r
  I_RISC_CORE/n409 (net)       1   0.3804 
  I_RISC_CORE/U763/A4 (AND4X1_HVT)          0.0000   0.2190   1.0000   0.0000   0.0000     5.3392 r
  I_RISC_CORE/U763/Y (AND4X1_HVT)                    0.2623   1.0000            0.9193     6.2585 r
  I_RISC_CORE/n418 (net)       1   0.4026 
  I_RISC_CORE/U766/A2 (NAND3X1_HVT)         0.0000   0.2623   1.0000   0.0000   0.0000     6.2585 r
  I_RISC_CORE/U766/Y (NAND3X1_HVT)                   0.1491   1.0000            0.8324     7.0908 f
  I_RISC_CORE/n1030 (net)      2   0.9938 
  I_RISC_CORE/U767/A1 (AND2X1_HVT)          0.0000   0.1491   1.0000   0.0000   0.0000     7.0908 f
  I_RISC_CORE/U767/Y (AND2X1_HVT)                    0.1326   1.0000            0.3274     7.4183 f
  I_RISC_CORE/I_ALU_Result_8_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/D (SDFFX1_HVT)
                                            0.0000   0.1326   1.0000   0.0000   0.0000     7.4183 f
  data arrival time                                                                        7.4183

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.0875     3.5568
  clock uncertainty                                                            -0.1000     3.4568
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/CLK (SDFFX1_HVT)                                   3.4568 r
  library setup time                                          1.0000           -1.2633     2.1935
  data required time                                                                       2.1935
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1935
  data arrival time                                                                       -7.4183
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.2247


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX1_HVT)
                                                     0.4397   1.0000            1.0169     2.2144 r
  I_RISC_CORE/n282 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_302_1900/A (INVX8_RVT)
                                            0.0000   0.4397   1.0000   0.0000   0.0000     2.2144 r
  I_RISC_CORE/HFSINV_302_1900/Y (INVX8_RVT)          0.1597   1.0000            0.1066     2.3210 f
  I_RISC_CORE/Xecutng_Instrn[18] (net)
                               8   3.0593 
  I_RISC_CORE/U172/A1 (OR4X1_HVT)           0.0000   0.1597   1.0000   0.0000   0.0000     2.3210 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1069   1.0000            1.2610     3.5820 f
  I_RISC_CORE/n7 (net)         2   0.9873 
  I_RISC_CORE/U173/A3 (OR3X1_HVT)           0.0000   0.1069   1.0000   0.0000   0.0000     3.5820 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.5394     4.1214 f
  I_RISC_CORE/n132 (net)       1   0.4837 
  I_RISC_CORE/U440/A2 (OR3X1_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     4.1214 f
  I_RISC_CORE/U440/Y (OR3X1_HVT)                     0.1848   1.0000            0.6786     4.8000 f
  I_RISC_CORE/n133 (net)       1   0.4340 
  I_RISC_CORE/U441/A2 (AOI22X1_RVT)         0.0000   0.1848   1.0000   0.0000   0.0000     4.8000 f
  I_RISC_CORE/U441/Y (AOI22X1_RVT)                   0.0556   1.0000            0.4298     5.2298 r
  I_RISC_CORE/n136 (net)       1   0.4417 
  I_RISC_CORE/U442/A4 (AO221X1_HVT)         0.0000   0.0556   1.0000   0.0000   0.0000     5.2298 r
  I_RISC_CORE/U442/Y (AO221X1_HVT)                   0.2777   1.0000            0.6034     5.8332 r
  I_RISC_CORE/n1526 (net)      2   1.7751 
  I_RISC_CORE/U446/A1 (AND2X2_HVT)          0.0000   0.2777   1.0000   0.0000   0.0000     5.8332 r
  I_RISC_CORE/U446/Y (AND2X2_HVT)                    0.2646   1.0000            0.6014     6.4345 r
  I_RISC_CORE/n167 (net)       8   3.5962 
  I_RISC_CORE/U482/A2 (AO22X1_RVT)          0.0000   0.2646   1.0000   0.0000   0.0000     6.4345 r
  I_RISC_CORE/U482/Y (AO22X1_RVT)                    0.0991   1.0000            0.3429     6.7774 r
  I_RISC_CORE/n172 (net)       3   1.2551 
  I_RISC_CORE/U484/A1 (OA222X1_HVT)         0.0000   0.0991   1.0000   0.0000   0.0000     6.7774 r
  I_RISC_CORE/U484/Y (OA222X1_HVT)                   0.2469   1.0000            0.8285     7.6059 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N30 (net)
                               1   0.4592 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/D (SDFFARX2_HVT)
                                            0.0000   0.2469   1.0000   0.0000   0.0000     7.6059 r
  data arrival time                                                                        7.6059

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0530     3.4530
  clock reconvergence pessimism                                                 0.0875     3.5404
  clock uncertainty                                                            -0.1000     3.4404
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)                  3.4404 r
  library setup time                                          1.0000           -1.0239     2.4165
  data required time                                                                       2.4165
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4165
  data arrival time                                                                       -7.6059
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.1894


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0612     2.2586 f
  I_RISC_CORE/n1530 (net)      1   0.4816 
  I_RISC_CORE/ZINV_52_inst_54271/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2586 f
  I_RISC_CORE/ZINV_52_inst_54271/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4285 r
  I_RISC_CORE/ZINV_52_60 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_19_inst_54270/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4285 r
  I_RISC_CORE/ZINV_19_inst_54270/Y (INVX0_HVT)       0.1346   1.0000            0.1646     2.5931 f
  I_RISC_CORE/ZINV_19_60 (net)
                               2   1.5771 
  I_RISC_CORE/U176/A1 (NOR2X4_HVT)          0.0000   0.1346   1.0000   0.0000   0.0000     2.5931 f
  I_RISC_CORE/U176/Y (NOR2X4_HVT)                    0.1835   1.0000            0.6466     3.2397 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1835   1.0000   0.0000   0.0000     3.2397 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1700   1.0000            1.0863     4.3259 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1700   1.0000   0.0000   0.0000     4.3259 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0616   1.0000            0.1967     4.5226 f
  I_RISC_CORE/n134 (net)       2   0.8870 
  I_RISC_CORE/U180/A1 (NOR4X0_RVT)          0.0000   0.0616   1.0000   0.0000   0.0000     4.5226 f
  I_RISC_CORE/U180/Y (NOR4X0_RVT)                    0.0660   1.0000            0.5400     5.0626 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0660   1.0000   0.0000   0.0000     5.0626 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2024   1.0000            0.2751     5.3377 r
  I_RISC_CORE/n187 (net)      10   4.3060 
  I_RISC_CORE/U1356/A (INVX0_HVT)           0.0000   0.2024   1.0000   0.0000   0.0000     5.3377 r
  I_RISC_CORE/U1356/Y (INVX0_HVT)                    0.1748   1.0000            0.2344     5.5721 f
  I_RISC_CORE/n1419 (net)      5   2.0193 
  I_RISC_CORE/U432/A2 (NAND3X1_HVT)         0.0000   0.1748   1.0000   0.0000   0.0000     5.5721 f
  I_RISC_CORE/U432/Y (NAND3X1_HVT)                   0.1697   1.0000            0.6500     6.2222 r
  I_RISC_CORE/n193 (net)       4   1.8279 
  I_RISC_CORE/U433/A5 (AO221X1_HVT)         0.0000   0.1697   1.0000   0.0000   0.0000     6.2222 r
  I_RISC_CORE/U433/Y (AO221X1_HVT)                   0.2256   1.0000            0.4644     6.6865 r
  I_RISC_CORE/n130 (net)       1   0.4371 
  I_RISC_CORE/U439/A2 (NAND3X0_HVT)         0.0000   0.2256   1.0000   0.0000   0.0000     6.6865 r
  I_RISC_CORE/U439/Y (NAND3X0_HVT)                   0.3155   1.0000            0.4323     7.1188 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23160 (net)
                               1   0.4371 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/D (SDFFARX2_HVT)
                                            0.0000   0.3155   1.0000   0.0000   0.0000     7.1188 f
  data arrival time                                                                        7.1188

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0598     3.4598
  clock reconvergence pessimism                                                 0.0875     3.5472
  clock uncertainty                                                            -0.1000     3.4472
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/CLK (SDFFARX2_HVT)                    3.4472 r
  library setup time                                          1.0000           -1.5075     1.9398
  data required time                                                                       1.9398
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9398
  data arrival time                                                                       -7.1188
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.1790


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX1_HVT)
                                                     0.4397   1.0000            1.0169     2.2144 r
  I_RISC_CORE/n282 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_302_1900/A (INVX8_RVT)
                                            0.0000   0.4397   1.0000   0.0000   0.0000     2.2144 r
  I_RISC_CORE/HFSINV_302_1900/Y (INVX8_RVT)          0.1597   1.0000            0.1066     2.3210 f
  I_RISC_CORE/Xecutng_Instrn[18] (net)
                               8   3.0593 
  I_RISC_CORE/U172/A1 (OR4X1_HVT)           0.0000   0.1597   1.0000   0.0000   0.0000     2.3210 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1069   1.0000            1.2610     3.5820 f
  I_RISC_CORE/n7 (net)         2   0.9873 
  I_RISC_CORE/U173/A3 (OR3X1_HVT)           0.0000   0.1069   1.0000   0.0000   0.0000     3.5820 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.5394     4.1214 f
  I_RISC_CORE/n132 (net)       1   0.4837 
  I_RISC_CORE/U440/A2 (OR3X1_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     4.1214 f
  I_RISC_CORE/U440/Y (OR3X1_HVT)                     0.1848   1.0000            0.6786     4.8000 f
  I_RISC_CORE/n133 (net)       1   0.4340 
  I_RISC_CORE/U441/A2 (AOI22X1_RVT)         0.0000   0.1848   1.0000   0.0000   0.0000     4.8000 f
  I_RISC_CORE/U441/Y (AOI22X1_RVT)                   0.0556   1.0000            0.4298     5.2298 r
  I_RISC_CORE/n136 (net)       1   0.4417 
  I_RISC_CORE/U442/A4 (AO221X1_HVT)         0.0000   0.0556   1.0000   0.0000   0.0000     5.2298 r
  I_RISC_CORE/U442/Y (AO221X1_HVT)                   0.2777   1.0000            0.6034     5.8332 r
  I_RISC_CORE/n1526 (net)      2   1.7751 
  I_RISC_CORE/U1358/A (INVX2_HVT)           0.0000   0.2777   1.0000   0.0000   0.0000     5.8332 r
  I_RISC_CORE/U1358/Y (INVX2_HVT)                    0.1597   1.0000            0.2473     6.0805 f
  I_RISC_CORE/n1421 (net)      8   3.2741 
  I_RISC_CORE/U456/A2 (AND2X1_HVT)          0.0000   0.1597   1.0000   0.0000   0.0000     6.0805 f
  I_RISC_CORE/U456/Y (AND2X1_HVT)                    0.1349   1.0000            0.3534     6.4340 f
  I_RISC_CORE/n144 (net)       1   0.4531 
  I_RISC_CORE/U458/A1 (AND2X1_HVT)          0.0000   0.1349   1.0000   0.0000   0.0000     6.4340 f
  I_RISC_CORE/U458/Y (AND2X1_HVT)                    0.1365   1.0000            0.3202     6.7542 f
  I_RISC_CORE/n146 (net)       1   0.4968 
  I_RISC_CORE/U460/A1 (OR2X1_HVT)           0.0000   0.1365   1.0000   0.0000   0.0000     6.7542 f
  I_RISC_CORE/U460/Y (OR2X1_HVT)                     0.1334   1.0000            0.4394     7.1936 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N29 (net)
                               1   0.4371 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/D (SDFFARX2_HVT)
                                            0.0000   0.1334   1.0000   0.0000   0.0000     7.1936 f
  data arrival time                                                                        7.1936

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0530     3.4530
  clock reconvergence pessimism                                                 0.0875     3.5404
  clock uncertainty                                                            -0.1000     3.4404
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)                  3.4404 r
  library setup time                                          1.0000           -1.4204     2.0201
  data required time                                                                       2.0201
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0201
  data arrival time                                                                       -7.1936
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.1735


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1841     1.1841
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/CLK (SDFFX2_HVT)
                                                     0.0522                     0.0000     1.1841 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/Q (SDFFX2_HVT)
                                                     0.2036   1.0000            1.1888     2.3729 r
  I_RISC_CORE/Oprnd_B[11] (net)
                               6   3.2278 
  I_RISC_CORE/U918/A2 (AND2X1_HVT)          0.0000   0.2036   1.0000   0.0000   0.0000     2.3729 r
  I_RISC_CORE/U918/Y (AND2X1_HVT)                    0.1574   1.0000            0.4672     2.8402 r
  I_RISC_CORE/n536 (net)       2   0.9555 
  I_RISC_CORE/U923/A1 (AND2X1_HVT)          0.0000   0.1574   1.0000   0.0000   0.0000     2.8402 r
  I_RISC_CORE/U923/Y (AND2X1_HVT)                    0.1385   1.0000            0.3741     3.2142 r
  I_RISC_CORE/n537 (net)       1   0.4413 
  I_RISC_CORE/U924/A2 (OA21X1_HVT)          0.0000   0.1385   1.0000   0.0000   0.0000     3.2142 r
  I_RISC_CORE/U924/Y (OA21X1_HVT)                    0.1929   1.0000            0.4894     3.7036 r
  I_RISC_CORE/n539 (net)       2   0.9380 
  I_RISC_CORE/U63/A4 (AO22X1_LVT)           0.0000   0.1929   1.0000   0.0000   0.0000     3.7036 r
  I_RISC_CORE/U63/Y (AO22X1_LVT)                     0.0593   1.0000            0.1304     3.8340 r
  I_RISC_CORE/n543 (net)       1   0.6065 
  I_RISC_CORE/U929/A1 (AND2X1_LVT)          0.0000   0.0593   1.0000   0.0000   0.0000     3.8340 r
  I_RISC_CORE/U929/Y (AND2X1_LVT)                    0.0442   1.0000            0.0826     3.9166 r
  I_RISC_CORE/n903 (net)       3   1.4334 
  I_RISC_CORE/U930/A1 (NAND2X0_HVT)         0.0000   0.0442   1.0000   0.0000   0.0000     3.9166 r
  I_RISC_CORE/U930/Y (NAND2X0_HVT)                   0.2538   1.0000            0.2100     4.1266 f
  I_RISC_CORE/n544 (net)       1   0.9375 
  I_RISC_CORE/U931/A1 (XOR2X1_LVT)          0.0000   0.2538   1.0000   0.0000   0.0000     4.1266 f
  I_RISC_CORE/U931/Y (XOR2X1_LVT)                    0.0903   1.0000            0.2452     4.3719 f
  I_RISC_CORE/n930 (net)       3   1.9830 
  I_RISC_CORE/U933/A1 (NAND2X0_LVT)         0.0000   0.0903   1.0000   0.0000   0.0000     4.3719 f
  I_RISC_CORE/U933/Y (NAND2X0_LVT)                   0.1106   1.0000            0.0954     4.4672 r
  I_RISC_CORE/n545 (net)       1   0.5542 
  I_RISC_CORE/U935/A3 (AO22X1_LVT)          0.0000   0.1106   1.0000   0.0000   0.0000     4.4672 r
  I_RISC_CORE/U935/Y (AO22X1_LVT)                    0.0750   1.0000            0.1196     4.5869 r
  I_RISC_CORE/n923 (net)       3   1.9644 
  I_RISC_CORE/U1250/A1 (XOR2X1_HVT)         0.0000   0.0750   1.0000   0.0000   0.0000     4.5869 r
  I_RISC_CORE/U1250/Y (XOR2X1_HVT)                   0.2546   1.0000            0.8432     5.4301 f
  I_RISC_CORE/n924 (net)       1   0.4419 
  I_RISC_CORE/U1251/A2 (NAND2X0_LVT)        0.0000   0.2546   1.0000   0.0000   0.0000     5.4301 f
  I_RISC_CORE/U1251/Y (NAND2X0_LVT)                  0.1332   1.0000            0.2073     5.6374 r
  I_RISC_CORE/n926 (net)       1   0.8195 
  I_RISC_CORE/U1252/A1 (XOR2X1_HVT)         0.0000   0.1332   1.0000   0.0000   0.0000     5.6374 r
  I_RISC_CORE/U1252/Y (XOR2X1_HVT)                   0.2704   1.0000            0.9159     6.5532 f
  I_RISC_CORE/n943 (net)       2   0.8835 
  I_RISC_CORE/U1267/A1 (NAND2X0_HVT)        0.0000   0.2704   1.0000   0.0000   0.0000     6.5532 f
  I_RISC_CORE/U1267/Y (NAND2X0_HVT)                  0.1942   1.0000            0.3079     6.8612 r
  I_RISC_CORE/n944 (net)       1   0.5542 
  I_RISC_CORE/U1268/A3 (AO22X1_LVT)         0.0000   0.1942   1.0000   0.0000   0.0000     6.8612 r
  I_RISC_CORE/U1268/Y (AO22X1_LVT)                   0.0602   1.0000            0.1291     6.9903 r
  I_RISC_CORE/n947 (net)       1   1.4458 
  I_RISC_CORE/U1269/CI (FADDX1_LVT)         0.0000   0.0602   1.0000   0.0000   0.0000     6.9903 r
  I_RISC_CORE/U1269/CO (FADDX1_LVT)                  0.0643   1.0000            0.1178     7.1081 r
  I_RISC_CORE/n949 (net)       1   0.6985 
  I_RISC_CORE/U1270/A2 (OR2X1_LVT)          0.0000   0.0643   1.0000   0.0000   0.0000     7.1081 r
  I_RISC_CORE/U1270/Y (OR2X1_LVT)                    0.0360   1.0000            0.0756     7.1837 r
  I_RISC_CORE/n984 (net)       1   0.5350 
  I_RISC_CORE/U1289/A1 (AND4X1_LVT)         0.0000   0.0360   1.0000   0.0000   0.0000     7.1837 r
  I_RISC_CORE/U1289/Y (AND4X1_LVT)                   0.0705   1.0000            0.1131     7.2968 r
  I_RISC_CORE/n1042_CDR1 (net)
                               2   1.3622 
  I_RISC_CORE/U1321/A2 (NOR2X0_LVT)         0.0000   0.0705   1.0000   0.0000   0.0000     7.2968 r
  I_RISC_CORE/U1321/Y (NOR2X0_LVT)                   0.0254   1.0000            0.1016     7.3983 f
  I_RISC_CORE/I_ALU_Result_10_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/D (SDFFX1_HVT)
                                            0.0000   0.0254   1.0000   0.0000   0.0000     7.3983 f
  data arrival time                                                                        7.3983

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.0875     3.5568
  clock uncertainty                                                            -0.1000     3.4568
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)                                  3.4568 r
  library setup time                                          1.0000           -1.2065     2.2503
  data required time                                                                       2.2503
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2503
  data arrival time                                                                       -7.3983
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.1481


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0612     2.2586 f
  I_RISC_CORE/n1530 (net)      1   0.4816 
  I_RISC_CORE/ZINV_52_inst_54271/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2586 f
  I_RISC_CORE/ZINV_52_inst_54271/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4285 r
  I_RISC_CORE/ZINV_52_60 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_19_inst_54270/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4285 r
  I_RISC_CORE/ZINV_19_inst_54270/Y (INVX0_HVT)       0.1346   1.0000            0.1646     2.5931 f
  I_RISC_CORE/ZINV_19_60 (net)
                               2   1.5771 
  I_RISC_CORE/U176/A1 (NOR2X4_HVT)          0.0000   0.1346   1.0000   0.0000   0.0000     2.5931 f
  I_RISC_CORE/U176/Y (NOR2X4_HVT)                    0.1835   1.0000            0.6466     3.2397 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1835   1.0000   0.0000   0.0000     3.2397 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1700   1.0000            1.0863     4.3259 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1700   1.0000   0.0000   0.0000     4.3259 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0616   1.0000            0.1967     4.5226 f
  I_RISC_CORE/n134 (net)       2   0.8870 
  I_RISC_CORE/U180/A1 (NOR4X0_RVT)          0.0000   0.0616   1.0000   0.0000   0.0000     4.5226 f
  I_RISC_CORE/U180/Y (NOR4X0_RVT)                    0.0660   1.0000            0.5400     5.0626 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0660   1.0000   0.0000   0.0000     5.0626 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2024   1.0000            0.2751     5.3377 r
  I_RISC_CORE/n187 (net)      10   4.3060 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2024   1.0000   0.0000   0.0000     5.3377 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1845   1.0000            0.4869     5.8246 r
  I_RISC_CORE/n122 (net)       4   1.6967 
  I_RISC_CORE/U182/A3 (NAND3X2_HVT)         0.0000   0.1845   1.0000   0.0000   0.0000     5.8246 r
  I_RISC_CORE/U182/Y (NAND3X2_HVT)                   0.1794   1.0000            0.8411     6.6657 f
  I_RISC_CORE/n191 (net)       5   2.0574 
  I_RISC_CORE/U490/A1 (NAND2X0_HVT)         0.0000   0.1794   1.0000   0.0000   0.0000     6.6657 f
  I_RISC_CORE/U490/Y (NAND2X0_HVT)                   0.1856   1.0000            0.2258     6.8915 r
  I_RISC_CORE/n177 (net)       1   0.4231 
  I_RISC_CORE/U491/A3 (NAND3X0_HVT)         0.0000   0.1856   1.0000   0.0000   0.0000     6.8915 r
  I_RISC_CORE/U491/Y (NAND3X0_HVT)                   0.3112   1.0000            0.4287     7.3203 f
  I_RISC_CORE/n180 (net)       1   0.4182 
  I_RISC_CORE/U492/A3 (NAND3X0_HVT)         0.0000   0.3112   1.0000   0.0000   0.0000     7.3203 f
  I_RISC_CORE/U492/Y (NAND3X0_HVT)                   0.1863   1.0000            0.3162     7.6365 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23165 (net)
                               1   0.4592 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/D (SDFFARX1_HVT)
                                            0.0000   0.1863   1.0000   0.0000   0.0000     7.6365 r
  data arrival time                                                                        7.6365

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0598     3.4598
  clock reconvergence pessimism                                                 0.0875     3.5472
  clock uncertainty                                                            -0.1000     3.4472
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)                    3.4472 r
  library setup time                                          1.0000           -0.9374     2.5098
  data required time                                                                       2.5098
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.5098
  data arrival time                                                                       -7.6365
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.1267


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1837     1.1837
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/CLK (SDFFX1_LVT)
                                                     0.0516                     0.0000     1.1837 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/Q (SDFFX1_LVT)
                                                     0.0676   1.0000            0.2880     1.4717 r
  I_RISC_CORE/Oprnd_A[1] (net)
                               4   2.7259 
  I_RISC_CORE/U517/A (NBUFFX4_RVT)          0.0000   0.0676   1.0000   0.0000   0.0000     1.4717 r
  I_RISC_CORE/U517/Y (NBUFFX4_RVT)                   0.0960   1.0000            0.1514     1.6231 r
  I_RISC_CORE/n1515 (net)     14   7.2068 
  I_RISC_CORE/U275/A2 (XNOR2X1_HVT)         0.0000   0.0960   1.0000   0.0000   0.0000     1.6231 r
  I_RISC_CORE/U275/Y (XNOR2X1_HVT)                   0.2316   1.0000            0.8390     2.4621 f
  I_RISC_CORE/n690 (net)       2   0.9328 
  I_RISC_CORE/U1069/A (INVX0_HVT)           0.0000   0.2316   1.0000   0.0000   0.0000     2.4621 f
  I_RISC_CORE/U1069/Y (INVX0_HVT)                    0.1905   1.0000            0.2618     2.7239 r
  I_RISC_CORE/n746 (net)       2   1.7210 
  I_RISC_CORE/U1070/A1 (XOR2X1_HVT)         0.0000   0.1905   1.0000   0.0000   0.0000     2.7239 r
  I_RISC_CORE/U1070/Y (XOR2X1_HVT)                   0.2660   1.0000            0.9512     3.6751 f
  I_RISC_CORE/n733 (net)       2   0.7683 
  I_RISC_CORE/U1073/A2 (AO21X1_HVT)         0.0000   0.2660   1.0000   0.0000   0.0000     3.6751 f
  I_RISC_CORE/U1073/Y (AO21X1_HVT)                   0.1676   1.0000            0.6709     4.3460 f
  I_RISC_CORE/n694 (net)       1   0.4010 
  I_RISC_CORE/U1075/A1 (NAND2X0_HVT)        0.0000   0.1676   1.0000   0.0000   0.0000     4.3460 f
  I_RISC_CORE/U1075/Y (NAND2X0_HVT)                  0.1680   1.0000            0.2151     4.5610 r
  I_RISC_CORE/n706 (net)       1   0.4050 
  I_RISC_CORE/U1082/A1 (AND4X1_HVT)         0.0000   0.1680   1.0000   0.0000   0.0000     4.5610 r
  I_RISC_CORE/U1082/Y (AND4X1_HVT)                   0.2613   1.0000            0.7130     5.2740 r
  I_RISC_CORE/n716 (net)       1   0.3784 
  I_RISC_CORE/U1088/A2 (AND4X1_HVT)         0.0000   0.2613   1.0000   0.0000   0.0000     5.2740 r
  I_RISC_CORE/U1088/Y (AND4X1_HVT)                   0.2601   1.0000            0.8557     6.1298 r
  I_RISC_CORE/n718 (net)       1   0.3467 
  I_RISC_CORE/U1089/A3 (OA21X2_HVT)         0.0000   0.2601   1.0000   0.0000   0.0000     6.1298 r
  I_RISC_CORE/U1089/Y (OA21X2_HVT)                   0.2639   1.0000            0.6192     6.7489 r
  I_RISC_CORE/n1028_CDR1 (net)
                               2   1.2453 
  I_RISC_CORE/U1090/A2 (NOR2X1_HVT)         0.0000   0.2639   1.0000   0.0000   0.0000     6.7489 r
  I_RISC_CORE/U1090/Y (NOR2X1_HVT)                   0.1124   1.0000            0.5239     7.2728 f
  I_RISC_CORE/I_ALU_Result_2_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/D (SDFFX1_HVT)
                                            0.0000   0.1124   1.0000   0.0000   0.0000     7.2728 f
  data arrival time                                                                        7.2728

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.0875     3.5568
  clock uncertainty                                                            -0.1000     3.4568
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/CLK (SDFFX1_HVT)                                   3.4568 r
  library setup time                                          1.0000           -1.2516     2.2052
  data required time                                                                       2.2052
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2052
  data arrival time                                                                       -7.2728
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.0676


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_31
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1837     1.1837
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                                     0.0516                     0.0000     1.1837 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX2_HVT)
                                                     0.2346   1.0000            1.2878     2.4715 f
  I_RISC_CORE/Oprnd_A[5] (net)
                               9   4.6425 
  I_RISC_CORE/U694/A2 (NOR2X1_HVT)          0.0000   0.2346   1.0000   0.0000   0.0000     2.4715 f
  I_RISC_CORE/U694/Y (NOR2X1_HVT)                    0.1072   1.0000            0.5558     3.0274 r
  I_RISC_CORE/n353 (net)       1   0.4354 
  I_RISC_CORE/U695/A2 (AND2X1_HVT)          0.0000   0.1072   1.0000   0.0000   0.0000     3.0274 r
  I_RISC_CORE/U695/Y (AND2X1_HVT)                    0.1733   1.0000            0.4061     3.4335 r
  I_RISC_CORE/n871 (net)       3   1.3980 
  I_RISC_CORE/U976/A1 (OA21X1_HVT)          0.0000   0.1733   1.0000   0.0000   0.0000     3.4335 r
  I_RISC_CORE/U976/Y (OA21X1_HVT)                    0.1883   1.0000            0.5440     3.9775 r
  I_RISC_CORE/n999 (net)       2   0.8293 
  I_RISC_CORE/U979/A1 (AND3X1_HVT)          0.0000   0.1883   1.0000   0.0000   0.0000     3.9775 r
  I_RISC_CORE/U979/Y (AND3X1_HVT)                    0.1902   1.0000            0.5349     4.5125 r
  I_RISC_CORE/n591 (net)       1   0.3947 
  I_RISC_CORE/U980/A2 (MUX21X1_HVT)         0.0000   0.1902   1.0000   0.0000   0.0000     4.5125 r
  I_RISC_CORE/U980/Y (MUX21X1_HVT)                   0.2189   1.0000            0.6056     5.1180 r
  I_RISC_CORE/n597 (net)       1   0.3784 
  I_RISC_CORE/U983/A2 (AND4X1_HVT)          0.0000   0.2189   1.0000   0.0000   0.0000     5.1180 r
  I_RISC_CORE/U983/Y (AND4X1_HVT)                    0.2606   1.0000            0.8311     5.9491 r
  I_RISC_CORE/n599 (net)       1   0.3615 
  I_RISC_CORE/U984/A3 (OA21X1_HVT)          0.0000   0.2606   1.0000   0.0000   0.0000     5.9491 r
  I_RISC_CORE/U984/Y (OA21X1_HVT)                    0.1782   1.0000            0.4981     6.4473 r
  I_RISC_CORE/n606 (net)       1   0.5623 
  I_RISC_CORE/U988/A2 (NAND4X0_RVT)         0.0000   0.1782   1.0000   0.0000   0.0000     6.4473 r
  I_RISC_CORE/U988/Y (NAND4X0_RVT)                   0.1609   1.0000            0.2054     6.6527 f
  I_RISC_CORE/n608 (net)       1   0.4403 
  I_RISC_CORE/U989/A3 (AOI21X1_HVT)         0.0000   0.1609   1.0000   0.0000   0.0000     6.6527 f
  I_RISC_CORE/U989/Y (AOI21X1_HVT)                   0.1415   1.0000            0.4962     7.1489 r
  I_RISC_CORE/n1029_CDR1 (net)
                               2   1.1539 
  I_RISC_CORE/U1316/A2 (NAND4X0_LVT)        0.0000   0.1415   1.0000   0.0000   0.0000     7.1489 r
  I_RISC_CORE/U1316/Y (NAND4X0_LVT)                  0.1365   1.0000            0.0892     7.2381 f
  I_RISC_CORE/n1032_CDR1 (net)
                               1   0.4990 
  I_RISC_CORE/U1317/A2 (NOR4X1_RVT)         0.0000   0.1365   1.0000   0.0000   0.0000     7.2381 f
  I_RISC_CORE/U1317/Y (NOR4X1_RVT)                   0.0671   1.0000            0.5655     7.8036 r
  I_RISC_CORE/n1033_CDR1 (net)
                               1   0.5431 
  I_RISC_CORE/U1318/A4 (NAND4X0_RVT)        0.0000   0.0671   1.0000   0.0000   0.0000     7.8036 r
  I_RISC_CORE/U1318/Y (NAND4X0_RVT)                  0.1494   1.0000            0.1875     7.9911 f
  I_RISC_CORE/n1036 (net)      1   0.6008 
  I_RISC_CORE/U71/A2 (NOR2X0_RVT)           0.0000   0.1494   1.0000   0.0000   0.0000     7.9911 f
  I_RISC_CORE/U71/Y (NOR2X0_RVT)                     0.0542   1.0000            0.2856     8.2767 r
  I_RISC_CORE/n393 (net)       1   0.5059 
  I_RISC_CORE/R_31/D (SDFFARX1_LVT)         0.0000   0.0542   1.0000   0.0000   0.0000     8.2767 r
  data arrival time                                                                        8.2767

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0568     3.4568
  clock reconvergence pessimism                                                 0.0875     3.5443
  clock uncertainty                                                            -0.1000     3.4443
  I_RISC_CORE/R_31/CLK (SDFFARX1_LVT)                                                      3.4443 r
  library setup time                                          1.0000           -0.2234     3.2209
  data required time                                                                       3.2209
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2209
  data arrival time                                                                       -8.2767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.0558


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1837     1.1837
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                                     0.0516                     0.0000     1.1837 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX2_HVT)
                                                     0.2346   1.0000            1.2878     2.4715 f
  I_RISC_CORE/Oprnd_A[5] (net)
                               9   4.6425 
  I_RISC_CORE/U657/A2 (OR2X1_HVT)           0.0000   0.2346   1.0000   0.0000   0.0000     2.4715 f
  I_RISC_CORE/U657/Y (OR2X1_HVT)                     0.1456   1.0000            0.4579     2.9294 f
  I_RISC_CORE/n378 (net)       2   0.8240 
  I_RISC_CORE/U728/A2 (NAND2X0_HVT)         0.0000   0.1456   1.0000   0.0000   0.0000     2.9294 f
  I_RISC_CORE/U728/Y (NAND2X0_HVT)                   0.3692   1.0000            0.2985     3.2279 r
  I_RISC_CORE/n862 (net)       2   1.8132 
  I_RISC_CORE/U729/A2 (XOR2X1_HVT)          0.0000   0.3692   1.0000   0.0000   0.0000     3.2279 r
  I_RISC_CORE/U729/Y (XOR2X1_HVT)                    0.2885   1.0000            1.1781     4.4060 f
  I_RISC_CORE/n995 (net)       3   1.4239 
  I_RISC_CORE/U731/A1 (AND2X1_LVT)          0.0000   0.2885   1.0000   0.0000   0.0000     4.4060 f
  I_RISC_CORE/U731/Y (AND2X1_LVT)                    0.0687   1.0000            0.2202     4.6262 f
  I_RISC_CORE/n993 (net)       3   1.4068 
  I_RISC_CORE/U732/A2 (AND2X1_LVT)          0.0000   0.0687   1.0000   0.0000   0.0000     4.6262 f
  I_RISC_CORE/U732/Y (AND2X1_LVT)                    0.0638   1.0000            0.1052     4.7314 f
  I_RISC_CORE/n576 (net)       2   0.9042 
  I_RISC_CORE/U733/A2 (AND2X1_HVT)          0.0000   0.0638   1.0000   0.0000   0.0000     4.7314 f
  I_RISC_CORE/U733/Y (AND2X1_HVT)                    0.1820   1.0000            0.3242     5.0556 f
  I_RISC_CORE/n574 (net)       4   1.7939 
  I_RISC_CORE/U736/A2 (AND3X1_LVT)          0.0000   0.1820   1.0000   0.0000   0.0000     5.0556 f
  I_RISC_CORE/U736/Y (AND3X1_LVT)                    0.0717   1.0000            0.2049     5.2605 f
  I_RISC_CORE/n524 (net)       3   1.2913 
  I_RISC_CORE/U881/A2 (AND3X1_LVT)          0.0000   0.0717   1.0000   0.0000   0.0000     5.2605 f
  I_RISC_CORE/U881/Y (AND3X1_LVT)                    0.0683   1.0000            0.1338     5.3943 f
  I_RISC_CORE/n512 (net)       3   1.3105 
  I_RISC_CORE/U888/A2 (OA21X1_HVT)          0.0000   0.0683   1.0000   0.0000   0.0000     5.3943 f
  I_RISC_CORE/U888/Y (OA21X1_HVT)                    0.1868   1.0000            0.4891     5.8834 f
  I_RISC_CORE/n911 (net)       2   0.8634 
  I_RISC_CORE/U1244/A1 (MUX21X1_HVT)        0.0000   0.1868   1.0000   0.0000   0.0000     5.8834 f
  I_RISC_CORE/U1244/Y (MUX21X1_HVT)                  0.3115   1.0000            0.7841     6.6675 f
  I_RISC_CORE/n916 (net)       1   0.5533 
  I_RISC_CORE/U85/A3 (NAND4X0_LVT)          0.0000   0.3115   1.0000   0.0000   0.0000     6.6675 f
  I_RISC_CORE/U85/Y (NAND4X0_LVT)                    0.1627   1.0000            0.2395     6.9071 r
  I_RISC_CORE/n239 (net)       2   1.0237 
  I_RISC_CORE/U1344/A1 (AND2X1_HVT)         0.0000   0.1627   1.0000   0.0000   0.0000     6.9071 r
  I_RISC_CORE/U1344/Y (AND2X1_HVT)                   0.1369   1.0000            0.3758     7.2828 r
  I_RISC_CORE/I_ALU_Result_12_ (net)
                               1   0.4027 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/D (SDFFX1_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     7.2828 r
  data arrival time                                                                        7.2828

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.0875     3.5568
  clock uncertainty                                                            -0.1000     3.4568
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/CLK (SDFFX1_HVT)                                  3.4568 r
  library setup time                                          1.0000           -1.1760     2.2808
  data required time                                                                       2.2808
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2808
  data arrival time                                                                       -7.2828
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -5.0020


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0612     2.2586 f
  I_RISC_CORE/n1530 (net)      1   0.4816 
  I_RISC_CORE/ZINV_52_inst_54271/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2586 f
  I_RISC_CORE/ZINV_52_inst_54271/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4285 r
  I_RISC_CORE/ZINV_52_60 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_19_inst_54270/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4285 r
  I_RISC_CORE/ZINV_19_inst_54270/Y (INVX0_HVT)       0.1346   1.0000            0.1646     2.5931 f
  I_RISC_CORE/ZINV_19_60 (net)
                               2   1.5771 
  I_RISC_CORE/U176/A1 (NOR2X4_HVT)          0.0000   0.1346   1.0000   0.0000   0.0000     2.5931 f
  I_RISC_CORE/U176/Y (NOR2X4_HVT)                    0.1835   1.0000            0.6466     3.2397 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1835   1.0000   0.0000   0.0000     3.2397 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1700   1.0000            1.0863     4.3259 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1700   1.0000   0.0000   0.0000     4.3259 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0616   1.0000            0.1967     4.5226 f
  I_RISC_CORE/n134 (net)       2   0.8870 
  I_RISC_CORE/U180/A1 (NOR4X0_RVT)          0.0000   0.0616   1.0000   0.0000   0.0000     4.5226 f
  I_RISC_CORE/U180/Y (NOR4X0_RVT)                    0.0660   1.0000            0.5400     5.0626 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0660   1.0000   0.0000   0.0000     5.0626 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2024   1.0000            0.2751     5.3377 r
  I_RISC_CORE/n187 (net)      10   4.3060 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2024   1.0000   0.0000   0.0000     5.3377 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1845   1.0000            0.4869     5.8246 r
  I_RISC_CORE/n122 (net)       4   1.6967 
  I_RISC_CORE/U182/A3 (NAND3X2_HVT)         0.0000   0.1845   1.0000   0.0000   0.0000     5.8246 r
  I_RISC_CORE/U182/Y (NAND3X2_HVT)                   0.1794   1.0000            0.8411     6.6657 f
  I_RISC_CORE/n191 (net)       5   2.0574 
  I_RISC_CORE/U497/A2 (NAND2X0_HVT)         0.0000   0.1794   1.0000   0.0000   0.0000     6.6657 f
  I_RISC_CORE/U497/Y (NAND2X0_HVT)                   0.1908   1.0000            0.2312     6.8969 r
  I_RISC_CORE/n190 (net)       1   0.4089 
  I_RISC_CORE/U499/A2 (AO22X1_HVT)          0.0000   0.1908   1.0000   0.0000   0.0000     6.8969 r
  I_RISC_CORE/U499/Y (AO22X1_HVT)                    0.1938   1.0000            0.6084     7.5053 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Next_Stack[1] (net)
                               1   0.4592 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/D (SDFFARX1_HVT)
                                            0.0000   0.1938   1.0000   0.0000   0.0000     7.5053 r
  data arrival time                                                                        7.5053

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0598     3.4598
  clock reconvergence pessimism                                                 0.0875     3.5472
  clock uncertainty                                                            -0.1000     3.4472
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/CLK (SDFFARX1_HVT)                 3.4472 r
  library setup time                                          1.0000           -0.9416     2.5056
  data required time                                                                       2.5056
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.5056
  data arrival time                                                                       -7.5053
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.9997


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX1_HVT)
                                                     0.4397   1.0000            1.0169     2.2144 r
  I_RISC_CORE/n282 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_302_1900/A (INVX8_RVT)
                                            0.0000   0.4397   1.0000   0.0000   0.0000     2.2144 r
  I_RISC_CORE/HFSINV_302_1900/Y (INVX8_RVT)          0.1597   1.0000            0.1066     2.3210 f
  I_RISC_CORE/Xecutng_Instrn[18] (net)
                               8   3.0593 
  I_RISC_CORE/U172/A1 (OR4X1_HVT)           0.0000   0.1597   1.0000   0.0000   0.0000     2.3210 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1069   1.0000            1.2610     3.5820 f
  I_RISC_CORE/n7 (net)         2   0.9873 
  I_RISC_CORE/U173/A3 (OR3X1_HVT)           0.0000   0.1069   1.0000   0.0000   0.0000     3.5820 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.5394     4.1214 f
  I_RISC_CORE/n132 (net)       1   0.4837 
  I_RISC_CORE/U440/A2 (OR3X1_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     4.1214 f
  I_RISC_CORE/U440/Y (OR3X1_HVT)                     0.1848   1.0000            0.6786     4.8000 f
  I_RISC_CORE/n133 (net)       1   0.4340 
  I_RISC_CORE/U441/A2 (AOI22X1_RVT)         0.0000   0.1848   1.0000   0.0000   0.0000     4.8000 f
  I_RISC_CORE/U441/Y (AOI22X1_RVT)                   0.0556   1.0000            0.4298     5.2298 r
  I_RISC_CORE/n136 (net)       1   0.4417 
  I_RISC_CORE/U442/A4 (AO221X1_HVT)         0.0000   0.0556   1.0000   0.0000   0.0000     5.2298 r
  I_RISC_CORE/U442/Y (AO221X1_HVT)                   0.2777   1.0000            0.6034     5.8332 r
  I_RISC_CORE/n1526 (net)      2   1.7751 
  I_RISC_CORE/U1358/A (INVX2_HVT)           0.0000   0.2777   1.0000   0.0000   0.0000     5.8332 r
  I_RISC_CORE/U1358/Y (INVX2_HVT)                    0.1597   1.0000            0.2473     6.0805 f
  I_RISC_CORE/n1421 (net)      8   3.2741 
  I_RISC_CORE/U448/A1 (AO222X1_HVT)         0.0000   0.1597   1.0000   0.0000   0.0000     6.0805 f
  I_RISC_CORE/U448/Y (AO222X1_HVT)                   0.1867   1.0000            0.8652     6.9457 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N25 (net)
                               1   0.4367 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/D (SDFFARX1_HVT)
                                            0.0000   0.1867   1.0000   0.0000   0.0000     6.9457 f
  data arrival time                                                                        6.9457

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0530     3.4530
  clock reconvergence pessimism                                                 0.0875     3.5404
  clock uncertainty                                                            -0.1000     3.4404
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)                  3.4404 r
  library setup time                                          1.0000           -1.4296     2.0108
  data required time                                                                       2.0108
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0108
  data arrival time                                                                       -6.9457
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.9349


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX1_HVT)
                                                     0.4397   1.0000            1.0169     2.2144 r
  I_RISC_CORE/n282 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_302_1900/A (INVX8_RVT)
                                            0.0000   0.4397   1.0000   0.0000   0.0000     2.2144 r
  I_RISC_CORE/HFSINV_302_1900/Y (INVX8_RVT)          0.1597   1.0000            0.1066     2.3210 f
  I_RISC_CORE/Xecutng_Instrn[18] (net)
                               8   3.0593 
  I_RISC_CORE/U172/A1 (OR4X1_HVT)           0.0000   0.1597   1.0000   0.0000   0.0000     2.3210 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1069   1.0000            1.2610     3.5820 f
  I_RISC_CORE/n7 (net)         2   0.9873 
  I_RISC_CORE/U173/A3 (OR3X1_HVT)           0.0000   0.1069   1.0000   0.0000   0.0000     3.5820 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.5394     4.1214 f
  I_RISC_CORE/n132 (net)       1   0.4837 
  I_RISC_CORE/U440/A2 (OR3X1_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     4.1214 f
  I_RISC_CORE/U440/Y (OR3X1_HVT)                     0.1848   1.0000            0.6786     4.8000 f
  I_RISC_CORE/n133 (net)       1   0.4340 
  I_RISC_CORE/U441/A2 (AOI22X1_RVT)         0.0000   0.1848   1.0000   0.0000   0.0000     4.8000 f
  I_RISC_CORE/U441/Y (AOI22X1_RVT)                   0.0556   1.0000            0.4298     5.2298 r
  I_RISC_CORE/n136 (net)       1   0.4417 
  I_RISC_CORE/U442/A4 (AO221X1_HVT)         0.0000   0.0556   1.0000   0.0000   0.0000     5.2298 r
  I_RISC_CORE/U442/Y (AO221X1_HVT)                   0.2777   1.0000            0.6034     5.8332 r
  I_RISC_CORE/n1526 (net)      2   1.7751 
  I_RISC_CORE/U446/A1 (AND2X2_HVT)          0.0000   0.2777   1.0000   0.0000   0.0000     5.8332 r
  I_RISC_CORE/U446/Y (AND2X2_HVT)                    0.2646   1.0000            0.6014     6.4345 r
  I_RISC_CORE/n167 (net)       8   3.5962 
  I_RISC_CORE/U461/A3 (AOI22X1_HVT)         0.0000   0.2646   1.0000   0.0000   0.0000     6.4345 r
  I_RISC_CORE/U461/Y (AOI22X1_HVT)                   0.1252   1.0000            0.6814     7.1159 f
  I_RISC_CORE/n154 (net)       1   0.4010 
  I_RISC_CORE/U468/A1 (NAND2X0_HVT)         0.0000   0.1252   1.0000   0.0000   0.0000     7.1159 f
  I_RISC_CORE/U468/Y (NAND2X0_HVT)                   0.2008   1.0000            0.1843     7.3002 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N28 (net)
                               1   0.4592 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/D (SDFFARX1_HVT)
                                            0.0000   0.2008   1.0000   0.0000   0.0000     7.3002 r
  data arrival time                                                                        7.3002

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0530     3.4530
  clock reconvergence pessimism                                                 0.0875     3.5404
  clock uncertainty                                                            -0.1000     3.4404
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)                  3.4404 r
  library setup time                                          1.0000           -0.9557     2.4848
  data required time                                                                       2.4848
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4848
  data arrival time                                                                       -7.3002
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.8154


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1837     1.1837
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                                     0.0516                     0.0000     1.1837 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX2_HVT)
                                                     0.2346   1.0000            1.2878     2.4715 f
  I_RISC_CORE/Oprnd_A[5] (net)
                               9   4.6425 
  I_RISC_CORE/U657/A2 (OR2X1_HVT)           0.0000   0.2346   1.0000   0.0000   0.0000     2.4715 f
  I_RISC_CORE/U657/Y (OR2X1_HVT)                     0.1456   1.0000            0.4579     2.9294 f
  I_RISC_CORE/n378 (net)       2   0.8240 
  I_RISC_CORE/U728/A2 (NAND2X0_HVT)         0.0000   0.1456   1.0000   0.0000   0.0000     2.9294 f
  I_RISC_CORE/U728/Y (NAND2X0_HVT)                   0.3692   1.0000            0.2985     3.2279 r
  I_RISC_CORE/n862 (net)       2   1.8132 
  I_RISC_CORE/U729/A2 (XOR2X1_HVT)          0.0000   0.3692   1.0000   0.0000   0.0000     3.2279 r
  I_RISC_CORE/U729/Y (XOR2X1_HVT)                    0.2885   1.0000            1.1781     4.4060 f
  I_RISC_CORE/n995 (net)       3   1.4239 
  I_RISC_CORE/U731/A1 (AND2X1_LVT)          0.0000   0.2885   1.0000   0.0000   0.0000     4.4060 f
  I_RISC_CORE/U731/Y (AND2X1_LVT)                    0.0687   1.0000            0.2202     4.6262 f
  I_RISC_CORE/n993 (net)       3   1.4068 
  I_RISC_CORE/U732/A2 (AND2X1_LVT)          0.0000   0.0687   1.0000   0.0000   0.0000     4.6262 f
  I_RISC_CORE/U732/Y (AND2X1_LVT)                    0.0638   1.0000            0.1052     4.7314 f
  I_RISC_CORE/n576 (net)       2   0.9042 
  I_RISC_CORE/U733/A2 (AND2X1_HVT)          0.0000   0.0638   1.0000   0.0000   0.0000     4.7314 f
  I_RISC_CORE/U733/Y (AND2X1_HVT)                    0.1820   1.0000            0.3242     5.0556 f
  I_RISC_CORE/n574 (net)       4   1.7939 
  I_RISC_CORE/U740/A2 (OA21X1_HVT)          0.0000   0.1820   1.0000   0.0000   0.0000     5.0556 f
  I_RISC_CORE/U740/Y (OA21X1_HVT)                    0.1850   1.0000            0.5478     5.6034 f
  I_RISC_CORE/n416 (net)       2   0.8026 
  I_RISC_CORE/U743/A1 (AO21X1_HVT)          0.0000   0.1850   1.0000   0.0000   0.0000     5.6034 f
  I_RISC_CORE/U743/Y (AO21X1_HVT)                    0.1671   1.0000            0.5728     6.1761 f
  I_RISC_CORE/n387 (net)       1   0.3649 
  I_RISC_CORE/U82/A4 (AND4X1_RVT)           0.0000   0.1671   1.0000   0.0000   0.0000     6.1761 f
  I_RISC_CORE/U82/Y (AND4X1_RVT)                     0.1418   1.0000            0.4212     6.5973 f
  I_RISC_CORE/n240_CDR1 (net)
                               2   1.0847 
  I_RISC_CORE/U745/A2 (NOR2X0_HVT)          0.0000   0.1418   1.0000   0.0000   0.0000     6.5973 f
  I_RISC_CORE/U745/Y (NOR2X0_HVT)                    0.1060   1.0000            0.5019     7.0992 r
  I_RISC_CORE/I_ALU_Result_9_ (net)
                               1   0.4027 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/D (SDFFX1_HVT)
                                            0.0000   0.1060   1.0000   0.0000   0.0000     7.0992 r
  data arrival time                                                                        7.0992

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.0875     3.5568
  clock uncertainty                                                            -0.1000     3.4568
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK (SDFFX1_HVT)                                   3.4568 r
  library setup time                                          1.0000           -1.1584     2.2984
  data required time                                                                       2.2984
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2984
  data arrival time                                                                       -7.0992
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.8008


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1837     1.1837
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/CLK (SDFFX2_HVT)
                                                     0.0516                     0.0000     1.1837 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/Q (SDFFX2_HVT)
                                                     0.2519   1.0000            1.3052     2.4889 f
  I_RISC_CORE/Oprnd_A[7] (net)
                              10   5.8224 
  I_RISC_CORE/U963/A1 (OA21X1_HVT)          0.0000   0.2519   1.0000   0.0000   0.0000     2.4889 f
  I_RISC_CORE/U963/Y (OA21X1_HVT)                    0.1907   1.0000            0.6851     3.1741 f
  I_RISC_CORE/n813 (net)       2   0.9743 
  I_RISC_CORE/U967/A1 (OA21X1_LVT)          0.0000   0.1907   1.0000   0.0000   0.0000     3.1741 f
  I_RISC_CORE/U967/Y (OA21X1_LVT)                    0.0643   1.0000            0.2351     3.4091 f
  I_RISC_CORE/n584 (net)       2   1.0714 
  I_RISC_CORE/U969/A2 (OA21X1_LVT)          0.0000   0.0643   1.0000   0.0000   0.0000     3.4091 f
  I_RISC_CORE/U969/Y (OA21X1_LVT)                    0.0464   1.0000            0.1263     3.5355 f
  I_RISC_CORE/n810 (net)       2   0.9998 
  I_RISC_CORE/U973/A1 (NAND2X0_LVT)         0.0000   0.0464   1.0000   0.0000   0.0000     3.5355 f
  I_RISC_CORE/U973/Y (NAND2X0_LVT)                   0.0908   1.0000            0.0838     3.6193 r
  I_RISC_CORE/n812 (net)       2   1.2215 
  I_RISC_CORE/U1167/A (INVX1_LVT)           0.0000   0.0908   1.0000   0.0000   0.0000     3.6193 r
  I_RISC_CORE/U1167/Y (INVX1_LVT)                    0.0470   1.0000            0.0349     3.6542 f
  I_RISC_CORE/n819 (net)       2   1.1063 
  I_RISC_CORE/U1173/A1 (NAND2X0_LVT)        0.0000   0.0470   1.0000   0.0000   0.0000     3.6542 f
  I_RISC_CORE/U1173/Y (NAND2X0_LVT)                  0.1027   1.0000            0.0779     3.7321 r
  I_RISC_CORE/n820 (net)       1   0.9783 
  I_RISC_CORE/U1174/A1 (XOR2X1_LVT)         0.0000   0.1027   1.0000   0.0000   0.0000     3.7321 r
  I_RISC_CORE/U1174/Y (XOR2X1_LVT)                   0.0701   1.0000            0.1982     3.9303 f
  I_RISC_CORE/n840 (net)       2   0.9820 
  I_RISC_CORE/U1177/A1 (AO21X1_LVT)         0.0000   0.0701   1.0000   0.0000   0.0000     3.9303 f
  I_RISC_CORE/U1177/Y (AO21X1_LVT)                   0.0460   1.0000            0.1433     4.0736 f
  I_RISC_CORE/n847 (net)       2   1.0117 
  I_RISC_CORE/U1201/A (INVX0_HVT)           0.0000   0.0460   1.0000   0.0000   0.0000     4.0736 f
  I_RISC_CORE/U1201/Y (INVX0_HVT)                    0.0994   1.0000            0.0854     4.1590 r
  I_RISC_CORE/n848 (net)       1   0.8195 
  I_RISC_CORE/U1202/A1 (XOR2X1_HVT)         0.0000   0.0994   1.0000   0.0000   0.0000     4.1590 r
  I_RISC_CORE/U1202/Y (XOR2X1_HVT)                   0.2505   1.0000            0.8557     5.0146 f
  I_RISC_CORE/n849 (net)       1   0.3634 
  I_RISC_CORE/U1203/A2 (NAND2X0_HVT)        0.0000   0.2505   1.0000   0.0000   0.0000     5.0146 f
  I_RISC_CORE/U1203/Y (NAND2X0_HVT)                  0.2363   1.0000            0.3156     5.3302 r
  I_RISC_CORE/n851 (net)       1   0.8195 
  I_RISC_CORE/U1204/A1 (XOR2X1_HVT)         0.0000   0.2363   1.0000   0.0000   0.0000     5.3302 r
  I_RISC_CORE/U1204/Y (XOR2X1_HVT)                   0.2564   1.0000            0.9672     6.2974 f
  I_RISC_CORE/n852 (net)       1   0.4849 
  I_RISC_CORE/U1205/A4 (AOI22X1_RVT)        0.0000   0.2564   1.0000   0.0000   0.0000     6.2974 f
  I_RISC_CORE/U1205/Y (AOI22X1_RVT)                  0.0755   1.0000            0.3851     6.6825 r
  I_RISC_CORE/n857 (net)       2   1.3344 
  I_RISC_CORE/U1207/A (INVX1_LVT)           0.0000   0.0755   1.0000   0.0000   0.0000     6.6825 r
  I_RISC_CORE/U1207/Y (INVX1_LVT)                    0.0359   1.0000            0.0251     6.7075 f
  I_RISC_CORE/n858 (net)       1   0.4477 
  I_RISC_CORE/U1208/A1 (NAND2X0_RVT)        0.0000   0.0359   1.0000   0.0000   0.0000     6.7075 f
  I_RISC_CORE/U1208/Y (NAND2X0_RVT)                  0.1327   1.0000            0.0875     6.7951 r
  I_RISC_CORE/n859 (net)       1   0.5257 
  I_RISC_CORE/U1209/A3 (NAND3X0_LVT)        0.0000   0.1327   1.0000   0.0000   0.0000     6.7951 r
  I_RISC_CORE/U1209/Y (NAND3X0_LVT)                  0.0631   1.0000            0.0804     6.8754 f
  I_RISC_CORE/n887 (net)       1   0.4646 
  I_RISC_CORE/U1227/A1 (NAND4X1_LVT)        0.0000   0.0631   1.0000   0.0000   0.0000     6.8754 f
  I_RISC_CORE/U1227/Y (NAND4X1_LVT)                  0.0488   1.0000            0.1828     7.0582 r
  I_RISC_CORE/n1038 (net)      2   1.1817 
  I_RISC_CORE/U1228/A1 (AND2X1_LVT)         0.0000   0.0488   1.0000   0.0000   0.0000     7.0582 r
  I_RISC_CORE/U1228/Y (AND2X1_LVT)                   0.0323   1.0000            0.0678     7.1261 r
  I_RISC_CORE/I_ALU_Result_5_ (net)
                               1   0.4027 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/D (SDFFX1_HVT)
                                            0.0000   0.0323   1.0000   0.0000   0.0000     7.1261 r
  data arrival time                                                                        7.1261

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.0875     3.5568
  clock uncertainty                                                            -0.1000     3.4568
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/CLK (SDFFX1_HVT)                                   3.4568 r
  library setup time                                          1.0000           -1.1188     2.3380
  data required time                                                                       2.3380
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3380
  data arrival time                                                                       -7.1261
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.7881


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX1_HVT)
                                                     0.4397   1.0000            1.0169     2.2144 r
  I_RISC_CORE/n282 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_302_1900/A (INVX8_RVT)
                                            0.0000   0.4397   1.0000   0.0000   0.0000     2.2144 r
  I_RISC_CORE/HFSINV_302_1900/Y (INVX8_RVT)          0.1597   1.0000            0.1066     2.3210 f
  I_RISC_CORE/Xecutng_Instrn[18] (net)
                               8   3.0593 
  I_RISC_CORE/U172/A1 (OR4X1_HVT)           0.0000   0.1597   1.0000   0.0000   0.0000     2.3210 f
  I_RISC_CORE/U172/Y (OR4X1_HVT)                     0.1069   1.0000            1.2610     3.5820 f
  I_RISC_CORE/n7 (net)         2   0.9873 
  I_RISC_CORE/U173/A3 (OR3X1_HVT)           0.0000   0.1069   1.0000   0.0000   0.0000     3.5820 f
  I_RISC_CORE/U173/Y (OR3X1_HVT)                     0.1866   1.0000            0.5394     4.1214 f
  I_RISC_CORE/n132 (net)       1   0.4837 
  I_RISC_CORE/U440/A2 (OR3X1_HVT)           0.0000   0.1866   1.0000   0.0000   0.0000     4.1214 f
  I_RISC_CORE/U440/Y (OR3X1_HVT)                     0.1848   1.0000            0.6786     4.8000 f
  I_RISC_CORE/n133 (net)       1   0.4340 
  I_RISC_CORE/U441/A2 (AOI22X1_RVT)         0.0000   0.1848   1.0000   0.0000   0.0000     4.8000 f
  I_RISC_CORE/U441/Y (AOI22X1_RVT)                   0.0556   1.0000            0.4298     5.2298 r
  I_RISC_CORE/n136 (net)       1   0.4417 
  I_RISC_CORE/U442/A4 (AO221X1_HVT)         0.0000   0.0556   1.0000   0.0000   0.0000     5.2298 r
  I_RISC_CORE/U442/Y (AO221X1_HVT)                   0.2777   1.0000            0.6034     5.8332 r
  I_RISC_CORE/n1526 (net)      2   1.7751 
  I_RISC_CORE/U446/A1 (AND2X2_HVT)          0.0000   0.2777   1.0000   0.0000   0.0000     5.8332 r
  I_RISC_CORE/U446/Y (AND2X2_HVT)                    0.2646   1.0000            0.6014     6.4345 r
  I_RISC_CORE/n167 (net)       8   3.5962 
  I_RISC_CORE/U454/A3 (AO22X1_HVT)          0.0000   0.2646   1.0000   0.0000   0.0000     6.4345 r
  I_RISC_CORE/U454/Y (AO22X1_HVT)                    0.1934   1.0000            0.5252     6.9597 r
  I_RISC_CORE/n140 (net)       1   0.4504 
  I_RISC_CORE/U455/A3 (AO21X1_HVT)          0.0000   0.1934   1.0000   0.0000   0.0000     6.9597 r
  I_RISC_CORE/U455/Y (AO21X1_HVT)                    0.1872   1.0000            0.3205     7.2802 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_N32 (net)
                               1   0.4592 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/D (SDFFARX1_HVT)
                                            0.0000   0.1872   1.0000   0.0000   0.0000     7.2802 r
  data arrival time                                                                        7.2802

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0530     3.4530
  clock reconvergence pessimism                                                 0.0875     3.5404
  clock uncertainty                                                            -0.1000     3.4404
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)                  3.4404 r
  library setup time                                          1.0000           -0.9482     2.4922
  data required time                                                                       2.4922
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.4922
  data arrival time                                                                       -7.2802
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.7880


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_30
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1841     1.1841
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_LVT)
                                                     0.0522                     0.0000     1.1841 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/Q (SDFFX2_LVT)
                                                     0.0670   1.0000            0.3660     1.5501 r
  I_RISC_CORE/n320 (net)       5   2.4495 
  I_RISC_CORE/U1354/A (NBUFFX2_HVT)         0.0000   0.0670   1.0000   0.0000   0.0000     1.5501 r
  I_RISC_CORE/U1354/Y (NBUFFX2_HVT)                  0.2381   1.0000            0.2956     1.8457 r
  I_RISC_CORE/n1492 (net)      8   6.1197 
  I_RISC_CORE/U800/A1 (AND2X1_HVT)          0.0000   0.2381   1.0000   0.0000   0.0000     1.8457 r
  I_RISC_CORE/U800/Y (AND2X1_HVT)                    0.2056   1.0000            0.4735     2.3192 r
  I_RISC_CORE/n444 (net)       3   2.2719 
  I_RISC_CORE/U810/A2 (XOR3X1_HVT)          0.0000   0.2056   1.0000   0.0000   0.0000     2.3192 r
  I_RISC_CORE/U810/Y (XOR3X1_HVT)                    0.2571   1.0000            1.5030     3.8222 f
  I_RISC_CORE/n448 (net)       2   1.7189 
  I_RISC_CORE/U812/A2 (XOR3X1_HVT)          0.0000   0.2571   1.0000   0.0000   0.0000     3.8222 f
  I_RISC_CORE/U812/Y (XOR3X1_HVT)                    0.2610   1.0000            1.5500     5.3721 f
  I_RISC_CORE/n898 (net)       1   1.8584 
  I_RISC_CORE/U1237/A (FADDX1_LVT)          0.0000   0.2610   1.0000   0.0000   0.0000     5.3721 f
  I_RISC_CORE/U1237/CO (FADDX1_LVT)                  0.0830   1.0000            0.2991     5.6713 f
  I_RISC_CORE/n477 (net)       2   1.6197 
  I_RISC_CORE/U1008/A2 (OR2X1_HVT)          0.0000   0.0830   1.0000   0.0000   0.0000     5.6713 f
  I_RISC_CORE/U1008/Y (OR2X1_HVT)                    0.1500   1.0000            0.3790     6.0503 f
  I_RISC_CORE/n1049 (net)      2   0.9690 
  I_RISC_CORE/U1011/A1 (AO21X1_LVT)         0.0000   0.1500   1.0000   0.0000   0.0000     6.0503 f
  I_RISC_CORE/U1011/Y (AO21X1_LVT)                   0.0511   1.0000            0.1966     6.2469 f
  I_RISC_CORE/n1053 (net)      2   0.8938 
  I_RISC_CORE/U1326/A2 (OA21X1_HVT)         0.0000   0.0511   1.0000   0.0000   0.0000     6.2469 f
  I_RISC_CORE/U1326/Y (OA21X1_HVT)                   0.1740   1.0000            0.4620     6.7089 f
  I_RISC_CORE/n1068 (net)      1   0.4596 
  I_RISC_CORE/U1334/A2 (AO21X1_LVT)         0.0000   0.1740   1.0000   0.0000   0.0000     6.7089 f
  I_RISC_CORE/U1334/Y (AO21X1_LVT)                   0.0451   1.0000            0.2145     6.9234 f
  I_RISC_CORE/n1070 (net)      1   0.4344 
  I_RISC_CORE/U1335/A3 (AO21X1_HVT)         0.0000   0.0451   1.0000   0.0000   0.0000     6.9234 f
  I_RISC_CORE/U1335/Y (AO21X1_HVT)                   0.1716   1.0000            0.2885     7.2119 f
  I_RISC_CORE/n1088 (net)      1   0.5133 
  I_RISC_CORE/U1343/A3 (NOR4X1_RVT)         0.0000   0.1716   1.0000   0.0000   0.0000     7.2119 f
  I_RISC_CORE/U1343/Y (NOR4X1_RVT)                   0.0718   1.0000            0.5377     7.7495 r
  I_RISC_CORE/n777 (net)       1   0.7793 
  I_RISC_CORE/ZINV_34_inst_54238/A (INVX1_LVT)
                                            0.0000   0.0718   1.0000   0.0000   0.0000     7.7495 r
  I_RISC_CORE/ZINV_34_inst_54238/Y (INVX1_LVT)       0.0389   1.0000            0.0316     7.7812 f
  I_RISC_CORE/ZINV_34_59 (net)
                               2   0.9641 
  I_RISC_CORE/ZINV_11_inst_54236/A (INVX0_HVT)
                                            0.0000   0.0389   1.0000   0.0000   0.0000     7.7812 f
  I_RISC_CORE/ZINV_11_inst_54236/Y (INVX0_HVT)       0.0740   1.0000            0.0683     7.8495 r
  I_RISC_CORE/ZINV_11_59 (net)
                               1   0.4836 
  I_RISC_CORE/R_30/D (SDFFASX1_RVT)         0.0000   0.0740   1.0000   0.0000   0.0000     7.8495 r
  data arrival time                                                                        7.8495

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0568     3.4568
  clock reconvergence pessimism                                                 0.0875     3.5443
  clock uncertainty                                                            -0.1000     3.4443
  I_RISC_CORE/R_30/CLK (SDFFASX1_RVT)                                                      3.4443 r
  library setup time                                          1.0000           -0.3818     3.0624
  data required time                                                                       3.0624
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0624
  data arrival time                                                                       -7.8495
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.7871


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1837     1.1837
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                                     0.0516                     0.0000     1.1837 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX2_HVT)
                                                     0.2346   1.0000            1.2878     2.4715 f
  I_RISC_CORE/Oprnd_A[5] (net)
                               9   4.6425 
  I_RISC_CORE/U657/A2 (OR2X1_HVT)           0.0000   0.2346   1.0000   0.0000   0.0000     2.4715 f
  I_RISC_CORE/U657/Y (OR2X1_HVT)                     0.1456   1.0000            0.4579     2.9294 f
  I_RISC_CORE/n378 (net)       2   0.8240 
  I_RISC_CORE/U728/A2 (NAND2X0_HVT)         0.0000   0.1456   1.0000   0.0000   0.0000     2.9294 f
  I_RISC_CORE/U728/Y (NAND2X0_HVT)                   0.3692   1.0000            0.2985     3.2279 r
  I_RISC_CORE/n862 (net)       2   1.8132 
  I_RISC_CORE/U729/A2 (XOR2X1_HVT)          0.0000   0.3692   1.0000   0.0000   0.0000     3.2279 r
  I_RISC_CORE/U729/Y (XOR2X1_HVT)                    0.2885   1.0000            1.1781     4.4060 f
  I_RISC_CORE/n995 (net)       3   1.4239 
  I_RISC_CORE/U731/A1 (AND2X1_LVT)          0.0000   0.2885   1.0000   0.0000   0.0000     4.4060 f
  I_RISC_CORE/U731/Y (AND2X1_LVT)                    0.0687   1.0000            0.2202     4.6262 f
  I_RISC_CORE/n993 (net)       3   1.4068 
  I_RISC_CORE/U732/A2 (AND2X1_LVT)          0.0000   0.0687   1.0000   0.0000   0.0000     4.6262 f
  I_RISC_CORE/U732/Y (AND2X1_LVT)                    0.0638   1.0000            0.1052     4.7314 f
  I_RISC_CORE/n576 (net)       2   0.9042 
  I_RISC_CORE/U733/A2 (AND2X1_HVT)          0.0000   0.0638   1.0000   0.0000   0.0000     4.7314 f
  I_RISC_CORE/U733/Y (AND2X1_HVT)                    0.1820   1.0000            0.3242     5.0556 f
  I_RISC_CORE/n574 (net)       4   1.7939 
  I_RISC_CORE/U736/A2 (AND3X1_LVT)          0.0000   0.1820   1.0000   0.0000   0.0000     5.0556 f
  I_RISC_CORE/U736/Y (AND3X1_LVT)                    0.0717   1.0000            0.2049     5.2605 f
  I_RISC_CORE/n524 (net)       3   1.2913 
  I_RISC_CORE/U904/A1 (AO21X1_HVT)          0.0000   0.0717   1.0000   0.0000   0.0000     5.2605 f
  I_RISC_CORE/U904/Y (AO21X1_HVT)                    0.1811   1.0000            0.4981     5.7586 f
  I_RISC_CORE/n979 (net)       2   0.8011 
  I_RISC_CORE/U907/A1 (AO21X1_HVT)          0.0000   0.1811   1.0000   0.0000   0.0000     5.7586 f
  I_RISC_CORE/U907/Y (AO21X1_HVT)                    0.1733   1.0000            0.5784     6.3370 f
  I_RISC_CORE/n558 (net)       1   0.5523 
  I_RISC_CORE/U945/A2 (NAND4X0_LVT)         0.0000   0.1733   1.0000   0.0000   0.0000     6.3370 f
  I_RISC_CORE/U945/Y (NAND4X0_LVT)                   0.1535   1.0000            0.1474     6.4844 r
  I_RISC_CORE/n572 (net)       1   0.5743 
  I_RISC_CORE/U955/A2 (NOR3X0_LVT)          0.0000   0.1535   1.0000   0.0000   0.0000     6.4844 r
  I_RISC_CORE/U955/Y (NOR3X0_LVT)                    0.0351   1.0000            0.1545     6.6389 f
  I_RISC_CORE/n1035_CDR1 (net)
                               2   1.1039 
  I_RISC_CORE/U956/A2 (NOR2X0_HVT)          0.0000   0.0351   1.0000   0.0000   0.0000     6.6389 f
  I_RISC_CORE/U956/Y (NOR2X0_HVT)                    0.1060   1.0000            0.4462     7.0851 r
  I_RISC_CORE/I_ALU_Result_11_ (net)
                               1   0.4027 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/D (SDFFX1_HVT)
                                            0.0000   0.1060   1.0000   0.0000   0.0000     7.0851 r
  data arrival time                                                                        7.0851

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.0875     3.5568
  clock uncertainty                                                            -0.1000     3.4568
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/CLK (SDFFX1_HVT)                                  3.4568 r
  library setup time                                          1.0000           -1.1584     2.2984
  data required time                                                                       2.2984
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2984
  data arrival time                                                                       -7.0851
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.7867


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_34
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1841     1.1841
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_LVT)
                                                     0.0522                     0.0000     1.1841 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/Q (SDFFX2_LVT)
                                                     0.0670   1.0000            0.3660     1.5501 r
  I_RISC_CORE/n320 (net)       5   2.4495 
  I_RISC_CORE/U1354/A (NBUFFX2_HVT)         0.0000   0.0670   1.0000   0.0000   0.0000     1.5501 r
  I_RISC_CORE/U1354/Y (NBUFFX2_HVT)                  0.2381   1.0000            0.2956     1.8457 r
  I_RISC_CORE/n1492 (net)      8   6.1197 
  I_RISC_CORE/U800/A1 (AND2X1_HVT)          0.0000   0.2381   1.0000   0.0000   0.0000     1.8457 r
  I_RISC_CORE/U800/Y (AND2X1_HVT)                    0.2056   1.0000            0.4735     2.3192 r
  I_RISC_CORE/n444 (net)       3   2.2719 
  I_RISC_CORE/U810/A2 (XOR3X1_HVT)          0.0000   0.2056   1.0000   0.0000   0.0000     2.3192 r
  I_RISC_CORE/U810/Y (XOR3X1_HVT)                    0.2571   1.0000            1.5030     3.8222 f
  I_RISC_CORE/n448 (net)       2   1.7189 
  I_RISC_CORE/U812/A2 (XOR3X1_HVT)          0.0000   0.2571   1.0000   0.0000   0.0000     3.8222 f
  I_RISC_CORE/U812/Y (XOR3X1_HVT)                    0.2610   1.0000            1.5500     5.3721 f
  I_RISC_CORE/n898 (net)       1   1.8584 
  I_RISC_CORE/U1237/A (FADDX1_LVT)          0.0000   0.2610   1.0000   0.0000   0.0000     5.3721 f
  I_RISC_CORE/U1237/CO (FADDX1_LVT)                  0.0830   1.0000            0.2991     5.6713 f
  I_RISC_CORE/n477 (net)       2   1.6197 
  I_RISC_CORE/U1008/A2 (OR2X1_HVT)          0.0000   0.0830   1.0000   0.0000   0.0000     5.6713 f
  I_RISC_CORE/U1008/Y (OR2X1_HVT)                    0.1500   1.0000            0.3790     6.0503 f
  I_RISC_CORE/n1049 (net)      2   0.9690 
  I_RISC_CORE/U1011/A1 (AO21X1_LVT)         0.0000   0.1500   1.0000   0.0000   0.0000     6.0503 f
  I_RISC_CORE/U1011/Y (AO21X1_LVT)                   0.0511   1.0000            0.1966     6.2469 f
  I_RISC_CORE/n1053 (net)      2   0.8938 
  I_RISC_CORE/U1326/A2 (OA21X1_HVT)         0.0000   0.0511   1.0000   0.0000   0.0000     6.2469 f
  I_RISC_CORE/U1326/Y (OA21X1_HVT)                   0.1740   1.0000            0.4620     6.7089 f
  I_RISC_CORE/n1068 (net)      1   0.4596 
  I_RISC_CORE/U1334/A2 (AO21X1_LVT)         0.0000   0.1740   1.0000   0.0000   0.0000     6.7089 f
  I_RISC_CORE/U1334/Y (AO21X1_LVT)                   0.0451   1.0000            0.2145     6.9234 f
  I_RISC_CORE/n1070 (net)      1   0.4344 
  I_RISC_CORE/U1335/A3 (AO21X1_HVT)         0.0000   0.0451   1.0000   0.0000   0.0000     6.9234 f
  I_RISC_CORE/U1335/Y (AO21X1_HVT)                   0.1716   1.0000            0.2885     7.2119 f
  I_RISC_CORE/n1088 (net)      1   0.5133 
  I_RISC_CORE/U1343/A3 (NOR4X1_RVT)         0.0000   0.1716   1.0000   0.0000   0.0000     7.2119 f
  I_RISC_CORE/U1343/Y (NOR4X1_RVT)                   0.0718   1.0000            0.5377     7.7495 r
  I_RISC_CORE/n777 (net)       1   0.7793 
  I_RISC_CORE/ZINV_34_inst_54238/A (INVX1_LVT)
                                            0.0000   0.0718   1.0000   0.0000   0.0000     7.7495 r
  I_RISC_CORE/ZINV_34_inst_54238/Y (INVX1_LVT)       0.0389   1.0000            0.0316     7.7812 f
  I_RISC_CORE/ZINV_34_59 (net)
                               2   0.9641 
  I_RISC_CORE/ZINV_4_inst_54237/A (INVX0_HVT)
                                            0.0000   0.0389   1.0000   0.0000   0.0000     7.7812 f
  I_RISC_CORE/ZINV_4_inst_54237/Y (INVX0_HVT)        0.0740   1.0000            0.0683     7.8495 r
  I_RISC_CORE/ZINV_4_59 (net)
                               1   0.4835 
  I_RISC_CORE/R_34/D (SDFFX1_RVT)           0.0000   0.0740   1.0000   0.0000   0.0000     7.8495 r
  data arrival time                                                                        7.8495

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.0875     3.5568
  clock uncertainty                                                            -0.1000     3.4568
  I_RISC_CORE/R_34/CLK (SDFFX1_RVT)                                                        3.4568 r
  library setup time                                          1.0000           -0.3682     3.0886
  data required time                                                                       3.0886
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0886
  data arrival time                                                                       -7.8495
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.7609


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1841     1.1841
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_LVT)
                                                     0.0522                     0.0000     1.1841 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/Q (SDFFX2_LVT)
                                                     0.0670   1.0000            0.3660     1.5501 r
  I_RISC_CORE/n320 (net)       5   2.4495 
  I_RISC_CORE/U1354/A (NBUFFX2_HVT)         0.0000   0.0670   1.0000   0.0000   0.0000     1.5501 r
  I_RISC_CORE/U1354/Y (NBUFFX2_HVT)                  0.2381   1.0000            0.2956     1.8457 r
  I_RISC_CORE/n1492 (net)      8   6.1197 
  I_RISC_CORE/U800/A1 (AND2X1_HVT)          0.0000   0.2381   1.0000   0.0000   0.0000     1.8457 r
  I_RISC_CORE/U800/Y (AND2X1_HVT)                    0.2056   1.0000            0.4735     2.3192 r
  I_RISC_CORE/n444 (net)       3   2.2719 
  I_RISC_CORE/U810/A2 (XOR3X1_HVT)          0.0000   0.2056   1.0000   0.0000   0.0000     2.3192 r
  I_RISC_CORE/U810/Y (XOR3X1_HVT)                    0.2571   1.0000            1.5030     3.8222 f
  I_RISC_CORE/n448 (net)       2   1.7189 
  I_RISC_CORE/U812/A2 (XOR3X1_HVT)          0.0000   0.2571   1.0000   0.0000   0.0000     3.8222 f
  I_RISC_CORE/U812/Y (XOR3X1_HVT)                    0.2610   1.0000            1.5500     5.3721 f
  I_RISC_CORE/n898 (net)       1   1.8584 
  I_RISC_CORE/U1237/A (FADDX1_LVT)          0.0000   0.2610   1.0000   0.0000   0.0000     5.3721 f
  I_RISC_CORE/U1237/CO (FADDX1_LVT)                  0.0830   1.0000            0.2991     5.6713 f
  I_RISC_CORE/n477 (net)       2   1.6197 
  I_RISC_CORE/U1008/A2 (OR2X1_HVT)          0.0000   0.0830   1.0000   0.0000   0.0000     5.6713 f
  I_RISC_CORE/U1008/Y (OR2X1_HVT)                    0.1500   1.0000            0.3790     6.0503 f
  I_RISC_CORE/n1049 (net)      2   0.9690 
  I_RISC_CORE/U1011/A1 (AO21X1_LVT)         0.0000   0.1500   1.0000   0.0000   0.0000     6.0503 f
  I_RISC_CORE/U1011/Y (AO21X1_LVT)                   0.0511   1.0000            0.1966     6.2469 f
  I_RISC_CORE/n1053 (net)      2   0.8938 
  I_RISC_CORE/U1012/A1 (AND2X1_HVT)         0.0000   0.0511   1.0000   0.0000   0.0000     6.2469 f
  I_RISC_CORE/U1012/Y (AND2X1_HVT)                   0.1500   1.0000            0.2681     6.5150 f
  I_RISC_CORE/n1051 (net)      2   0.8589 
  I_RISC_CORE/U1026/A1 (AOI21X1_RVT)        0.0000   0.1500   1.0000   0.0000   0.0000     6.5150 f
  I_RISC_CORE/U1026/Y (AOI21X1_RVT)                  0.0624   1.0000            0.3937     6.9087 r
  I_RISC_CORE/n671 (net)       1   0.6795 
  I_RISC_CORE/U1050/A1 (NAND4X0_LVT)        0.0000   0.0624   1.0000   0.0000   0.0000     6.9087 r
  I_RISC_CORE/U1050/Y (NAND4X0_LVT)                  0.0921   1.0000            0.0571     6.9658 f
  I_RISC_CORE/n672 (net)       1   0.4276 
  I_RISC_CORE/U1051/A3 (AOI21X2_HVT)        0.0000   0.0921   1.0000   0.0000   0.0000     6.9658 f
  I_RISC_CORE/U1051/Y (AOI21X2_HVT)                  0.1692   1.0000            0.4982     7.4640 r
  I_RISC_CORE/n1041 (net)      2   1.3263 
  I_RISC_CORE/U1052/A2 (NOR2X0_LVT)         0.0000   0.1692   1.0000   0.0000   0.0000     7.4640 r
  I_RISC_CORE/U1052/Y (NOR2X0_LVT)                   0.0274   1.0000            0.1262     7.5903 f
  I_RISC_CORE/I_ALU_Result_15_ (net)
                               1   0.4278 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/D (SDFFX1_RVT)
                                            0.0000   0.0274   1.0000   0.0000   0.0000     7.5903 f
  data arrival time                                                                        7.5903

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.0875     3.5568
  clock uncertainty                                                            -0.1000     3.4568
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/CLK (SDFFX1_RVT)                                  3.4568 r
  library setup time                                          1.0000           -0.5905     2.8663
  data required time                                                                       2.8663
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8663
  data arrival time                                                                       -7.5903
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.7240


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1837     1.1837
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/CLK (SDFFX2_RVT)
                                                     0.0516                     0.0000     1.1837 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/Q (SDFFX2_RVT)
                                                     0.1032   1.0000            0.5721     1.7558 r
  I_RISC_CORE/Oprnd_A[4] (net)
                               6   2.8182 
  I_RISC_CORE/U1385/A (NBUFFX2_HVT)         0.0000   0.1032   1.0000   0.0000   0.0000     1.7558 r
  I_RISC_CORE/U1385/Y (NBUFFX2_HVT)                  0.2443   1.0000            0.3258     2.0816 r
  I_RISC_CORE/n1520 (net)     13   6.4348 
  I_RISC_CORE/U353/A2 (OR2X1_HVT)           0.0000   0.2443   1.0000   0.0000   0.0000     2.0816 r
  I_RISC_CORE/U353/Y (OR2X1_HVT)                     0.1419   1.0000            0.3831     2.4647 r
  I_RISC_CORE/n334 (net)       2   0.8609 
  I_RISC_CORE/U354/A2 (NAND2X0_HVT)         0.0000   0.1419   1.0000   0.0000   0.0000     2.4647 r
  I_RISC_CORE/U354/Y (NAND2X0_HVT)                   0.3860   1.0000            0.3768     2.8414 f
  I_RISC_CORE/n103 (net)       2   1.7225 
  I_RISC_CORE/U364/A2 (XOR2X1_HVT)          0.0000   0.3860   1.0000   0.0000   0.0000     2.8414 f
  I_RISC_CORE/U364/Y (XOR2X1_HVT)                    0.2804   1.0000            1.0641     3.9056 r
  I_RISC_CORE/n382 (net)       3   1.9536 
  I_RISC_CORE/U365/A1 (XOR2X1_HVT)          0.0000   0.2804   1.0000   0.0000   0.0000     3.9056 r
  I_RISC_CORE/U365/Y (XOR2X1_HVT)                    0.2537   1.0000            0.9928     4.8984 f
  I_RISC_CORE/n105 (net)       1   0.4010 
  I_RISC_CORE/U366/A1 (NAND2X0_HVT)         0.0000   0.2537   1.0000   0.0000   0.0000     4.8984 f
  I_RISC_CORE/U366/Y (NAND2X0_HVT)                   0.1671   1.0000            0.2826     5.1809 r
  I_RISC_CORE/n108 (net)       1   0.3650 
  I_RISC_CORE/U369/A3 (AND4X2_HVT)          0.0000   0.1671   1.0000   0.0000   0.0000     5.1809 r
  I_RISC_CORE/U369/Y (AND4X2_HVT)                    0.1277   1.0000            1.2506     6.4315 r
  I_RISC_CORE/n1027_CDR1 (net)
                               2   1.0555 
  I_RISC_CORE/U370/A1 (NOR2X1_HVT)          0.0000   0.1277   1.0000   0.0000   0.0000     6.4315 r
  I_RISC_CORE/U370/Y (NOR2X1_HVT)                    0.1121   1.0000            0.4472     6.8787 f
  I_RISC_CORE/I_ALU_Result_4_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/D (SDFFX1_HVT)
                                            0.0000   0.1121   1.0000   0.0000   0.0000     6.8787 f
  data arrival time                                                                        6.8787

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.0875     3.5568
  clock uncertainty                                                            -0.1000     3.4568
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX1_HVT)                                   3.4568 r
  library setup time                                          1.0000           -1.2515     2.2053
  data required time                                                                       2.2053
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2053
  data arrival time                                                                       -6.8787
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.6734


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1837     1.1837
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0516                     0.0000     1.1837 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/Q (SDFFX2_HVT)
                                                     0.2281   1.0000            1.2136     2.3972 r
  I_RISC_CORE/Oprnd_A[6] (net)
                               9   5.0040 
  I_RISC_CORE/U715/A2 (AND2X1_HVT)          0.0000   0.2281   1.0000   0.0000   0.0000     2.3972 r
  I_RISC_CORE/U715/Y (AND2X1_HVT)                    0.1613   1.0000            0.4890     2.8862 r
  I_RISC_CORE/n374 (net)       2   1.0630 
  I_RISC_CORE/U724/A (INVX0_HVT)            0.0000   0.1613   1.0000   0.0000   0.0000     2.8862 r
  I_RISC_CORE/U724/Y (INVX0_HVT)                     0.1143   1.0000            0.1715     3.0577 f
  I_RISC_CORE/n839 (net)       2   1.0341 
  I_RISC_CORE/U725/A1 (NAND2X0_HVT)         0.0000   0.1143   1.0000   0.0000   0.0000     3.0577 f
  I_RISC_CORE/U725/Y (NAND2X0_HVT)                   0.3230   1.0000            0.2414     3.2991 r
  I_RISC_CORE/n1004 (net)      2   1.4323 
  I_RISC_CORE/U726/A2 (XOR2X1_HVT)          0.0000   0.3230   1.0000   0.0000   0.0000     3.2991 r
  I_RISC_CORE/U726/Y (XOR2X1_HVT)                    0.2759   1.0000            1.1246     4.4236 f
  I_RISC_CORE/n994 (net)       2   1.0430 
  I_RISC_CORE/U1301/A (INVX0_HVT)           0.0000   0.2759   1.0000   0.0000   0.0000     4.4236 f
  I_RISC_CORE/U1301/Y (INVX0_HVT)                    0.1773   1.0000            0.2813     4.7049 r
  I_RISC_CORE/n1013 (net)      2   1.3103 
  I_RISC_CORE/U1302/S0 (MUX21X1_HVT)        0.0000   0.1773   1.0000   0.0000   0.0000     4.7049 r
  I_RISC_CORE/U1302/Y (MUX21X1_HVT)                  0.3035   1.0000            0.8184     5.5233 f
  I_RISC_CORE/n1017 (net)      1   0.4233 
  I_RISC_CORE/U1311/A1 (OA21X1_HVT)         0.0000   0.3035   1.0000   0.0000   0.0000     5.5233 f
  I_RISC_CORE/U1311/Y (OA21X1_HVT)                   0.1751   1.0000            0.7069     6.2302 f
  I_RISC_CORE/n1023 (net)      1   0.4947 
  I_RISC_CORE/U1315/A3 (NAND4X0_RVT)        0.0000   0.1751   1.0000   0.0000   0.0000     6.2302 f
  I_RISC_CORE/U1315/Y (NAND4X0_RVT)                  0.2011   1.0000            0.2140     6.4441 r
  I_RISC_CORE/n1092 (net)      2   0.9755 
  I_RISC_CORE/U1345/A1 (AND2X1_HVT)         0.0000   0.2011   1.0000   0.0000   0.0000     6.4441 r
  I_RISC_CORE/U1345/Y (AND2X1_HVT)                   0.1369   1.0000            0.3983     6.8424 r
  I_RISC_CORE/I_ALU_Result_6_ (net)
                               1   0.4027 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/D (SDFFX1_HVT)
                                            0.0000   0.1369   1.0000   0.0000   0.0000     6.8424 r
  data arrival time                                                                        6.8424

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.0875     3.5568
  clock uncertainty                                                            -0.1000     3.4568
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/CLK (SDFFX1_HVT)                                   3.4568 r
  library setup time                                          1.0000           -1.1760     2.2808
  data required time                                                                       2.2808
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2808
  data arrival time                                                                       -6.8424
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.5616


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                     0.2400   1.0000            1.2953     2.4927 f
  I_RISC_CORE/Xecutng_Instrn[25] (net)
                               8   5.0113 
  I_RISC_CORE/U289/A2 (AND2X1_HVT)          0.0000   0.2400   1.0000   0.0000   0.0000     2.4927 f
  I_RISC_CORE/U289/Y (AND2X1_HVT)                    0.1344   1.0000            0.4165     2.9092 f
  I_RISC_CORE/n40 (net)        1   0.4308 
  I_RISC_CORE/U290/A2 (AND2X4_HVT)          0.0000   0.1344   1.0000   0.0000   0.0000     2.9092 f
  I_RISC_CORE/U290/Y (AND2X4_HVT)                    0.3344   1.0000            0.5837     3.4928 f
  I_RISC_CORE/n1055 (net)     15   5.7333 
  I_RISC_CORE/U650/A (INVX0_HVT)            0.0000   0.3344   1.0000   0.0000   0.0000     3.4928 f
  I_RISC_CORE/U650/Y (INVX0_HVT)                     0.1991   1.0000            0.3240     3.8168 r
  I_RISC_CORE/n1391 (net)      3   1.3354 
  I_RISC_CORE/U1115/A2 (MUX21X1_HVT)        0.0000   0.1991   1.0000   0.0000   0.0000     3.8168 r
  I_RISC_CORE/U1115/Y (MUX21X1_HVT)                  0.2191   1.0000            0.6107     4.4275 r
  I_RISC_CORE/n742 (net)       1   0.3806 
  I_RISC_CORE/U1119/A3 (AND4X1_HVT)         0.0000   0.2191   1.0000   0.0000   0.0000     4.4275 r
  I_RISC_CORE/U1119/Y (AND4X1_HVT)                   0.2614   1.0000            0.8918     5.3194 r
  I_RISC_CORE/n751 (net)       1   0.3794 
  I_RISC_CORE/U1128/A2 (NAND4X1_HVT)        0.0000   0.2614   1.0000   0.0000   0.0000     5.3194 r
  I_RISC_CORE/U1128/Y (NAND4X1_HVT)                  0.1858   1.0000            1.0686     6.3880 f
  I_RISC_CORE/n1031 (net)      2   0.9673 
  I_RISC_CORE/U1129/A1 (AND2X1_HVT)         0.0000   0.1858   1.0000   0.0000   0.0000     6.3880 f
  I_RISC_CORE/U1129/Y (AND2X1_HVT)                   0.1326   1.0000            0.3568     6.7448 f
  I_RISC_CORE/I_ALU_Result_1_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/D (SDFFX1_HVT)
                                            0.0000   0.1326   1.0000   0.0000   0.0000     6.7448 f
  data arrival time                                                                        6.7448

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.0875     3.5568
  clock uncertainty                                                            -0.1000     3.4568
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)                                   3.4568 r
  library setup time                                          1.0000           -1.2633     2.1935
  data required time                                                                       2.1935
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1935
  data arrival time                                                                       -6.7448
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.5512


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                     0.2400   1.0000            1.2953     2.4927 f
  I_RISC_CORE/Xecutng_Instrn[25] (net)
                               8   5.0113 
  I_RISC_CORE/U289/A2 (AND2X1_HVT)          0.0000   0.2400   1.0000   0.0000   0.0000     2.4927 f
  I_RISC_CORE/U289/Y (AND2X1_HVT)                    0.1344   1.0000            0.4165     2.9092 f
  I_RISC_CORE/n40 (net)        1   0.4308 
  I_RISC_CORE/U290/A2 (AND2X4_HVT)          0.0000   0.1344   1.0000   0.0000   0.0000     2.9092 f
  I_RISC_CORE/U290/Y (AND2X4_HVT)                    0.3344   1.0000            0.5837     3.4928 f
  I_RISC_CORE/n1055 (net)     15   5.7333 
  I_RISC_CORE/U291/A2 (NAND2X0_HVT)         0.0000   0.3344   1.0000   0.0000   0.0000     3.4928 f
  I_RISC_CORE/U291/Y (NAND2X0_HVT)                   0.2031   1.0000            0.3545     3.8473 r
  I_RISC_CORE/n49 (net)        1   0.4050 
  I_RISC_CORE/U315/A1 (AND4X1_HVT)          0.0000   0.2031   1.0000   0.0000   0.0000     3.8473 r
  I_RISC_CORE/U315/Y (AND4X1_HVT)                    0.2650   1.0000            0.7320     4.5793 r
  I_RISC_CORE/n74 (net)        1   0.4630 
  I_RISC_CORE/U338/A2 (NAND4X0_HVT)         0.0000   0.2650   1.0000   0.0000   0.0000     4.5793 r
  I_RISC_CORE/U338/Y (NAND4X0_HVT)                   0.4411   1.0000            0.5622     5.1415 f
  I_RISC_CORE/n77 (net)        1   0.4344 
  I_RISC_CORE/U339/A3 (AO21X1_HVT)          0.0000   0.4411   1.0000   0.0000   0.0000     5.1415 f
  I_RISC_CORE/U339/Y (AO21X1_HVT)                    0.1691   1.0000            0.5520     5.6935 f
  I_RISC_CORE/n78 (net)        1   0.4276 
  I_RISC_CORE/U340/A3 (AOI21X2_HVT)         0.0000   0.1691   1.0000   0.0000   0.0000     5.6935 f
  I_RISC_CORE/U340/Y (AOI21X2_HVT)                   0.1643   1.0000            0.5429     6.2364 r
  I_RISC_CORE/n1026_CDR1 (net)
                               2   1.0509 
  I_RISC_CORE/U341/A1 (NOR2X1_HVT)          0.0000   0.1643   1.0000   0.0000   0.0000     6.2364 r
  I_RISC_CORE/U341/Y (NOR2X1_HVT)                    0.1123   1.0000            0.4744     6.7109 f
  I_RISC_CORE/I_ALU_Result_3_ (net)
                               1   0.3979 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/D (SDFFX1_HVT)
                                            0.0000   0.1123   1.0000   0.0000   0.0000     6.7109 f
  data arrival time                                                                        6.7109

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.0875     3.5568
  clock uncertainty                                                            -0.1000     3.4568
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/CLK (SDFFX1_HVT)                                   3.4568 r
  library setup time                                          1.0000           -1.2515     2.2053
  data required time                                                                       2.2053
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2053
  data arrival time                                                                       -6.7109
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.5056


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1837     1.1837
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                                     0.0516                     0.0000     1.1837 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX2_HVT)
                                                     0.2346   1.0000            1.2878     2.4715 f
  I_RISC_CORE/Oprnd_A[5] (net)
                               9   4.6425 
  I_RISC_CORE/U694/A2 (NOR2X1_HVT)          0.0000   0.2346   1.0000   0.0000   0.0000     2.4715 f
  I_RISC_CORE/U694/Y (NOR2X1_HVT)                    0.1072   1.0000            0.5558     3.0274 r
  I_RISC_CORE/n353 (net)       1   0.4354 
  I_RISC_CORE/U695/A2 (AND2X1_HVT)          0.0000   0.1072   1.0000   0.0000   0.0000     3.0274 r
  I_RISC_CORE/U695/Y (AND2X1_HVT)                    0.1733   1.0000            0.4061     3.4335 r
  I_RISC_CORE/n871 (net)       3   1.3980 
  I_RISC_CORE/U697/A1 (AND2X1_HVT)          0.0000   0.1733   1.0000   0.0000   0.0000     3.4335 r
  I_RISC_CORE/U697/Y (AND2X1_HVT)                    0.1770   1.0000            0.4158     3.8493 r
  I_RISC_CORE/n403 (net)       3   1.4994 
  I_RISC_CORE/U699/A1 (AND2X1_RVT)          0.0000   0.1770   1.0000   0.0000   0.0000     3.8493 r
  I_RISC_CORE/U699/Y (AND2X1_RVT)                    0.0889   1.0000            0.2112     4.0604 r
  I_RISC_CORE/n533 (net)       3   1.5015 
  I_RISC_CORE/U844/A1 (NAND3X0_RVT)         0.0000   0.0889   1.0000   0.0000   0.0000     4.0604 r
  I_RISC_CORE/U844/Y (NAND3X0_RVT)                   0.1841   1.0000            0.1396     4.2000 f
  I_RISC_CORE/n481 (net)       2   1.0197 
  I_RISC_CORE/U848/A (INVX0_HVT)            0.0000   0.1841   1.0000   0.0000   0.0000     4.2000 f
  I_RISC_CORE/U848/Y (INVX0_HVT)                     0.1297   1.0000            0.1974     4.3974 r
  I_RISC_CORE/n640 (net)       2   0.9296 
  I_RISC_CORE/U849/A2 (OA21X1_HVT)          0.0000   0.1297   1.0000   0.0000   0.0000     4.3974 r
  I_RISC_CORE/U849/Y (OA21X1_HVT)                    0.1857   1.0000            0.4763     4.8738 r
  I_RISC_CORE/n901 (net)       2   0.7572 
  I_RISC_CORE/U850/A3 (OA21X1_HVT)          0.0000   0.1857   1.0000   0.0000   0.0000     4.8738 r
  I_RISC_CORE/U850/Y (OA21X1_HVT)                    0.1715   1.0000            0.4443     5.3181 r
  I_RISC_CORE/n482 (net)       1   0.3947 
  I_RISC_CORE/U851/A2 (MUX21X1_HVT)         0.0000   0.1715   1.0000   0.0000   0.0000     5.3181 r
  I_RISC_CORE/U851/Y (MUX21X1_HVT)                   0.2182   1.0000            0.5940     5.9122 r
  I_RISC_CORE/n484 (net)       1   0.3615 
  I_RISC_CORE/U852/A3 (OA21X1_HVT)          0.0000   0.2182   1.0000   0.0000   0.0000     5.9122 r
  I_RISC_CORE/U852/Y (OA21X1_HVT)                    0.1730   1.0000            0.4662     6.3783 r
  I_RISC_CORE/n492 (net)       1   0.4295 
  I_RISC_CORE/U867/A2 (AND4X1_RVT)          0.0000   0.1730   1.0000   0.0000   0.0000     6.3783 r
  I_RISC_CORE/U867/Y (AND4X1_RVT)                    0.0988   1.0000            0.3130     6.6913 r
  I_RISC_CORE/n510 (net)       1   0.4295 
  I_RISC_CORE/U893/A2 (AND4X1_RVT)          0.0000   0.0988   1.0000   0.0000   0.0000     6.6913 r
  I_RISC_CORE/U893/Y (AND4X1_RVT)                    0.1186   1.0000            0.2968     6.9880 r
  I_RISC_CORE/n1040 (net)      2   1.2500 
  I_RISC_CORE/U894/A2 (NOR2X0_RVT)          0.0000   0.1186   1.0000   0.0000   0.0000     6.9880 r
  I_RISC_CORE/U894/Y (NOR2X0_RVT)                    0.0503   1.0000            0.2177     7.2057 f
  I_RISC_CORE/I_ALU_Result_13_ (net)
                               1   0.4278 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/D (SDFFX1_RVT)
                                            0.0000   0.0503   1.0000   0.0000   0.0000     7.2057 f
  data arrival time                                                                        7.2057

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.0875     3.5568
  clock uncertainty                                                            -0.1000     3.4568
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/CLK (SDFFX1_RVT)                                  3.4568 r
  library setup time                                          1.0000           -0.6023     2.8545
  data required time                                                                       2.8545
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8545
  data arrival time                                                                       -7.2057
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.3512


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1684     1.1684
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1684 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0964 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0964 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6773 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6773 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2771   1.0000            0.4764     3.1537 r
  I_RISC_CORE/n209 (net)       2   0.8330 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2771   1.0000   0.0000   0.0000     3.1537 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5370     3.6907 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6907 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8686 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8686 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.4030 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U526/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.4030 f
  I_RISC_CORE/U526/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.2278 r
  I_RISC_CORE/n1429 (net)      1   0.4034 
  I_RISC_CORE/U557/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.2278 r
  I_RISC_CORE/U557/Y (AND3X1_HVT)                    0.1921   1.0000            0.5606     5.7883 r
  I_RISC_CORE/n1448 (net)      1   0.4415 
  I_RISC_CORE/U595/A1 (NAND3X1_HVT)         0.0000   0.1921   1.0000   0.0000   0.0000     5.7883 r
  I_RISC_CORE/U595/Y (NAND3X1_HVT)                   0.1306   1.0000            0.6897     6.4780 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N36 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/D (SDFFX1_HVT)
                                            0.0000   0.1306   1.0000   0.0000   0.0000     6.4780 f
  data arrival time                                                                        6.4780

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)                  3.4550 r
  library setup time                                          1.0000           -1.2588     2.1962
  data required time                                                                       2.1962
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1962
  data arrival time                                                                       -6.4780
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.2818


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1841     1.1841
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/CLK (SDFFX1_LVT)
                                                     0.0522                     0.0000     1.1841 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/Q (SDFFX1_LVT)
                                                     0.0456   1.0000            0.2666     1.4507 f
  I_RISC_CORE/Oprnd_B_1 (net)
                               4   1.7694 
  I_RISC_CORE/ZINV_343_inst_54044/A (INVX0_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0000     1.4507 f
  I_RISC_CORE/ZINV_343_inst_54044/Y (INVX0_LVT)      0.0969   1.0000            0.0862     1.5368 r
  I_RISC_CORE/ZINV_343_43 (net)
                               2   3.3858 
  I_RISC_CORE/ZINV_273_inst_54042/A (INVX1_HVT)
                                            0.0000   0.0969   1.0000   0.0000   0.0000     1.5368 r
  I_RISC_CORE/ZINV_273_inst_54042/Y (INVX1_HVT)      0.1999   1.0000            0.1752     1.7120 f
  I_RISC_CORE/ZINV_273_43 (net)
                               7   3.9315 
  I_RISC_CORE/U306/A1 (OR2X1_LVT)           0.0000   0.1999   1.0000   0.0000   0.0000     1.7120 f
  I_RISC_CORE/U306/Y (OR2X1_LVT)                     0.0406   1.0000            0.2028     1.9148 f
  I_RISC_CORE/n469 (net)       2   0.8818 
  I_RISC_CORE/U307/A3 (OR3X2_HVT)           0.0000   0.0406   1.0000   0.0000   0.0000     1.9148 f
  I_RISC_CORE/U307/Y (OR3X2_HVT)                     0.2559   1.0000            0.6369     2.5517 f
  I_RISC_CORE/n677 (net)       3   1.3358 
  I_RISC_CORE/U308/A (INVX0_HVT)            0.0000   0.2559   1.0000   0.0000   0.0000     2.5517 f
  I_RISC_CORE/U308/Y (INVX0_HVT)                     0.1323   1.0000            0.2371     2.7888 r
  I_RISC_CORE/n42 (net)        1   0.5790 
  I_RISC_CORE/U310/A2 (OA21X1_LVT)          0.0000   0.1323   1.0000   0.0000   0.0000     2.7888 r
  I_RISC_CORE/U310/Y (OA21X1_LVT)                    0.0620   1.0000            0.1215     2.9103 r
  I_RISC_CORE/n674 (net)       2   1.2407 
  I_RISC_CORE/U1053/A (INVX1_LVT)           0.0000   0.0620   1.0000   0.0000   0.0000     2.9103 r
  I_RISC_CORE/U1053/Y (INVX1_LVT)                    0.0319   1.0000            0.0256     2.9359 f
  I_RISC_CORE/n675 (net)       1   0.5412 
  I_RISC_CORE/U1054/A2 (OA21X1_LVT)         0.0000   0.0319   1.0000   0.0000   0.0000     2.9359 f
  I_RISC_CORE/U1054/Y (OA21X1_LVT)                   0.0533   1.0000            0.1223     3.0582 f
  I_RISC_CORE/n725 (net)       3   2.0522 
  I_RISC_CORE/U1055/A2 (OR2X1_LVT)          0.0000   0.0533   1.0000   0.0000   0.0000     3.0582 f
  I_RISC_CORE/U1055/Y (OR2X1_LVT)                    0.0309   1.0000            0.0870     3.1453 f
  I_RISC_CORE/n676 (net)       1   0.5292 
  I_RISC_CORE/U1057/A3 (AO22X1_LVT)         0.0000   0.0309   1.0000   0.0000   0.0000     3.1453 f
  I_RISC_CORE/U1057/Y (AO22X1_LVT)                   0.0512   1.0000            0.0873     3.2326 f
  I_RISC_CORE/n678 (net)       3   1.5957 
  I_RISC_CORE/U1059/A3 (AO22X1_RVT)         0.0000   0.0512   1.0000   0.0000   0.0000     3.2326 f
  I_RISC_CORE/U1059/Y (AO22X1_RVT)                   0.0795   1.0000            0.1693     3.4019 f
  I_RISC_CORE/n683 (net)       1   0.4652 
  I_RISC_CORE/U1062/A2 (NAND3X1_LVT)        0.0000   0.0795   1.0000   0.0000   0.0000     3.4019 f
  I_RISC_CORE/U1062/Y (NAND3X1_LVT)                  0.0465   1.0000            0.1801     3.5821 r
  I_RISC_CORE/n723 (net)       3   1.6970 
  I_RISC_CORE/U1091/A2 (OR2X1_LVT)          0.0000   0.0465   1.0000   0.0000   0.0000     3.5821 r
  I_RISC_CORE/U1091/Y (OR2X1_LVT)                    0.0408   1.0000            0.0724     3.6545 r
  I_RISC_CORE/n719 (net)       1   0.9783 
  I_RISC_CORE/U1092/A1 (XOR2X1_LVT)         0.0000   0.0408   1.0000   0.0000   0.0000     3.6545 r
  I_RISC_CORE/U1092/Y (XOR2X1_LVT)                   0.0779   1.0000            0.1964     3.8509 f
  I_RISC_CORE/n793 (net)       3   2.0908 
  I_RISC_CORE/U1094/A1 (NAND2X0_LVT)        0.0000   0.0779   1.0000   0.0000   0.0000     3.8509 f
  I_RISC_CORE/U1094/Y (NAND2X0_LVT)                  0.1066   1.0000            0.0873     3.9382 r
  I_RISC_CORE/n720 (net)       1   0.5542 
  I_RISC_CORE/U1096/A3 (AO22X1_LVT)         0.0000   0.1066   1.0000   0.0000   0.0000     3.9382 r
  I_RISC_CORE/U1096/Y (AO22X1_LVT)                   0.0739   1.0000            0.1202     4.0584 r
  I_RISC_CORE/n780 (net)       3   2.1458 
  I_RISC_CORE/U1145/A1 (XOR2X1_HVT)         0.0000   0.0739   1.0000   0.0000   0.0000     4.0584 r
  I_RISC_CORE/U1145/Y (XOR2X1_HVT)                   0.2513   1.0000            0.8364     4.8948 f
  I_RISC_CORE/n781 (net)       1   0.3634 
  I_RISC_CORE/U1146/A2 (NAND2X0_HVT)        0.0000   0.2513   1.0000   0.0000   0.0000     4.8948 f
  I_RISC_CORE/U1146/Y (NAND2X0_HVT)                  0.2568   1.0000            0.3265     5.2213 r
  I_RISC_CORE/n783 (net)       1   0.9783 
  I_RISC_CORE/U1147/A1 (XOR2X1_LVT)         0.0000   0.2568   1.0000   0.0000   0.0000     5.2213 r
  I_RISC_CORE/U1147/Y (XOR2X1_LVT)                   0.0835   1.0000            0.2284     5.4496 f
  I_RISC_CORE/n802 (net)       2   0.9066 
  I_RISC_CORE/U1159/A1 (AO22X1_RVT)         0.0000   0.0835   1.0000   0.0000   0.0000     5.4496 f
  I_RISC_CORE/U1159/Y (AO22X1_RVT)                   0.0788   1.0000            0.2838     5.7334 f
  I_RISC_CORE/n801 (net)       1   0.4160 
  I_RISC_CORE/U1160/A3 (OA21X1_LVT)         0.0000   0.0788   1.0000   0.0000   0.0000     5.7334 f
  I_RISC_CORE/U1160/Y (OA21X1_LVT)                   0.0502   1.0000            0.1259     5.8593 f
  I_RISC_CORE/n803 (net)       1   1.3984 
  I_RISC_CORE/U1161/CI (FADDX1_LVT)         0.0000   0.0502   1.0000   0.0000   0.0000     5.8593 f
  I_RISC_CORE/U1161/CO (FADDX1_LVT)                  0.0566   1.0000            0.1287     5.9881 f
  I_RISC_CORE/n805 (net)       1   0.5605 
  I_RISC_CORE/U1162/A1 (AND2X1_LVT)         0.0000   0.0566   1.0000   0.0000   0.0000     5.9881 f
  I_RISC_CORE/U1162/Y (AND2X1_LVT)                   0.0323   1.0000            0.0873     6.0754 f
  I_RISC_CORE/n807 (net)       1   0.4932 
  I_RISC_CORE/U1163/A3 (OR3X1_HVT)          0.0000   0.0323   1.0000   0.0000   0.0000     6.0754 f
  I_RISC_CORE/U1163/Y (OR3X1_HVT)                    0.2056   1.0000            0.5402     6.6155 f
  I_RISC_CORE/n1037 (net)      2   1.1017 
  I_RISC_CORE/U1164/A1 (AND2X1_HVT)         0.0000   0.2056   1.0000   0.0000   0.0000     6.6155 f
  I_RISC_CORE/U1164/Y (AND2X1_HVT)                   0.1338   1.0000            0.3739     6.9894 f
  I_RISC_CORE/I_ALU_Result_0_ (net)
                               1   0.4274 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/D (SDFFX2_RVT)
                                            0.0000   0.1338   1.0000   0.0000   0.0000     6.9894 f
  data arrival time                                                                        6.9894

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0693     3.4693
  clock reconvergence pessimism                                                 0.0875     3.5568
  clock uncertainty                                                            -0.1000     3.4568
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/CLK (SDFFX2_RVT)                                   3.4568 r
  library setup time                                          1.0000           -0.6601     2.7967
  data required time                                                                       2.7967
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7967
  data arrival time                                                                       -6.9894
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.1927


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1684     1.1684
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1684 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0964 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0964 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6773 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6773 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2771   1.0000            0.4764     3.1537 r
  I_RISC_CORE/n209 (net)       2   0.8330 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2771   1.0000   0.0000   0.0000     3.1537 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5370     3.6907 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6907 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8686 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8686 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.4030 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U520/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.4030 f
  I_RISC_CORE/U520/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.2278 r
  I_RISC_CORE/n1426 (net)      1   0.4034 
  I_RISC_CORE/U552/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.2278 r
  I_RISC_CORE/U552/Y (AND3X1_HVT)                    0.1938   1.0000            0.5628     5.7906 r
  I_RISC_CORE/n1444 (net)      1   0.4874 
  I_RISC_CORE/U617/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7906 r
  I_RISC_CORE/U617/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.1237 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N38 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.1237 f
  data arrival time                                                                        6.1237

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)                  3.4550 r
  library setup time                                          1.0000           -1.3536     2.1014
  data required time                                                                       2.1014
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1014
  data arrival time                                                                       -6.1237
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.0222


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1684     1.1684
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1684 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0964 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0964 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6773 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6773 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2771   1.0000            0.4764     3.1537 r
  I_RISC_CORE/n209 (net)       2   0.8330 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2771   1.0000   0.0000   0.0000     3.1537 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5370     3.6907 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6907 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8686 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8686 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.4030 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U531/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.4030 f
  I_RISC_CORE/U531/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.2278 r
  I_RISC_CORE/n1431 (net)      1   0.4034 
  I_RISC_CORE/U559/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.2278 r
  I_RISC_CORE/U559/Y (AND3X1_HVT)                    0.1938   1.0000            0.5628     5.7906 r
  I_RISC_CORE/n1450 (net)      1   0.4874 
  I_RISC_CORE/U584/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7906 r
  I_RISC_CORE/U584/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.1237 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N36 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.1237 f
  data arrival time                                                                        6.1237

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)                  3.4550 r
  library setup time                                          1.0000           -1.3536     2.1014
  data required time                                                                       2.1014
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1014
  data arrival time                                                                       -6.1237
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.0222


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1684     1.1684
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1684 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0964 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0964 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6773 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6773 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2771   1.0000            0.4764     3.1537 r
  I_RISC_CORE/n209 (net)       2   0.8330 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2771   1.0000   0.0000   0.0000     3.1537 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5370     3.6907 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6907 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8686 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8686 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.4030 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U549/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.4030 f
  I_RISC_CORE/U549/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.2278 r
  I_RISC_CORE/n1443 (net)      1   0.4034 
  I_RISC_CORE/U563/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.2278 r
  I_RISC_CORE/U563/Y (AND3X1_HVT)                    0.1938   1.0000            0.5628     5.7906 r
  I_RISC_CORE/n1452 (net)      1   0.4874 
  I_RISC_CORE/U573/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7906 r
  I_RISC_CORE/U573/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.1237 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N39 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.1237 f
  data arrival time                                                                        6.1237

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)                  3.4550 r
  library setup time                                          1.0000           -1.3536     2.1014
  data required time                                                                       2.1014
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1014
  data arrival time                                                                       -6.1237
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.0222


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1684     1.1684
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1684 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0964 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0964 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6773 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6773 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2771   1.0000            0.4764     3.1537 r
  I_RISC_CORE/n209 (net)       2   0.8330 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2771   1.0000   0.0000   0.0000     3.1537 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5370     3.6907 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6907 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8686 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8686 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.4030 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U537/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.4030 f
  I_RISC_CORE/U537/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.2278 r
  I_RISC_CORE/n1435 (net)      1   0.4034 
  I_RISC_CORE/U565/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.2278 r
  I_RISC_CORE/U565/Y (AND3X1_HVT)                    0.1938   1.0000            0.5628     5.7906 r
  I_RISC_CORE/n1454 (net)      1   0.4874 
  I_RISC_CORE/U562/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7906 r
  I_RISC_CORE/U562/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.1237 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N39 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.1237 f
  data arrival time                                                                        6.1237

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)                  3.4550 r
  library setup time                                          1.0000           -1.3536     2.1014
  data required time                                                                       2.1014
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1014
  data arrival time                                                                       -6.1237
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.0222


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1684     1.1684
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1684 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0964 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0964 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6773 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6773 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2771   1.0000            0.4764     3.1537 r
  I_RISC_CORE/n209 (net)       2   0.8330 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2771   1.0000   0.0000   0.0000     3.1537 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5370     3.6907 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6907 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8686 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8686 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.4030 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U544/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.4030 f
  I_RISC_CORE/U544/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.2278 r
  I_RISC_CORE/n1439 (net)      1   0.4034 
  I_RISC_CORE/U574/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.2278 r
  I_RISC_CORE/U574/Y (AND3X1_HVT)                    0.1938   1.0000            0.5628     5.7906 r
  I_RISC_CORE/n1458 (net)      1   0.4874 
  I_RISC_CORE/U529/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7906 r
  I_RISC_CORE/U529/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.1237 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N38 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.1237 f
  data arrival time                                                                        6.1237

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)                  3.4550 r
  library setup time                                          1.0000           -1.3536     2.1014
  data required time                                                                       2.1014
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1014
  data arrival time                                                                       -6.1237
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.0222


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1684     1.1684
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1684 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0964 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0964 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6773 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6773 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2771   1.0000            0.4764     3.1537 r
  I_RISC_CORE/n209 (net)       2   0.8330 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2771   1.0000   0.0000   0.0000     3.1537 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5370     3.6907 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6907 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8686 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8686 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.4030 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U521/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.4030 f
  I_RISC_CORE/U521/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.2278 r
  I_RISC_CORE/n1427 (net)      1   0.4034 
  I_RISC_CORE/U554/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.2278 r
  I_RISC_CORE/U554/Y (AND3X1_HVT)                    0.1938   1.0000            0.5628     5.7906 r
  I_RISC_CORE/n1446 (net)      1   0.4874 
  I_RISC_CORE/U606/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7906 r
  I_RISC_CORE/U606/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.1237 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_N37 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.1237 f
  data arrival time                                                                        6.1237

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.4550 r
  library setup time                                          1.0000           -1.3536     2.1014
  data required time                                                                       2.1014
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1014
  data arrival time                                                                       -6.1237
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.0222


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1684     1.1684
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1684 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0964 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0964 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6773 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6773 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2771   1.0000            0.4764     3.1537 r
  I_RISC_CORE/n209 (net)       2   0.8330 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2771   1.0000   0.0000   0.0000     3.1537 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5370     3.6907 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6907 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8686 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8686 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.4030 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U548/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.4030 f
  I_RISC_CORE/U548/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.2278 r
  I_RISC_CORE/n1442 (net)      1   0.4034 
  I_RISC_CORE/U569/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.2278 r
  I_RISC_CORE/U569/Y (AND3X1_HVT)                    0.1938   1.0000            0.5628     5.7906 r
  I_RISC_CORE/n1456 (net)      1   0.4874 
  I_RISC_CORE/U540/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7906 r
  I_RISC_CORE/U540/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.1237 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N37 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.1237 f
  data arrival time                                                                        6.1237

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.4550 r
  library setup time                                          1.0000           -1.3536     2.1014
  data required time                                                                       2.1014
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1014
  data arrival time                                                                       -6.1237
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.0222


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1684     1.1684
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1684 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/QN (SDFFARX1_HVT)
                                                     0.3618   1.0000            0.9280     2.0964 r
  I_RISC_CORE/n1292 (net)      6   2.4778 
  I_RISC_CORE/U417/A2 (NAND2X0_HVT)         0.0000   0.3618   1.0000   0.0000   0.0000     2.0964 r
  I_RISC_CORE/U417/Y (NAND2X0_HVT)                   0.4488   1.0000            0.5809     2.6773 f
  I_RISC_CORE/n199 (net)       5   2.0878 
  I_RISC_CORE/U511/A2 (NAND2X0_HVT)         0.0000   0.4488   1.0000   0.0000   0.0000     2.6773 f
  I_RISC_CORE/U511/Y (NAND2X0_HVT)                   0.2771   1.0000            0.4764     3.1537 r
  I_RISC_CORE/n209 (net)       2   0.8330 
  I_RISC_CORE/U512/A3 (OA21X1_HVT)          0.0000   0.2771   1.0000   0.0000   0.0000     3.1537 r
  I_RISC_CORE/U512/Y (OA21X1_HVT)                    0.2099   1.0000            0.5370     3.6907 r
  I_RISC_CORE/n211 (net)       3   1.4064 
  I_RISC_CORE/U513/A (INVX0_HVT)            0.0000   0.2099   1.0000   0.0000   0.0000     3.6907 r
  I_RISC_CORE/U513/Y (INVX0_HVT)                     0.1056   1.0000            0.1779     3.8686 f
  I_RISC_CORE/n200 (net)       1   0.4308 
  I_RISC_CORE/U514/A2 (AND2X4_HVT)          0.0000   0.1056   1.0000   0.0000   0.0000     3.8686 f
  I_RISC_CORE/U514/Y (AND2X4_HVT)                    0.3091   1.0000            0.5343     4.4030 f
  I_RISC_CORE/n293 (net)       9   3.5511 
  I_RISC_CORE/U542/A1 (AOI22X1_HVT)         0.0000   0.3091   1.0000   0.0000   0.0000     4.4030 f
  I_RISC_CORE/U542/Y (AOI22X1_HVT)                   0.1130   1.0000            0.8248     5.2278 r
  I_RISC_CORE/n1437 (net)      1   0.4034 
  I_RISC_CORE/U570/A2 (AND3X1_HVT)          0.0000   0.1130   1.0000   0.0000   0.0000     5.2278 r
  I_RISC_CORE/U570/Y (AND3X1_HVT)                    0.1938   1.0000            0.5628     5.7906 r
  I_RISC_CORE/n1457 (net)      1   0.4874 
  I_RISC_CORE/U551/A1 (NAND3X0_HVT)         0.0000   0.1938   1.0000   0.0000   0.0000     5.7906 r
  I_RISC_CORE/U551/Y (NAND3X0_HVT)                   0.3068   1.0000            0.3331     6.1237 f
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_N37 (net)
                               1   0.3979 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/D (SDFFX1_HVT)
                                            0.0000   0.3068   1.0000   0.0000   0.0000     6.1237 f
  data arrival time                                                                        6.1237

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.4550 r
  library setup time                                          1.0000           -1.3536     2.1014
  data required time                                                                       2.1014
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1014
  data arrival time                                                                       -6.1237
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -4.0222


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0612     2.2586 f
  I_RISC_CORE/n1530 (net)      1   0.4816 
  I_RISC_CORE/ZINV_52_inst_54271/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2586 f
  I_RISC_CORE/ZINV_52_inst_54271/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4285 r
  I_RISC_CORE/ZINV_52_60 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_19_inst_54270/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4285 r
  I_RISC_CORE/ZINV_19_inst_54270/Y (INVX0_HVT)       0.1346   1.0000            0.1646     2.5931 f
  I_RISC_CORE/ZINV_19_60 (net)
                               2   1.5771 
  I_RISC_CORE/U176/A1 (NOR2X4_HVT)          0.0000   0.1346   1.0000   0.0000   0.0000     2.5931 f
  I_RISC_CORE/U176/Y (NOR2X4_HVT)                    0.1835   1.0000            0.6466     3.2397 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1835   1.0000   0.0000   0.0000     3.2397 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1700   1.0000            1.0863     4.3259 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1700   1.0000   0.0000   0.0000     4.3259 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0616   1.0000            0.1967     4.5226 f
  I_RISC_CORE/n134 (net)       2   0.8870 
  I_RISC_CORE/U180/A1 (NOR4X0_RVT)          0.0000   0.0616   1.0000   0.0000   0.0000     4.5226 f
  I_RISC_CORE/U180/Y (NOR4X0_RVT)                    0.0660   1.0000            0.5400     5.0626 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0660   1.0000   0.0000   0.0000     5.0626 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2024   1.0000            0.2751     5.3377 r
  I_RISC_CORE/n187 (net)      10   4.3060 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2024   1.0000   0.0000   0.0000     5.3377 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1845   1.0000            0.4869     5.8246 r
  I_RISC_CORE/n122 (net)       4   1.6967 
  I_RISC_CORE/U182/A3 (NAND3X2_HVT)         0.0000   0.1845   1.0000   0.0000   0.0000     5.8246 r
  I_RISC_CORE/U182/Y (NAND3X2_HVT)                   0.1794   1.0000            0.8411     6.6657 f
  I_RISC_CORE/n191 (net)       5   2.0574 
  I_RISC_CORE/U183/A (INVX0_HVT)            0.0000   0.1794   1.0000   0.0000   0.0000     6.6657 f
  I_RISC_CORE/U183/Y (INVX0_HVT)                     0.1048   1.0000            0.1778     6.8435 r
  I_RISC_CORE/n411 (net)       1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1048   1.0000   0.0000   0.0000     6.8435 r
  data arrival time                                                                        6.8435

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.7869     3.1869
  clock reconvergence pessimism                                                 0.0875     3.2743
  clock uncertainty                                                            -0.1000     3.1743
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.1743 r
  clock gating setup time                                     1.0000           -0.1178     3.0566
  data required time                                                                       3.0566
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0566
  data arrival time                                                                       -6.8435
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.7869


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0612     2.2586 f
  I_RISC_CORE/n1530 (net)      1   0.4816 
  I_RISC_CORE/ZINV_52_inst_54271/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2586 f
  I_RISC_CORE/ZINV_52_inst_54271/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4285 r
  I_RISC_CORE/ZINV_52_60 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_19_inst_54270/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4285 r
  I_RISC_CORE/ZINV_19_inst_54270/Y (INVX0_HVT)       0.1346   1.0000            0.1646     2.5931 f
  I_RISC_CORE/ZINV_19_60 (net)
                               2   1.5771 
  I_RISC_CORE/U176/A1 (NOR2X4_HVT)          0.0000   0.1346   1.0000   0.0000   0.0000     2.5931 f
  I_RISC_CORE/U176/Y (NOR2X4_HVT)                    0.1835   1.0000            0.6466     3.2397 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1835   1.0000   0.0000   0.0000     3.2397 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1700   1.0000            1.0863     4.3259 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1700   1.0000   0.0000   0.0000     4.3259 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0616   1.0000            0.1967     4.5226 f
  I_RISC_CORE/n134 (net)       2   0.8870 
  I_RISC_CORE/U180/A1 (NOR4X0_RVT)          0.0000   0.0616   1.0000   0.0000   0.0000     4.5226 f
  I_RISC_CORE/U180/Y (NOR4X0_RVT)                    0.0660   1.0000            0.5400     5.0626 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0660   1.0000   0.0000   0.0000     5.0626 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2024   1.0000            0.2751     5.3377 r
  I_RISC_CORE/n187 (net)      10   4.3060 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2024   1.0000   0.0000   0.0000     5.3377 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1845   1.0000            0.4869     5.8246 r
  I_RISC_CORE/n122 (net)       4   1.6967 
  I_RISC_CORE/U425/A2 (AND3X1_HVT)          0.0000   0.1845   1.0000   0.0000   0.0000     5.8246 r
  I_RISC_CORE/U425/Y (AND3X1_HVT)                    0.1950   1.0000            0.6117     6.4363 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N14 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     6.4363 r
  data arrival time                                                                        6.4363

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.7869     3.1869
  clock reconvergence pessimism                                                 0.0875     3.2743
  clock uncertainty                                                            -0.1000     3.1743
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.1743 r
  clock gating setup time                                     1.0000           -0.1544     3.0200
  data required time                                                                       3.0200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0200
  data arrival time                                                                       -6.4363
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.4164


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0612     2.2586 f
  I_RISC_CORE/n1530 (net)      1   0.4816 
  I_RISC_CORE/ZINV_52_inst_54271/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2586 f
  I_RISC_CORE/ZINV_52_inst_54271/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4285 r
  I_RISC_CORE/ZINV_52_60 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_19_inst_54270/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4285 r
  I_RISC_CORE/ZINV_19_inst_54270/Y (INVX0_HVT)       0.1346   1.0000            0.1646     2.5931 f
  I_RISC_CORE/ZINV_19_60 (net)
                               2   1.5771 
  I_RISC_CORE/U176/A1 (NOR2X4_HVT)          0.0000   0.1346   1.0000   0.0000   0.0000     2.5931 f
  I_RISC_CORE/U176/Y (NOR2X4_HVT)                    0.1835   1.0000            0.6466     3.2397 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1835   1.0000   0.0000   0.0000     3.2397 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1700   1.0000            1.0863     4.3259 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1700   1.0000   0.0000   0.0000     4.3259 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0616   1.0000            0.1967     4.5226 f
  I_RISC_CORE/n134 (net)       2   0.8870 
  I_RISC_CORE/U180/A1 (NOR4X0_RVT)          0.0000   0.0616   1.0000   0.0000   0.0000     4.5226 f
  I_RISC_CORE/U180/Y (NOR4X0_RVT)                    0.0660   1.0000            0.5400     5.0626 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0660   1.0000   0.0000   0.0000     5.0626 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2024   1.0000            0.2751     5.3377 r
  I_RISC_CORE/n187 (net)      10   4.3060 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2024   1.0000   0.0000   0.0000     5.3377 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1845   1.0000            0.4869     5.8246 r
  I_RISC_CORE/n122 (net)       4   1.6967 
  I_RISC_CORE/U424/A2 (AND3X1_HVT)          0.0000   0.1845   1.0000   0.0000   0.0000     5.8246 r
  I_RISC_CORE/U424/Y (AND3X1_HVT)                    0.1950   1.0000            0.6117     6.4363 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N15 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     6.4363 r
  data arrival time                                                                        6.4363

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.7869     3.1869
  clock reconvergence pessimism                                                 0.0875     3.2743
  clock uncertainty                                                            -0.1000     3.1743
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.1743 r
  clock gating setup time                                     1.0000           -0.1544     3.0200
  data required time                                                                       3.0200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0200
  data arrival time                                                                       -6.4363
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.4164


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0612     2.2586 f
  I_RISC_CORE/n1530 (net)      1   0.4816 
  I_RISC_CORE/ZINV_52_inst_54271/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2586 f
  I_RISC_CORE/ZINV_52_inst_54271/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4285 r
  I_RISC_CORE/ZINV_52_60 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_19_inst_54270/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4285 r
  I_RISC_CORE/ZINV_19_inst_54270/Y (INVX0_HVT)       0.1346   1.0000            0.1646     2.5931 f
  I_RISC_CORE/ZINV_19_60 (net)
                               2   1.5771 
  I_RISC_CORE/U176/A1 (NOR2X4_HVT)          0.0000   0.1346   1.0000   0.0000   0.0000     2.5931 f
  I_RISC_CORE/U176/Y (NOR2X4_HVT)                    0.1835   1.0000            0.6466     3.2397 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1835   1.0000   0.0000   0.0000     3.2397 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1700   1.0000            1.0863     4.3259 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1700   1.0000   0.0000   0.0000     4.3259 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0616   1.0000            0.1967     4.5226 f
  I_RISC_CORE/n134 (net)       2   0.8870 
  I_RISC_CORE/U180/A1 (NOR4X0_RVT)          0.0000   0.0616   1.0000   0.0000   0.0000     4.5226 f
  I_RISC_CORE/U180/Y (NOR4X0_RVT)                    0.0660   1.0000            0.5400     5.0626 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0660   1.0000   0.0000   0.0000     5.0626 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2024   1.0000            0.2751     5.3377 r
  I_RISC_CORE/n187 (net)      10   4.3060 
  I_RISC_CORE/U181/A2 (AND2X1_HVT)          0.0000   0.2024   1.0000   0.0000   0.0000     5.3377 r
  I_RISC_CORE/U181/Y (AND2X1_HVT)                    0.1845   1.0000            0.4869     5.8246 r
  I_RISC_CORE/n122 (net)       4   1.6967 
  I_RISC_CORE/U423/A1 (AND2X1_HVT)          0.0000   0.1845   1.0000   0.0000   0.0000     5.8246 r
  I_RISC_CORE/U423/Y (AND2X1_HVT)                    0.1409   1.0000            0.3926     6.2172 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N16 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1409   1.0000   0.0000   0.0000     6.2172 r
  data arrival time                                                                        6.2172

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.7869     3.1869
  clock reconvergence pessimism                                                 0.0875     3.2743
  clock uncertainty                                                            -0.1000     3.1743
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.1743 r
  clock gating setup time                                     1.0000           -0.1336     3.0408
  data required time                                                                       3.0408
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0408
  data arrival time                                                                       -6.2172
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.1764


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0612     2.2586 f
  I_RISC_CORE/n1530 (net)      1   0.4816 
  I_RISC_CORE/ZINV_52_inst_54271/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2586 f
  I_RISC_CORE/ZINV_52_inst_54271/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4285 r
  I_RISC_CORE/ZINV_52_60 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_19_inst_54270/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4285 r
  I_RISC_CORE/ZINV_19_inst_54270/Y (INVX0_HVT)       0.1346   1.0000            0.1646     2.5931 f
  I_RISC_CORE/ZINV_19_60 (net)
                               2   1.5771 
  I_RISC_CORE/U176/A1 (NOR2X4_HVT)          0.0000   0.1346   1.0000   0.0000   0.0000     2.5931 f
  I_RISC_CORE/U176/Y (NOR2X4_HVT)                    0.1835   1.0000            0.6466     3.2397 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1835   1.0000   0.0000   0.0000     3.2397 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1700   1.0000            1.0863     4.3259 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1700   1.0000   0.0000   0.0000     4.3259 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0616   1.0000            0.1967     4.5226 f
  I_RISC_CORE/n134 (net)       2   0.8870 
  I_RISC_CORE/U180/A1 (NOR4X0_RVT)          0.0000   0.0616   1.0000   0.0000   0.0000     4.5226 f
  I_RISC_CORE/U180/Y (NOR4X0_RVT)                    0.0660   1.0000            0.5400     5.0626 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0660   1.0000   0.0000   0.0000     5.0626 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2024   1.0000            0.2751     5.3377 r
  I_RISC_CORE/n187 (net)      10   4.3060 
  I_RISC_CORE/U421/A2 (AND4X1_HVT)          0.0000   0.2024   1.0000   0.0000   0.0000     5.3377 r
  I_RISC_CORE/U421/Y (AND4X1_HVT)                    0.2668   1.0000            0.8301     6.1678 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N18 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.2668   1.0000   0.0000   0.0000     6.1678 r
  data arrival time                                                                        6.1678

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.7869     3.1869
  clock reconvergence pessimism                                                 0.0875     3.2743
  clock uncertainty                                                            -0.1000     3.1743
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.1743 r
  clock gating setup time                                     1.0000           -0.1806     2.9938
  data required time                                                                       2.9938
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.9938
  data arrival time                                                                       -6.1678
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.1741


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0612     2.2586 f
  I_RISC_CORE/n1530 (net)      1   0.4816 
  I_RISC_CORE/ZINV_52_inst_54271/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2586 f
  I_RISC_CORE/ZINV_52_inst_54271/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4285 r
  I_RISC_CORE/ZINV_52_60 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_19_inst_54270/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4285 r
  I_RISC_CORE/ZINV_19_inst_54270/Y (INVX0_HVT)       0.1346   1.0000            0.1646     2.5931 f
  I_RISC_CORE/ZINV_19_60 (net)
                               2   1.5771 
  I_RISC_CORE/U176/A1 (NOR2X4_HVT)          0.0000   0.1346   1.0000   0.0000   0.0000     2.5931 f
  I_RISC_CORE/U176/Y (NOR2X4_HVT)                    0.1835   1.0000            0.6466     3.2397 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1835   1.0000   0.0000   0.0000     3.2397 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1700   1.0000            1.0863     4.3259 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1700   1.0000   0.0000   0.0000     4.3259 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0616   1.0000            0.1967     4.5226 f
  I_RISC_CORE/n134 (net)       2   0.8870 
  I_RISC_CORE/U180/A1 (NOR4X0_RVT)          0.0000   0.0616   1.0000   0.0000   0.0000     4.5226 f
  I_RISC_CORE/U180/Y (NOR4X0_RVT)                    0.0660   1.0000            0.5400     5.0626 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0660   1.0000   0.0000   0.0000     5.0626 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2024   1.0000            0.2751     5.3377 r
  I_RISC_CORE/n187 (net)      10   4.3060 
  I_RISC_CORE/U422/A2 (AND4X1_HVT)          0.0000   0.2024   1.0000   0.0000   0.0000     5.3377 r
  I_RISC_CORE/U422/Y (AND4X1_HVT)                    0.2668   1.0000            0.8301     6.1678 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N19 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.2668   1.0000   0.0000   0.0000     6.1678 r
  data arrival time                                                                        6.1678

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.7869     3.1869
  clock reconvergence pessimism                                                 0.0875     3.2743
  clock uncertainty                                                            -0.1000     3.1743
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.1743 r
  clock gating setup time                                     1.0000           -0.1806     2.9938
  data required time                                                                       2.9938
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.9938
  data arrival time                                                                       -6.1678
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.1741


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0612     2.2586 f
  I_RISC_CORE/n1530 (net)      1   0.4816 
  I_RISC_CORE/ZINV_52_inst_54271/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2586 f
  I_RISC_CORE/ZINV_52_inst_54271/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4285 r
  I_RISC_CORE/ZINV_52_60 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_19_inst_54270/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4285 r
  I_RISC_CORE/ZINV_19_inst_54270/Y (INVX0_HVT)       0.1346   1.0000            0.1646     2.5931 f
  I_RISC_CORE/ZINV_19_60 (net)
                               2   1.5771 
  I_RISC_CORE/U176/A1 (NOR2X4_HVT)          0.0000   0.1346   1.0000   0.0000   0.0000     2.5931 f
  I_RISC_CORE/U176/Y (NOR2X4_HVT)                    0.1835   1.0000            0.6466     3.2397 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1835   1.0000   0.0000   0.0000     3.2397 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1700   1.0000            1.0863     4.3259 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1700   1.0000   0.0000   0.0000     4.3259 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0616   1.0000            0.1967     4.5226 f
  I_RISC_CORE/n134 (net)       2   0.8870 
  I_RISC_CORE/U180/A1 (NOR4X0_RVT)          0.0000   0.0616   1.0000   0.0000   0.0000     4.5226 f
  I_RISC_CORE/U180/Y (NOR4X0_RVT)                    0.0660   1.0000            0.5400     5.0626 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0660   1.0000   0.0000   0.0000     5.0626 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2024   1.0000            0.2751     5.3377 r
  I_RISC_CORE/n187 (net)      10   4.3060 
  I_RISC_CORE/U420/A2 (AND3X1_HVT)          0.0000   0.2024   1.0000   0.0000   0.0000     5.3377 r
  I_RISC_CORE/U420/Y (AND3X1_HVT)                    0.1951   1.0000            0.6238     5.9615 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N17 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     5.9615 r
  data arrival time                                                                        5.9615

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.7869     3.1869
  clock reconvergence pessimism                                                 0.0875     3.2743
  clock uncertainty                                                            -0.1000     3.1743
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.1743 r
  clock gating setup time                                     1.0000           -0.1544     3.0199
  data required time                                                                       3.0199
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0199
  data arrival time                                                                       -5.9615
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.9416


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0612     2.2586 f
  I_RISC_CORE/n1530 (net)      1   0.4816 
  I_RISC_CORE/ZINV_52_inst_54271/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2586 f
  I_RISC_CORE/ZINV_52_inst_54271/Y (INVX0_HVT)       0.1270   1.0000            0.1698     2.4285 r
  I_RISC_CORE/ZINV_52_60 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_19_inst_54270/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4285 r
  I_RISC_CORE/ZINV_19_inst_54270/Y (INVX0_HVT)       0.1346   1.0000            0.1646     2.5931 f
  I_RISC_CORE/ZINV_19_60 (net)
                               2   1.5771 
  I_RISC_CORE/U176/A1 (NOR2X4_HVT)          0.0000   0.1346   1.0000   0.0000   0.0000     2.5931 f
  I_RISC_CORE/U176/Y (NOR2X4_HVT)                    0.1835   1.0000            0.6466     3.2397 r
  I_RISC_CORE/n10 (net)        1   0.3808 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1835   1.0000   0.0000   0.0000     3.2397 r
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1700   1.0000            1.0863     4.3259 f
  I_RISC_CORE/n11 (net)        1   0.4713 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1700   1.0000   0.0000   0.0000     4.3259 f
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0616   1.0000            0.1967     4.5226 f
  I_RISC_CORE/n134 (net)       2   0.8870 
  I_RISC_CORE/U180/A1 (NOR4X0_RVT)          0.0000   0.0616   1.0000   0.0000   0.0000     4.5226 f
  I_RISC_CORE/U180/Y (NOR4X0_RVT)                    0.0660   1.0000            0.5400     5.0626 r
  I_RISC_CORE/n232 (net)       1   0.4809 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0660   1.0000   0.0000   0.0000     5.0626 r
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.2024   1.0000            0.2751     5.3377 r
  I_RISC_CORE/n187 (net)      10   4.3060 
  I_RISC_CORE/U419/A1 (AND3X1_HVT)          0.0000   0.2024   1.0000   0.0000   0.0000     5.3377 r
  I_RISC_CORE/U419/Y (AND3X1_HVT)                    0.1951   1.0000            0.5471     5.8848 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_N20 (net)
                               1   0.5119 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     5.8848 r
  data arrival time                                                                        5.8848

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.7869     3.1869
  clock reconvergence pessimism                                                 0.0875     3.2743
  clock uncertainty                                                            -0.1000     3.1743
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                                                                           3.1743 r
  clock gating setup time                                     1.0000           -0.1544     3.0199
  data required time                                                                       3.0199
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0199
  data arrival time                                                                       -5.8848
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8648


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.1786   1.0000            0.2396     3.8182 r
  I_RISC_CORE/Rd_Instr (net)   3   1.6051 
  I_RISC_CORE/U400/A1 (NOR2X0_HVT)          0.0000   0.1786   1.0000   0.0000   0.0000     3.8182 r
  I_RISC_CORE/U400/Y (NOR2X0_HVT)                    0.1180   1.0000            0.4912     4.3094 f
  I_RISC_CORE/n121 (net)       1   0.5756 
  I_RISC_CORE/ZBUF_533_inst_54222/A (NBUFFX4_HVT)
                                            0.0000   0.1180   1.0000   0.0000   0.0000     4.3094 f
  I_RISC_CORE/ZBUF_533_inst_54222/Y (NBUFFX4_HVT)    0.1923   1.0000            0.3301     4.6395 f
  I_RISC_CORE/ZBUF_533_57 (net)
                              16   7.2589 
  I_RISC_CORE/U416/A1 (AND2X1_HVT)          0.0000   0.1923   1.0000   0.0000   0.0000     4.6395 f
  I_RISC_CORE/U416/Y (AND2X1_HVT)                    0.1326   1.0000            0.3620     5.0015 f
  I_RISC_CORE/I_DATA_PATH_N64 (net)
                               1   0.3973 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/D (SDFFX2_HVT)
                                            0.0000   0.1326   1.0000   0.0000   0.0000     5.0015 f
  data arrival time                                                                        5.0015

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.0875     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/CLK (SDFFX2_HVT)                                 3.4564 r
  library setup time                                          1.0000           -1.2792     2.1772
  data required time                                                                       2.1772
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1772
  data arrival time                                                                       -5.0015
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8242


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.1786   1.0000            0.2396     3.8182 r
  I_RISC_CORE/Rd_Instr (net)   3   1.6051 
  I_RISC_CORE/U400/A1 (NOR2X0_HVT)          0.0000   0.1786   1.0000   0.0000   0.0000     3.8182 r
  I_RISC_CORE/U400/Y (NOR2X0_HVT)                    0.1180   1.0000            0.4912     4.3094 f
  I_RISC_CORE/n121 (net)       1   0.5756 
  I_RISC_CORE/ZBUF_533_inst_54222/A (NBUFFX4_HVT)
                                            0.0000   0.1180   1.0000   0.0000   0.0000     4.3094 f
  I_RISC_CORE/ZBUF_533_inst_54222/Y (NBUFFX4_HVT)    0.1923   1.0000            0.3301     4.6395 f
  I_RISC_CORE/ZBUF_533_57 (net)
                              16   7.2589 
  I_RISC_CORE/U413/A1 (AND2X1_HVT)          0.0000   0.1923   1.0000   0.0000   0.0000     4.6395 f
  I_RISC_CORE/U413/Y (AND2X1_HVT)                    0.1326   1.0000            0.3620     5.0015 f
  I_RISC_CORE/I_DATA_PATH_N61 (net)
                               1   0.3973 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/D (SDFFX2_HVT)
                                            0.0000   0.1326   1.0000   0.0000   0.0000     5.0015 f
  data arrival time                                                                        5.0015

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.0875     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/CLK (SDFFX2_HVT)                                 3.4564 r
  library setup time                                          1.0000           -1.2792     2.1772
  data required time                                                                       2.1772
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1772
  data arrival time                                                                       -5.0015
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8242


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.1786   1.0000            0.2396     3.8182 r
  I_RISC_CORE/Rd_Instr (net)   3   1.6051 
  I_RISC_CORE/U400/A1 (NOR2X0_HVT)          0.0000   0.1786   1.0000   0.0000   0.0000     3.8182 r
  I_RISC_CORE/U400/Y (NOR2X0_HVT)                    0.1180   1.0000            0.4912     4.3094 f
  I_RISC_CORE/n121 (net)       1   0.5756 
  I_RISC_CORE/ZBUF_533_inst_54222/A (NBUFFX4_HVT)
                                            0.0000   0.1180   1.0000   0.0000   0.0000     4.3094 f
  I_RISC_CORE/ZBUF_533_inst_54222/Y (NBUFFX4_HVT)    0.1923   1.0000            0.3301     4.6395 f
  I_RISC_CORE/ZBUF_533_57 (net)
                              16   7.2589 
  I_RISC_CORE/U414/A1 (AND2X1_HVT)          0.0000   0.1923   1.0000   0.0000   0.0000     4.6395 f
  I_RISC_CORE/U414/Y (AND2X1_HVT)                    0.1326   1.0000            0.3620     5.0015 f
  I_RISC_CORE/I_DATA_PATH_N63 (net)
                               1   0.3973 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/D (SDFFX2_HVT)
                                            0.0000   0.1326   1.0000   0.0000   0.0000     5.0015 f
  data arrival time                                                                        5.0015

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.0875     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/CLK (SDFFX2_HVT)                                 3.4564 r
  library setup time                                          1.0000           -1.2792     2.1772
  data required time                                                                       2.1772
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1772
  data arrival time                                                                       -5.0015
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8242


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.1786   1.0000            0.2396     3.8182 r
  I_RISC_CORE/Rd_Instr (net)   3   1.6051 
  I_RISC_CORE/U400/A1 (NOR2X0_HVT)          0.0000   0.1786   1.0000   0.0000   0.0000     3.8182 r
  I_RISC_CORE/U400/Y (NOR2X0_HVT)                    0.1180   1.0000            0.4912     4.3094 f
  I_RISC_CORE/n121 (net)       1   0.5756 
  I_RISC_CORE/ZBUF_533_inst_54222/A (NBUFFX4_HVT)
                                            0.0000   0.1180   1.0000   0.0000   0.0000     4.3094 f
  I_RISC_CORE/ZBUF_533_inst_54222/Y (NBUFFX4_HVT)    0.1923   1.0000            0.3301     4.6395 f
  I_RISC_CORE/ZBUF_533_57 (net)
                              16   7.2589 
  I_RISC_CORE/U415/A1 (AND2X1_HVT)          0.0000   0.1923   1.0000   0.0000   0.0000     4.6395 f
  I_RISC_CORE/U415/Y (AND2X1_HVT)                    0.1326   1.0000            0.3620     5.0015 f
  I_RISC_CORE/I_DATA_PATH_N60 (net)
                               1   0.3973 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/D (SDFFX2_HVT)
                                            0.0000   0.1326   1.0000   0.0000   0.0000     5.0015 f
  data arrival time                                                                        5.0015

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.0875     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/CLK (SDFFX2_HVT)                                 3.4564 r
  library setup time                                          1.0000           -1.2792     2.1772
  data required time                                                                       2.1772
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1772
  data arrival time                                                                       -5.0015
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8242


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1402   1.0000            0.9805     2.1779 r
  I_RISC_CORE/n1530 (net)      1   0.5252 
  I_RISC_CORE/ZINV_52_inst_54271/A (INVX0_HVT)
                                            0.0000   0.1402   1.0000   0.0000   0.0000     2.1779 r
  I_RISC_CORE/ZINV_52_inst_54271/Y (INVX0_HVT)       0.1044   1.0000            0.1545     2.3324 f
  I_RISC_CORE/ZINV_52_60 (net)
                               2   0.9641 
  I_RISC_CORE/ZINV_19_inst_54270/A (INVX0_HVT)
                                            0.0000   0.1044   1.0000   0.0000   0.0000     2.3324 f
  I_RISC_CORE/ZINV_19_inst_54270/Y (INVX0_HVT)       0.1616   1.0000            0.1581     2.4905 r
  I_RISC_CORE/ZINV_19_60 (net)
                               2   1.6127 
  I_RISC_CORE/U176/A1 (NOR2X4_HVT)          0.0000   0.1616   1.0000   0.0000   0.0000     2.4905 r
  I_RISC_CORE/U176/Y (NOR2X4_HVT)                    0.1866   1.0000            0.6262     3.1166 f
  I_RISC_CORE/n10 (net)        1   0.3509 
  I_RISC_CORE/U177/A4 (NAND4X1_HVT)         0.0000   0.1866   1.0000   0.0000   0.0000     3.1166 f
  I_RISC_CORE/U177/Y (NAND4X1_HVT)                   0.1648   1.0000            0.8886     4.0052 r
  I_RISC_CORE/n11 (net)        1   0.5124 
  I_RISC_CORE/U72/A2 (OA22X1_LVT)           0.0000   0.1648   1.0000   0.0000   0.0000     4.0052 r
  I_RISC_CORE/U72/Y (OA22X1_LVT)                     0.0546   1.0000            0.1396     4.1449 r
  I_RISC_CORE/n134 (net)       2   0.9456 
  I_RISC_CORE/U180/A1 (NOR4X0_RVT)          0.0000   0.0546   1.0000   0.0000   0.0000     4.1449 r
  I_RISC_CORE/U180/Y (NOR4X0_RVT)                    0.0589   1.0000            0.2582     4.4031 f
  I_RISC_CORE/n232 (net)       1   0.4533 
  I_RISC_CORE/U45/A (NBUFFX2_HVT)           0.0000   0.0589   1.0000   0.0000   0.0000     4.4031 f
  I_RISC_CORE/U45/Y (NBUFFX2_HVT)                    0.1914   1.0000            0.2814     4.6845 f
  I_RISC_CORE/n187 (net)      10   4.1499 
  I_RISC_CORE/U1356/A (INVX0_HVT)           0.0000   0.1914   1.0000   0.0000   0.0000     4.6845 f
  I_RISC_CORE/U1356/Y (INVX0_HVT)                    0.2067   1.0000            0.2421     4.9266 r
  I_RISC_CORE/n1419 (net)      5   2.0790 
  I_RISC_CORE/U427/A3 (NAND4X0_HVT)         0.0000   0.2067   1.0000   0.0000   0.0000     4.9266 r
  I_RISC_CORE/U427/Y (NAND4X0_HVT)                   0.4399   1.0000            0.5831     5.5096 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_net23130 (net)
                               1   0.4039 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.4399   1.0000   0.0000   0.0000     5.5096 f
  data arrival time                                                                        5.5096

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8598     3.2598
  clock reconvergence pessimism                                                 0.0875     3.3473
  clock uncertainty                                                            -0.1000     3.2473
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)        3.2473 r
  clock gating setup time                                     1.0000           -0.5604     2.6869
  data required time                                                                       2.6869
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6869
  data arrival time                                                                       -5.5096
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8227


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.1786   1.0000            0.2396     3.8182 r
  I_RISC_CORE/Rd_Instr (net)   3   1.6051 
  I_RISC_CORE/U400/A1 (NOR2X0_HVT)          0.0000   0.1786   1.0000   0.0000   0.0000     3.8182 r
  I_RISC_CORE/U400/Y (NOR2X0_HVT)                    0.1180   1.0000            0.4912     4.3094 f
  I_RISC_CORE/n121 (net)       1   0.5756 
  I_RISC_CORE/ZBUF_533_inst_54222/A (NBUFFX4_HVT)
                                            0.0000   0.1180   1.0000   0.0000   0.0000     4.3094 f
  I_RISC_CORE/ZBUF_533_inst_54222/Y (NBUFFX4_HVT)    0.1923   1.0000            0.3301     4.6395 f
  I_RISC_CORE/ZBUF_533_57 (net)
                              16   7.2589 
  I_RISC_CORE/U412/A1 (AND2X1_HVT)          0.0000   0.1923   1.0000   0.0000   0.0000     4.6395 f
  I_RISC_CORE/U412/Y (AND2X1_HVT)                    0.1326   1.0000            0.3620     5.0015 f
  I_RISC_CORE/I_DATA_PATH_N58 (net)
                               1   0.3979 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/D (SDFFX1_HVT)
                                            0.0000   0.1326   1.0000   0.0000   0.0000     5.0015 f
  data arrival time                                                                        5.0015

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.0875     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/CLK (SDFFX1_HVT)                                  3.4564 r
  library setup time                                          1.0000           -1.2636     2.1928
  data required time                                                                       2.1928
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1928
  data arrival time                                                                       -5.0015
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8087


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.1786   1.0000            0.2396     3.8182 r
  I_RISC_CORE/Rd_Instr (net)   3   1.6051 
  I_RISC_CORE/U400/A1 (NOR2X0_HVT)          0.0000   0.1786   1.0000   0.0000   0.0000     3.8182 r
  I_RISC_CORE/U400/Y (NOR2X0_HVT)                    0.1180   1.0000            0.4912     4.3094 f
  I_RISC_CORE/n121 (net)       1   0.5756 
  I_RISC_CORE/ZBUF_533_inst_54222/A (NBUFFX4_HVT)
                                            0.0000   0.1180   1.0000   0.0000   0.0000     4.3094 f
  I_RISC_CORE/ZBUF_533_inst_54222/Y (NBUFFX4_HVT)    0.1923   1.0000            0.3301     4.6395 f
  I_RISC_CORE/ZBUF_533_57 (net)
                              16   7.2589 
  I_RISC_CORE/U403/A3 (AO22X1_HVT)          0.0000   0.1923   1.0000   0.0000   0.0000     4.6395 f
  I_RISC_CORE/U403/Y (AO22X1_HVT)                    0.1827   1.0000            0.4412     5.0806 f
  I_RISC_CORE/I_DATA_PATH_N54 (net)
                               1   1.1742 
  I_RISC_CORE/ZINV_69_inst_23709/A (INVX2_HVT)
                                            0.0000   0.1827   1.0000   0.0000   0.0000     5.0806 f
  I_RISC_CORE/ZINV_69_inst_23709/Y (INVX2_HVT)       0.0902   1.0000            0.1552     5.2359 r
  I_RISC_CORE/ZINV_69_121 (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_46_inst_23708/A (INVX0_HVT)
                                            0.0000   0.0902   1.0000   0.0000   0.0000     5.2359 r
  I_RISC_CORE/ZINV_46_inst_23708/Y (INVX0_HVT)       0.0657   1.0000            0.1007     5.3366 f
  I_RISC_CORE/ZINV_46_121 (net)
                               1   0.4274 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/D (SDFFX2_RVT)
                                            0.0000   0.0657   1.0000   0.0000   0.0000     5.3366 f
  data arrival time                                                                        5.3366

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.0875     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/CLK (SDFFX2_RVT)                                  3.4564 r
  library setup time                                          1.0000           -0.6245     2.8319
  data required time                                                                       2.8319
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8319
  data arrival time                                                                       -5.3366
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5047


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.1786   1.0000            0.2396     3.8182 r
  I_RISC_CORE/Rd_Instr (net)   3   1.6051 
  I_RISC_CORE/U400/A1 (NOR2X0_HVT)          0.0000   0.1786   1.0000   0.0000   0.0000     3.8182 r
  I_RISC_CORE/U400/Y (NOR2X0_HVT)                    0.1180   1.0000            0.4912     4.3094 f
  I_RISC_CORE/n121 (net)       1   0.5756 
  I_RISC_CORE/ZBUF_533_inst_54222/A (NBUFFX4_HVT)
                                            0.0000   0.1180   1.0000   0.0000   0.0000     4.3094 f
  I_RISC_CORE/ZBUF_533_inst_54222/Y (NBUFFX4_HVT)    0.1923   1.0000            0.3301     4.6395 f
  I_RISC_CORE/ZBUF_533_57 (net)
                              16   7.2589 
  I_RISC_CORE/U409/A1 (AND2X4_HVT)          0.0000   0.1923   1.0000   0.0000   0.0000     4.6395 f
  I_RISC_CORE/U409/Y (AND2X4_HVT)                    0.2653   1.0000            0.5247     5.1642 f
  I_RISC_CORE/I_DATA_PATH_N57 (net)
                               1   0.4274 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/D (SDFFX2_RVT)
                                            0.0000   0.2653   1.0000   0.0000   0.0000     5.1642 f
  data arrival time                                                                        5.1642

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.0875     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/CLK (SDFFX2_RVT)                                  3.4564 r
  library setup time                                          1.0000           -0.7300     2.7264
  data required time                                                                       2.7264
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7264
  data arrival time                                                                       -5.1642
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4378


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.1786   1.0000            0.2396     3.8182 r
  I_RISC_CORE/Rd_Instr (net)   3   1.6051 
  I_RISC_CORE/U400/A1 (NOR2X0_HVT)          0.0000   0.1786   1.0000   0.0000   0.0000     3.8182 r
  I_RISC_CORE/U400/Y (NOR2X0_HVT)                    0.1180   1.0000            0.4912     4.3094 f
  I_RISC_CORE/n121 (net)       1   0.5756 
  I_RISC_CORE/ZBUF_533_inst_54222/A (NBUFFX4_HVT)
                                            0.0000   0.1180   1.0000   0.0000   0.0000     4.3094 f
  I_RISC_CORE/ZBUF_533_inst_54222/Y (NBUFFX4_HVT)    0.1923   1.0000            0.3301     4.6395 f
  I_RISC_CORE/ZBUF_533_57 (net)
                              16   7.2589 
  I_RISC_CORE/U410/A1 (AND2X1_HVT)          0.0000   0.1923   1.0000   0.0000   0.0000     4.6395 f
  I_RISC_CORE/U410/Y (AND2X1_HVT)                    0.1337   1.0000            0.3633     5.0027 f
  I_RISC_CORE/I_DATA_PATH_N62 (net)
                               1   0.4274 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/D (SDFFX2_RVT)
                                            0.0000   0.1337   1.0000   0.0000   0.0000     5.0027 f
  data arrival time                                                                        5.0027

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.0875     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK (SDFFX2_RVT)                                 3.4564 r
  library setup time                                          1.0000           -0.6603     2.7961
  data required time                                                                       2.7961
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7961
  data arrival time                                                                       -5.0027
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2066


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.1786   1.0000            0.2396     3.8182 r
  I_RISC_CORE/Rd_Instr (net)   3   1.6051 
  I_RISC_CORE/U400/A1 (NOR2X0_HVT)          0.0000   0.1786   1.0000   0.0000   0.0000     3.8182 r
  I_RISC_CORE/U400/Y (NOR2X0_HVT)                    0.1180   1.0000            0.4912     4.3094 f
  I_RISC_CORE/n121 (net)       1   0.5756 
  I_RISC_CORE/ZBUF_533_inst_54222/A (NBUFFX4_HVT)
                                            0.0000   0.1180   1.0000   0.0000   0.0000     4.3094 f
  I_RISC_CORE/ZBUF_533_inst_54222/Y (NBUFFX4_HVT)    0.1923   1.0000            0.3301     4.6395 f
  I_RISC_CORE/ZBUF_533_57 (net)
                              16   7.2589 
  I_RISC_CORE/U411/A1 (AND2X1_HVT)          0.0000   0.1923   1.0000   0.0000   0.0000     4.6395 f
  I_RISC_CORE/U411/Y (AND2X1_HVT)                    0.1337   1.0000            0.3633     5.0027 f
  I_RISC_CORE/I_DATA_PATH_N59 (net)
                               1   0.4274 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/D (SDFFX2_RVT)
                                            0.0000   0.1337   1.0000   0.0000   0.0000     5.0027 f
  data arrival time                                                                        5.0027

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.0875     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/CLK (SDFFX2_RVT)                                 3.4564 r
  library setup time                                          1.0000           -0.6603     2.7961
  data required time                                                                       2.7961
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7961
  data arrival time                                                                       -5.0027
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2066


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.1786   1.0000            0.2396     3.8182 r
  I_RISC_CORE/Rd_Instr (net)   3   1.6051 
  I_RISC_CORE/U400/A1 (NOR2X0_HVT)          0.0000   0.1786   1.0000   0.0000   0.0000     3.8182 r
  I_RISC_CORE/U400/Y (NOR2X0_HVT)                    0.1180   1.0000            0.4912     4.3094 f
  I_RISC_CORE/n121 (net)       1   0.5756 
  I_RISC_CORE/ZBUF_533_inst_54222/A (NBUFFX4_HVT)
                                            0.0000   0.1180   1.0000   0.0000   0.0000     4.3094 f
  I_RISC_CORE/ZBUF_533_inst_54222/Y (NBUFFX4_HVT)    0.1923   1.0000            0.3301     4.6395 f
  I_RISC_CORE/ZBUF_533_57 (net)
                              16   7.2589 
  I_RISC_CORE/U401/A3 (AO22X2_HVT)          0.0000   0.1923   1.0000   0.0000   0.0000     4.6395 f
  I_RISC_CORE/U401/Y (AO22X2_HVT)                    0.2352   1.0000            0.4946     5.1341 f
  I_RISC_CORE/I_DATA_PATH_N55 (net)
                               1   0.4551 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/D (SDFFX2_LVT)
                                            0.0000   0.2352   1.0000   0.0000   0.0000     5.1341 f
  data arrival time                                                                        5.1341

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.0875     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/CLK (SDFFX2_LVT)                                  3.4564 r
  library setup time                                          1.0000           -0.4578     2.9987
  data required time                                                                       2.9987
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.9987
  data arrival time                                                                       -5.1341
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1354


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.1786   1.0000            0.2396     3.8182 r
  I_RISC_CORE/Rd_Instr (net)   3   1.6051 
  I_RISC_CORE/U400/A1 (NOR2X0_HVT)          0.0000   0.1786   1.0000   0.0000   0.0000     3.8182 r
  I_RISC_CORE/U400/Y (NOR2X0_HVT)                    0.1180   1.0000            0.4912     4.3094 f
  I_RISC_CORE/n121 (net)       1   0.5756 
  I_RISC_CORE/ZBUF_533_inst_54222/A (NBUFFX4_HVT)
                                            0.0000   0.1180   1.0000   0.0000   0.0000     4.3094 f
  I_RISC_CORE/ZBUF_533_inst_54222/Y (NBUFFX4_HVT)    0.1923   1.0000            0.3301     4.6395 f
  I_RISC_CORE/ZBUF_533_57 (net)
                              16   7.2589 
  I_RISC_CORE/U402/A3 (AO22X2_HVT)          0.0000   0.1923   1.0000   0.0000   0.0000     4.6395 f
  I_RISC_CORE/U402/Y (AO22X2_HVT)                    0.2352   1.0000            0.4946     5.1341 f
  I_RISC_CORE/I_DATA_PATH_N49 (net)
                               1   0.4551 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_/D (SDFFX2_LVT)
                                            0.0000   0.2352   1.0000   0.0000   0.0000     5.1341 f
  data arrival time                                                                        5.1341

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.0875     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_0_/CLK (SDFFX2_LVT)                                  3.4564 r
  library setup time                                          1.0000           -0.4577     2.9987
  data required time                                                                       2.9987
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.9987
  data arrival time                                                                       -5.1341
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1354


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.1786   1.0000            0.2396     3.8182 r
  I_RISC_CORE/Rd_Instr (net)   3   1.6051 
  I_RISC_CORE/U400/A1 (NOR2X0_HVT)          0.0000   0.1786   1.0000   0.0000   0.0000     3.8182 r
  I_RISC_CORE/U400/Y (NOR2X0_HVT)                    0.1180   1.0000            0.4912     4.3094 f
  I_RISC_CORE/n121 (net)       1   0.5756 
  I_RISC_CORE/ZBUF_533_inst_54222/A (NBUFFX4_HVT)
                                            0.0000   0.1180   1.0000   0.0000   0.0000     4.3094 f
  I_RISC_CORE/ZBUF_533_inst_54222/Y (NBUFFX4_HVT)    0.1923   1.0000            0.3301     4.6395 f
  I_RISC_CORE/ZBUF_533_57 (net)
                              16   7.2589 
  I_RISC_CORE/U408/A3 (AO22X2_HVT)          0.0000   0.1923   1.0000   0.0000   0.0000     4.6395 f
  I_RISC_CORE/U408/Y (AO22X2_HVT)                    0.2352   1.0000            0.4946     5.1341 f
  I_RISC_CORE/I_DATA_PATH_N53 (net)
                               1   0.4551 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/D (SDFFX2_LVT)
                                            0.0000   0.2352   1.0000   0.0000   0.0000     5.1341 f
  data arrival time                                                                        5.1341

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.0875     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_LVT)                                  3.4564 r
  library setup time                                          1.0000           -0.4577     2.9987
  data required time                                                                       2.9987
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.9987
  data arrival time                                                                       -5.1341
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1354


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.1786   1.0000            0.2396     3.8182 r
  I_RISC_CORE/Rd_Instr (net)   3   1.6051 
  I_RISC_CORE/U400/A1 (NOR2X0_HVT)          0.0000   0.1786   1.0000   0.0000   0.0000     3.8182 r
  I_RISC_CORE/U400/Y (NOR2X0_HVT)                    0.1180   1.0000            0.4912     4.3094 f
  I_RISC_CORE/n121 (net)       1   0.5756 
  I_RISC_CORE/ZBUF_533_inst_54222/A (NBUFFX4_HVT)
                                            0.0000   0.1180   1.0000   0.0000   0.0000     4.3094 f
  I_RISC_CORE/ZBUF_533_inst_54222/Y (NBUFFX4_HVT)    0.1923   1.0000            0.3301     4.6395 f
  I_RISC_CORE/ZBUF_533_57 (net)
                              16   7.2589 
  I_RISC_CORE/U405/A3 (AO22X2_HVT)          0.0000   0.1923   1.0000   0.0000   0.0000     4.6395 f
  I_RISC_CORE/U405/Y (AO22X2_HVT)                    0.2352   1.0000            0.4946     5.1341 f
  I_RISC_CORE/n1490 (net)      1   0.4551 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_3_/D (SDFFX2_LVT)
                                            0.0000   0.2352   1.0000   0.0000   0.0000     5.1341 f
  data arrival time                                                                        5.1341

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.0875     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_3_/CLK (SDFFX2_LVT)                                  3.4564 r
  library setup time                                          1.0000           -0.4577     2.9987
  data required time                                                                       2.9987
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.9987
  data arrival time                                                                       -5.1341
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1354


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1684     1.1684
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.0683                     0.0000     1.1684 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1706   1.0000            1.1663     2.3347 f
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               2   0.8430 
  I_RISC_CORE/U46/A (NBUFFX2_HVT)           0.0000   0.1706   1.0000   0.0000   0.0000     2.3347 f
  I_RISC_CORE/U46/Y (NBUFFX2_HVT)                    0.1906   1.0000            0.3687     2.7034 f
  I_RISC_CORE/n305 (net)      10   4.0873 
  I_RISC_CORE/U236/A1 (NAND2X0_HVT)         0.0000   0.1906   1.0000   0.0000   0.0000     2.7034 f
  I_RISC_CORE/U236/Y (NAND2X0_HVT)                   0.3167   1.0000            0.3033     3.0067 r
  I_RISC_CORE/n173 (net)       3   1.4486 
  I_RISC_CORE/U237/A (INVX0_HVT)            0.0000   0.3167   1.0000   0.0000   0.0000     3.0067 r
  I_RISC_CORE/U237/Y (INVX0_HVT)                     0.1894   1.0000            0.2958     3.3025 f
  I_RISC_CORE/n212 (net)       4   1.5887 
  I_RISC_CORE/U240/A1 (AND4X1_HVT)          0.0000   0.1894   1.0000   0.0000   0.0000     3.3025 f
  I_RISC_CORE/U240/Y (AND4X1_HVT)                    0.2695   1.0000            0.5787     3.8812 f
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_N68 (net)
                               1   0.4367 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/D (SDFFARX1_HVT)
                                            0.0000   0.2695   1.0000   0.0000   0.0000     3.8812 f
  data arrival time                                                                        3.8812

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK (SDFFARX1_HVT)                    3.3070 r
  library setup time                                          1.0000           -1.4837     1.8233
  data required time                                                                       1.8233
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8233
  data arrival time                                                                       -3.8812
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0579


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.1786   1.0000            0.2396     3.8182 r
  I_RISC_CORE/Rd_Instr (net)   3   1.6051 
  I_RISC_CORE/U400/A1 (NOR2X0_HVT)          0.0000   0.1786   1.0000   0.0000   0.0000     3.8182 r
  I_RISC_CORE/U400/Y (NOR2X0_HVT)                    0.1180   1.0000            0.4912     4.3094 f
  I_RISC_CORE/n121 (net)       1   0.5756 
  I_RISC_CORE/ZBUF_533_inst_54222/A (NBUFFX4_HVT)
                                            0.0000   0.1180   1.0000   0.0000   0.0000     4.3094 f
  I_RISC_CORE/ZBUF_533_inst_54222/Y (NBUFFX4_HVT)    0.1923   1.0000            0.3301     4.6395 f
  I_RISC_CORE/ZBUF_533_57 (net)
                              16   7.2589 
  I_RISC_CORE/U404/A3 (AO22X2_HVT)          0.0000   0.1923   1.0000   0.0000   0.0000     4.6395 f
  I_RISC_CORE/U404/Y (AO22X2_HVT)                    0.2355   1.0000            0.4951     5.1346 f
  I_RISC_CORE/I_DATA_PATH_N50 (net)
                               1   0.4711 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/D (SDFFX1_LVT)
                                            0.0000   0.2355   1.0000   0.0000   0.0000     5.1346 f
  data arrival time                                                                        5.1346

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.0875     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_1_/CLK (SDFFX1_LVT)                                  3.4564 r
  library setup time                                          1.0000           -0.3720     3.0844
  data required time                                                                       3.0844
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0844
  data arrival time                                                                       -5.1346
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0502


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2696   1.0000            1.5617     2.5847 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2061 
  I_RISC_CORE/U92/A1 (OR3X1_HVT)            0.0000   0.2696   1.0000   0.0000   0.0000     2.5847 r
  I_RISC_CORE/U92/Y (OR3X1_HVT)                      0.2107   1.0000            0.5318     3.1165 r
  I_RISC_CORE/n263 (net)       2   1.7380 
  I_RISC_CORE/U214/A1 (NAND2X0_HVT)         0.0000   0.2107   1.0000   0.0000   0.0000     3.1165 r
  I_RISC_CORE/U214/Y (NAND2X0_HVT)                   0.2319   1.0000            0.2826     3.3991 f
  I_RISC_CORE/n18 (net)        2   0.7428 
  I_RISC_CORE/U231/A3 (AND3X1_HVT)          0.0000   0.2319   1.0000   0.0000   0.0000     3.3991 f
  I_RISC_CORE/U231/Y (AND3X1_HVT)                    0.1856   1.0000            0.5219     3.9210 f
  I_RISC_CORE/I_CONTROL_Data_Imm_Or_ALU (net)
                               1   0.4367 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/D (SDFFARX1_HVT)
                                            0.0000   0.1856   1.0000   0.0000   0.0000     3.9210 f
  data arrival time                                                                        3.9210

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)                          3.3230 r
  library setup time                                          1.0000           -1.4390     1.8840
  data required time                                                                       1.8840
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8840
  data arrival time                                                                       -3.9210
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0370


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2696   1.0000            1.5617     2.5847 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2061 
  I_RISC_CORE/U92/A1 (OR3X1_HVT)            0.0000   0.2696   1.0000   0.0000   0.0000     2.5847 r
  I_RISC_CORE/U92/Y (OR3X1_HVT)                      0.2107   1.0000            0.5318     3.1165 r
  I_RISC_CORE/n263 (net)       2   1.7380 
  I_RISC_CORE/U214/A1 (NAND2X0_HVT)         0.0000   0.2107   1.0000   0.0000   0.0000     3.1165 r
  I_RISC_CORE/U214/Y (NAND2X0_HVT)                   0.2319   1.0000            0.2826     3.3991 f
  I_RISC_CORE/n18 (net)        2   0.7428 
  I_RISC_CORE/U215/A3 (AND3X1_HVT)          0.0000   0.2319   1.0000   0.0000   0.0000     3.3991 f
  I_RISC_CORE/U215/Y (AND3X1_HVT)                    0.1856   1.0000            0.5219     3.9210 f
  I_RISC_CORE/n233 (net)       1   0.4367 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/D (SDFFARX1_HVT)
                                            0.0000   0.1856   1.0000   0.0000   0.0000     3.9210 f
  data arrival time                                                                        3.9210

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_HVT)                         3.3230 r
  library setup time                                          1.0000           -1.4390     1.8840
  data required time                                                                       1.8840
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8840
  data arrival time                                                                       -3.9210
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0370


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.1786   1.0000            0.2396     3.8182 r
  I_RISC_CORE/Rd_Instr (net)   3   1.6051 
  I_RISC_CORE/U400/A1 (NOR2X0_HVT)          0.0000   0.1786   1.0000   0.0000   0.0000     3.8182 r
  I_RISC_CORE/U400/Y (NOR2X0_HVT)                    0.1180   1.0000            0.4912     4.3094 f
  I_RISC_CORE/n121 (net)       1   0.5756 
  I_RISC_CORE/ZBUF_533_inst_54222/A (NBUFFX4_HVT)
                                            0.0000   0.1180   1.0000   0.0000   0.0000     4.3094 f
  I_RISC_CORE/ZBUF_533_inst_54222/Y (NBUFFX4_HVT)    0.1923   1.0000            0.3301     4.6395 f
  I_RISC_CORE/ZBUF_533_57 (net)
                              16   7.2589 
  I_RISC_CORE/U406/A3 (AO22X1_HVT)          0.0000   0.1923   1.0000   0.0000   0.0000     4.6395 f
  I_RISC_CORE/U406/Y (AO22X1_HVT)                    0.1597   1.0000            0.4146     5.0541 f
  I_RISC_CORE/I_DATA_PATH_N51 (net)
                               1   0.4551 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/D (SDFFX2_LVT)
                                            0.0000   0.1597   1.0000   0.0000   0.0000     5.0541 f
  data arrival time                                                                        5.0541

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.0875     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_LVT)                                  3.4564 r
  library setup time                                          1.0000           -0.4180     3.0384
  data required time                                                                       3.0384
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0384
  data arrival time                                                                       -5.0541
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0156


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.1786   1.0000            0.2396     3.8182 r
  I_RISC_CORE/Rd_Instr (net)   3   1.6051 
  I_RISC_CORE/U400/A1 (NOR2X0_HVT)          0.0000   0.1786   1.0000   0.0000   0.0000     3.8182 r
  I_RISC_CORE/U400/Y (NOR2X0_HVT)                    0.1180   1.0000            0.4912     4.3094 f
  I_RISC_CORE/n121 (net)       1   0.5756 
  I_RISC_CORE/ZBUF_533_inst_54222/A (NBUFFX4_HVT)
                                            0.0000   0.1180   1.0000   0.0000   0.0000     4.3094 f
  I_RISC_CORE/ZBUF_533_inst_54222/Y (NBUFFX4_HVT)    0.1923   1.0000            0.3301     4.6395 f
  I_RISC_CORE/ZBUF_533_57 (net)
                              16   7.2589 
  I_RISC_CORE/U407/A3 (AO22X1_HVT)          0.0000   0.1923   1.0000   0.0000   0.0000     4.6395 f
  I_RISC_CORE/U407/Y (AO22X1_HVT)                    0.1602   1.0000            0.4154     5.0548 f
  I_RISC_CORE/n681 (net)       1   0.4711 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/D (SDFFX1_LVT)
                                            0.0000   0.1602   1.0000   0.0000   0.0000     5.0548 f
  data arrival time                                                                        5.0548

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0689     3.4689
  clock reconvergence pessimism                                                 0.0875     3.5564
  clock uncertainty                                                            -0.1000     3.4564
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/CLK (SDFFX1_LVT)                                  3.4564 r
  library setup time                                          1.0000           -0.3324     3.1241
  data required time                                                                       3.1241
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1241
  data arrival time                                                                       -5.0548
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9308


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U390/A2 (AND2X1_HVT)          0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U390/Y (AND2X1_HVT)                    0.1329   1.0000            0.3898     3.9684 f
  I_RISC_CORE/I_DATA_PATH_N19 (net)
                               1   0.3973 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/D (SDFFX2_HVT)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.9684 f
  data arrival time                                                                        3.9684

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.0875     3.5563
  clock uncertainty                                                            -0.1000     3.4563
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/CLK (SDFFX2_HVT)                                  3.4563 r
  library setup time                                          1.0000           -1.2794     2.1769
  data required time                                                                       2.1769
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1769
  data arrival time                                                                       -3.9684
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7915


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U395/A2 (AND2X1_HVT)          0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U395/Y (AND2X1_HVT)                    0.1329   1.0000            0.3898     3.9684 f
  I_RISC_CORE/I_DATA_PATH_N24 (net)
                               1   0.3973 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/D (SDFFX2_HVT)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.9684 f
  data arrival time                                                                        3.9684

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.0875     3.5563
  clock uncertainty                                                            -0.1000     3.4563
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/CLK (SDFFX2_HVT)                                 3.4563 r
  library setup time                                          1.0000           -1.2794     2.1769
  data required time                                                                       2.1769
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1769
  data arrival time                                                                       -3.9684
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7915


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U386/A2 (AND2X1_HVT)          0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U386/Y (AND2X1_HVT)                    0.1329   1.0000            0.3898     3.9684 f
  I_RISC_CORE/I_DATA_PATH_N20 (net)
                               1   0.3973 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/D (SDFFX2_HVT)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.9684 f
  data arrival time                                                                        3.9684

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.0875     3.5563
  clock uncertainty                                                            -0.1000     3.4563
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/CLK (SDFFX2_HVT)                                  3.4563 r
  library setup time                                          1.0000           -1.2794     2.1769
  data required time                                                                       2.1769
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1769
  data arrival time                                                                       -3.9684
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7915


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U389/A2 (AND2X1_HVT)          0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U389/Y (AND2X1_HVT)                    0.1329   1.0000            0.3898     3.9684 f
  I_RISC_CORE/I_DATA_PATH_N18 (net)
                               1   0.3973 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/D (SDFFX2_HVT)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.9684 f
  data arrival time                                                                        3.9684

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.0875     3.5563
  clock uncertainty                                                            -0.1000     3.4563
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)                                  3.4563 r
  library setup time                                          1.0000           -1.2794     2.1769
  data required time                                                                       2.1769
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1769
  data arrival time                                                                       -3.9684
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7915


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U397/A2 (AND2X1_HVT)          0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U397/Y (AND2X1_HVT)                    0.1329   1.0000            0.3898     3.9684 f
  I_RISC_CORE/I_DATA_PATH_N23 (net)
                               1   0.3973 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/D (SDFFX2_HVT)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.9684 f
  data arrival time                                                                        3.9684

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.0875     3.5563
  clock uncertainty                                                            -0.1000     3.4563
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/CLK (SDFFX2_HVT)                                 3.4563 r
  library setup time                                          1.0000           -1.2794     2.1769
  data required time                                                                       2.1769
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1769
  data arrival time                                                                       -3.9684
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7915


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U393/A2 (AND2X1_HVT)          0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U393/Y (AND2X1_HVT)                    0.1329   1.0000            0.3898     3.9684 f
  I_RISC_CORE/I_DATA_PATH_N21 (net)
                               1   0.3979 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/D (SDFFX1_HVT)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.9684 f
  data arrival time                                                                        3.9684

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.0875     3.5563
  clock uncertainty                                                            -0.1000     3.4563
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/CLK (SDFFX1_HVT)                                  3.4563 r
  library setup time                                          1.0000           -1.2638     2.1925
  data required time                                                                       2.1925
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1925
  data arrival time                                                                       -3.9684
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7759


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U394/A2 (AND2X1_LVT)          0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U394/Y (AND2X1_LVT)                    0.0551   1.0000            0.1787     3.7573 f
  I_RISC_CORE/I_DATA_PATH_N26 (net)
                               1   0.3973 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/D (SDFFX2_HVT)
                                            0.0000   0.0551   1.0000   0.0000   0.0000     3.7573 f
  data arrival time                                                                        3.7573

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.0875     3.5563
  clock uncertainty                                                            -0.1000     3.4563
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/CLK (SDFFX2_HVT)                                 3.4563 r
  library setup time                                          1.0000           -1.2415     2.2148
  data required time                                                                       2.2148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2148
  data arrival time                                                                       -3.7573
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5424


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2696   1.0000            1.5617     2.5847 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2061 
  I_RISC_CORE/U169/A1 (AND2X1_HVT)          0.0000   0.2696   1.0000   0.0000   0.0000     2.5847 r
  I_RISC_CORE/U169/Y (AND2X1_HVT)                    0.1986   1.0000            0.4881     3.0728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   2.0746 
  I_RISC_CORE/U205/A3 (NAND3X0_HVT)         0.0000   0.1986   1.0000   0.0000   0.0000     3.0728 r
  I_RISC_CORE/U205/Y (NAND3X0_HVT)                   0.8397   1.0000            0.8079     3.8806 f
  I_RISC_CORE/n188 (net)       5   2.7533 
  I_RISC_CORE/HFSINV_354_585/A (INVX2_HVT)
                                            0.0000   0.8397   1.0000   0.0000   0.0000     3.8806 f
  I_RISC_CORE/HFSINV_354_585/Y (INVX2_HVT)           0.3860   1.0000            0.5784     4.4590 r
  I_RISC_CORE/HFSNET_11 (net)
                               6   2.6512 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.3860   1.0000   0.0000   0.0000     4.4590 r
  data arrival time                                                                        4.4590

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.7869     3.1869
  clock reconvergence pessimism                                                 0.0875     3.2743
  clock uncertainty                                                            -0.1000     3.1743
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)    3.1743 r
  clock gating setup time                                     1.0000           -0.2103     2.9640
  data required time                                                                       2.9640
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.9640
  data arrival time                                                                       -4.4590
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4950


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2667   1.0000            1.3500     2.3730 r
  I_RISC_CORE/Current_State[0] (net)
                               7   3.2223 
  I_RISC_CORE/HFSINV_317_1802/A (INVX0_HVT)
                                            0.0000   0.2667   1.0000   0.0000   0.0000     2.3730 r
  I_RISC_CORE/HFSINV_317_1802/Y (INVX0_HVT)          0.1785   1.0000            0.2715     2.6445 f
  I_RISC_CORE/HFSNET_16 (net)
                               4   1.7646 
  I_RISC_CORE/U212/A2 (AO22X1_HVT)          0.0000   0.1785   1.0000   0.0000   0.0000     2.6445 f
  I_RISC_CORE/U212/Y (AO22X1_HVT)                    0.1593   1.0000            0.6097     3.2542 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N6 (net)
                               1   0.4371 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/D (SDFFARX2_HVT)
                                            0.0000   0.1593   1.0000   0.0000   0.0000     3.2542 f
  data arrival time                                                                        3.2542

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)          3.3230 r
  library setup time                                          1.0000           -1.4474     1.8756
  data required time                                                                       1.8756
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8756
  data arrival time                                                                       -3.2542
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.3786


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_EndOfInstrn_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U92/A1 (OR3X1_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U92/Y (OR3X1_HVT)                      0.2196   1.0000            0.8247     3.2125 f
  I_RISC_CORE/n263 (net)       2   1.5761 
  I_RISC_CORE/U249/A (INVX2_HVT)            0.0000   0.2196   1.0000   0.0000   0.0000     3.2125 f
  I_RISC_CORE/U249/Y (INVX2_HVT)                     0.1203   1.0000            0.2009     3.4134 r
  I_RISC_CORE/n1368 (net)      4   1.8167 
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/D (SDFFX1_HVT)
                                            0.0000   0.1203   1.0000   0.0000   0.0000     3.4134 r
  data arrival time                                                                        3.4134

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/CLK (SDFFX1_HVT)                                   3.3230 r
  library setup time                                          1.0000           -1.1765     2.1466
  data required time                                                                       2.1466
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1466
  data arrival time                                                                       -3.4134
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.2668


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U396/A2 (AND2X1_HVT)          0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U396/Y (AND2X1_HVT)                    0.1341   1.0000            0.3911     3.9697 f
  I_RISC_CORE/I_DATA_PATH_N25 (net)
                               1   0.4274 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/D (SDFFX2_RVT)
                                            0.0000   0.1341   1.0000   0.0000   0.0000     3.9697 f
  data arrival time                                                                        3.9697

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.0875     3.5563
  clock uncertainty                                                            -0.1000     3.4563
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK (SDFFX2_RVT)                                 3.4563 r
  library setup time                                          1.0000           -0.6606     2.7957
  data required time                                                                       2.7957
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7957
  data arrival time                                                                       -3.9697
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1740


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U392/A2 (AND2X1_HVT)          0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U392/Y (AND2X1_HVT)                    0.1341   1.0000            0.3911     3.9697 f
  I_RISC_CORE/I_DATA_PATH_N27 (net)
                               1   0.4274 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/D (SDFFX2_RVT)
                                            0.0000   0.1341   1.0000   0.0000   0.0000     3.9697 f
  data arrival time                                                                        3.9697

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.0875     3.5563
  clock uncertainty                                                            -0.1000     3.4563
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/CLK (SDFFX2_RVT)                                 3.4563 r
  library setup time                                          1.0000           -0.6606     2.7957
  data required time                                                                       2.7957
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7957
  data arrival time                                                                       -3.9697
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1740


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U388/A2 (AND2X1_HVT)          0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U388/Y (AND2X1_HVT)                    0.1341   1.0000            0.3911     3.9697 f
  I_RISC_CORE/I_DATA_PATH_N17 (net)
                               1   0.4274 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/D (SDFFX2_RVT)
                                            0.0000   0.1341   1.0000   0.0000   0.0000     3.9697 f
  data arrival time                                                                        3.9697

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.0875     3.5563
  clock uncertainty                                                            -0.1000     3.4563
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/CLK (SDFFX2_RVT)                                  3.4563 r
  library setup time                                          1.0000           -0.6606     2.7957
  data required time                                                                       2.7957
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7957
  data arrival time                                                                       -3.9697
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1740


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U384/A2 (AND2X1_HVT)          0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U384/Y (AND2X1_HVT)                    0.1341   1.0000            0.3911     3.9697 f
  I_RISC_CORE/I_DATA_PATH_N22 (net)
                               1   0.4274 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/D (SDFFX2_RVT)
                                            0.0000   0.1341   1.0000   0.0000   0.0000     3.9697 f
  data arrival time                                                                        3.9697

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.0875     3.5563
  clock uncertainty                                                            -0.1000     3.4563
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/CLK (SDFFX2_RVT)                                  3.4563 r
  library setup time                                          1.0000           -0.6606     2.7957
  data required time                                                                       2.7957
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7957
  data arrival time                                                                       -3.9697
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1740


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U385/A2 (AND2X1_HVT)          0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U385/Y (AND2X1_HVT)                    0.1341   1.0000            0.3912     3.9698 f
  I_RISC_CORE/I_DATA_PATH_N16 (net)
                               1   0.4278 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_/D (SDFFX1_RVT)
                                            0.0000   0.1341   1.0000   0.0000   0.0000     3.9698 f
  data arrival time                                                                        3.9698

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.0875     3.5563
  clock uncertainty                                                            -0.1000     3.4563
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_/CLK (SDFFX1_RVT)                                  3.4563 r
  library setup time                                          1.0000           -0.6451     2.8113
  data required time                                                                       2.8113
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8113
  data arrival time                                                                       -3.9698
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1585


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9282     0.9282
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/Q (DFFARX1_HVT)
                                                     0.1920   1.0000            1.3074     2.2356 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[24] (net)
                               2   0.9556 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_23056/A (NBUFFX2_HVT)
                                            0.0000   0.1920   1.0000   0.0000   0.0000     2.2356 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_23056/Y (NBUFFX2_HVT)
                                                     0.1288   1.0000            0.3207     2.5562 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_45 (net)
                               1   0.5483 
  I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 (AO22X1_RVT)
                                            0.0000   0.1288   1.0000   0.0000   0.0000     2.5562 r
  I_SDRAM_TOP/I_SDRAM_IF/U13015/Y (AO22X1_RVT)       0.0813   1.0000            0.2246     2.7808 r
  I_SDRAM_TOP/I_SDRAM_IF/n11092 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U881/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.7808 r
  I_SDRAM_TOP/I_SDRAM_IF/U881/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.8995 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1  10.0038 
  sd_DQ_out[24] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.8995 r
  sd_DQ_out[24] (net)          1 
  data arrival time                                                                        2.8995

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.8995
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1362


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9298     0.9298
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/Q (DFFARX1_HVT)
                                                     0.1762   1.0000            1.2865     2.2164 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[26] (net)
                               1   0.4809 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_53876/A (NBUFFX2_HVT)
                                            0.0000   0.1762   1.0000   0.0000   0.0000     2.2164 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_53876/Y (NBUFFX2_HVT)
                                                     0.1384   1.0000            0.3160     2.5324 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_1 (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 (AO22X1_RVT)
                                            0.0000   0.1384   1.0000   0.0000   0.0000     2.5324 r
  I_SDRAM_TOP/I_SDRAM_IF/U13013/Y (AO22X1_RVT)       0.0813   1.0000            0.2301     2.7625 r
  I_SDRAM_TOP/I_SDRAM_IF/n11090 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U874/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.7625 r
  I_SDRAM_TOP/I_SDRAM_IF/U874/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.8812 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1  10.0038 
  sd_DQ_out[26] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.8812 r
  sd_DQ_out[26] (net)          1 
  data arrival time                                                                        2.8812

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.8812
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1179


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9298     0.9298
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/Q (DFFARX1_HVT)
                                                     0.1762   1.0000            1.2865     2.2164 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[15] (net)
                               1   0.4809 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_53988/A (NBUFFX2_HVT)
                                            0.0000   0.1762   1.0000   0.0000   0.0000     2.2164 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_53988/Y (NBUFFX2_HVT)
                                                     0.1367   1.0000            0.3148     2.5311 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_26 (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 (AO22X1_RVT)
                                            0.0000   0.1367   1.0000   0.0000   0.0000     2.5311 r
  I_SDRAM_TOP/I_SDRAM_IF/U13024/Y (AO22X1_RVT)       0.0813   1.0000            0.2291     2.7602 r
  I_SDRAM_TOP/I_SDRAM_IF/n11050 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U583/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.7602 r
  I_SDRAM_TOP/I_SDRAM_IF/U583/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.8790 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1  10.0038 
  sd_DQ_out[15] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.8790 r
  sd_DQ_out[15] (net)          1 
  data arrival time                                                                        2.8790

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.8790
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1157


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9298     0.9298
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/Q (DFFARX1_HVT)
                                                     0.1762   1.0000            1.2865     2.2164 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[14] (net)
                               1   0.4809 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_54035/A (NBUFFX2_HVT)
                                            0.0000   0.1762   1.0000   0.0000   0.0000     2.2164 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_54035/Y (NBUFFX2_HVT)
                                                     0.1367   1.0000            0.3148     2.5311 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_38 (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 (AO22X1_RVT)
                                            0.0000   0.1367   1.0000   0.0000   0.0000     2.5311 r
  I_SDRAM_TOP/I_SDRAM_IF/U13025/Y (AO22X1_RVT)       0.0813   1.0000            0.2291     2.7602 r
  I_SDRAM_TOP/I_SDRAM_IF/n11074 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U794/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.7602 r
  I_SDRAM_TOP/I_SDRAM_IF/U794/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.8790 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1  10.0038 
  sd_DQ_out[14] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.8790 r
  sd_DQ_out[14] (net)          1 
  data arrival time                                                                        2.8790

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.8790
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1157


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9298     0.9298
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/Q (DFFARX1_HVT)
                                                     0.1762   1.0000            1.2865     2.2164 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[2] (net)
                               1   0.4809 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_54029/A (NBUFFX2_HVT)
                                            0.0000   0.1762   1.0000   0.0000   0.0000     2.2164 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_54029/Y (NBUFFX2_HVT)
                                                     0.1367   1.0000            0.3148     2.5311 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_34 (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13037/A4 (AO22X1_RVT)
                                            0.0000   0.1367   1.0000   0.0000   0.0000     2.5311 r
  I_SDRAM_TOP/I_SDRAM_IF/U13037/Y (AO22X1_RVT)       0.0813   1.0000            0.2291     2.7602 r
  I_SDRAM_TOP/I_SDRAM_IF/n11060 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U585/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.7602 r
  I_SDRAM_TOP/I_SDRAM_IF/U585/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.8790 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1  10.0038 
  sd_DQ_out[2] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.8790 r
  sd_DQ_out[2] (net)           1 
  data arrival time                                                                        2.8790

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.8790
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1157


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9298     0.9298
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/CLK (DFFARX2_HVT)
                                                     0.0714                     0.0000     0.9298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/Q (DFFARX2_HVT)
                                                     0.2156   1.0000            1.5276     2.4574 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[22] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 (AO22X1_RVT)
                                            0.0000   0.2156   1.0000   0.0000   0.0000     2.4574 r
  I_SDRAM_TOP/I_SDRAM_IF/U13017/Y (AO22X1_RVT)       0.0813   1.0000            0.2746     2.7320 r
  I_SDRAM_TOP/I_SDRAM_IF/n11082 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U831/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.7320 r
  I_SDRAM_TOP/I_SDRAM_IF/U831/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.8507 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1  10.0038 
  sd_DQ_out[22] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.8507 r
  sd_DQ_out[22] (net)          1 
  data arrival time                                                                        2.8507

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.8507
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0874


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2696   1.0000            1.5617     2.5847 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2061 
  I_RISC_CORE/U169/A1 (AND2X1_HVT)          0.0000   0.2696   1.0000   0.0000   0.0000     2.5847 r
  I_RISC_CORE/U169/Y (AND2X1_HVT)                    0.1986   1.0000            0.4881     3.0728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   2.0746 
  I_RISC_CORE/U233/A2 (AND3X1_HVT)          0.0000   0.1986   1.0000   0.0000   0.0000     3.0728 r
  I_RISC_CORE/U233/Y (AND3X1_HVT)                    0.2143   1.0000            0.6415     3.7143 r
  I_RISC_CORE/Latch_Result (net)
                               2   1.0069 
  I_RISC_CORE/U235/A1 (AND2X1_HVT)          0.0000   0.2143   1.0000   0.0000   0.0000     3.7143 r
  I_RISC_CORE/U235/Y (AND2X1_HVT)                    0.1409   1.0000            0.4101     4.1243 r
  I_RISC_CORE/Latch_Flags (net)
                               1   0.5119 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1409   1.0000   0.0000   0.0000     4.1243 r
  data arrival time                                                                        4.1243

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8598     3.2598
  clock reconvergence pessimism                                                 0.0875     3.3473
  clock uncertainty                                                            -0.1000     3.2473
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)                 3.2473 r
  clock gating setup time                                     1.0000           -0.1352     3.1121
  data required time                                                                       3.1121
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1121
  data arrival time                                                                       -4.1243
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0122


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U169/A1 (AND2X1_HVT)          0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U169/Y (AND2X1_HVT)                    0.1897   1.0000            0.4557     2.8435 f
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   1.9973 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/D (SDFFARX2_HVT)
                                            0.0000   0.1897   1.0000   0.0000   0.0000     2.8435 f
  data arrival time                                                                        2.8435

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK (SDFFARX2_HVT)          3.3230 r
  library setup time                                          1.0000           -1.4635     1.8596
  data required time                                                                       1.8596
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8596
  data arrival time                                                                       -2.8435
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9839


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/Q (SDFFX2_HVT)
                                                     0.1879   1.0000            1.2289     4.8263 f
  I_RISC_CORE/Xecutng_Instrn[12] (net)
                               4   1.5668 
  Xecutng_Instrn_12__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1879   1.0000   0.0000   0.0000     4.8263 f
  Xecutng_Instrn_12__UPF_LS/Y (LSDNSSX4_RVT)         0.1517   1.0000            0.3752     5.2015 f
  n367 (net)                   3   2.1884 
  I_PARSER/U718/A0 (HADDX1_HVT)             0.0000   0.1517   1.0000   0.0000   0.0000     5.2015 f
  I_PARSER/U718/SO (HADDX1_HVT)                      0.2267   1.0000            0.7058     5.9073 f
  I_PARSER/N20 (net)           1   0.4297 
  I_PARSER/i_reg_reg_13_/D (SDFFX1_RVT)     0.0000   0.2267   1.0000   0.0000   0.0000     5.9073 f
  data arrival time                                                                        5.9073

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9360     5.7360
  clock reconvergence pessimism                                                 0.0012     5.7373
  clock uncertainty                                                            -0.1000     5.6373
  I_PARSER/i_reg_reg_13_/CLK (SDFFX1_RVT)                                                  5.6373 r
  library setup time                                          1.0000           -0.6897     4.9476
  data required time                                                                       4.9476
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9476
  data arrival time                                                                       -5.9073
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9596


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1769   1.0000            1.0991     4.6966 f
  I_RISC_CORE/n796 (net)       1   1.5789 
  I_RISC_CORE/U102/A (NBUFFX16_HVT)         0.0000   0.1769   1.0000   0.0000   0.0000     4.6966 f
  I_RISC_CORE/U102/Y (NBUFFX16_HVT)                  0.1298   1.0000            0.3213     5.0179 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               8   2.3847 
  Xecutng_Instrn_5__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1298   1.0000   0.0000   0.0000     5.0179 f
  Xecutng_Instrn_5__UPF_LS/Y (LSDNSSX4_RVT)          0.1477   1.0000            0.3235     5.3414 f
  n374 (net)                   4   1.6976 
  I_PARSER/U747/A2 (AO22X1_HVT)             0.0000   0.1477   1.0000   0.0000   0.0000     5.3414 f
  I_PARSER/U747/Y (AO22X1_HVT)                       0.1591   1.0000            0.5838     5.9252 f
  I_PARSER/n500 (net)          1   0.4297 
  I_PARSER/i_reg_reg_7_/D (SDFFX1_RVT)      0.0000   0.1591   1.0000   0.0000   0.0000     5.9252 f
  data arrival time                                                                        5.9252

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9360     5.7360
  clock reconvergence pessimism                                                 0.0012     5.7373
  clock uncertainty                                                            -0.1000     5.6373
  I_PARSER/i_reg_reg_7_/CLK (SDFFX1_RVT)                                                   5.6373 r
  library setup time                                          1.0000           -0.6524     4.9848
  data required time                                                                       4.9848
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9848
  data arrival time                                                                       -5.9252
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9404


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0612     4.6586 f
  I_RISC_CORE/n1530 (net)      1   0.4816 
  I_RISC_CORE/ZINV_52_inst_54271/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     4.6586 f
  I_RISC_CORE/ZINV_52_inst_54271/Y (INVX0_HVT)       0.1270   1.0000            0.1698     4.8285 r
  I_RISC_CORE/ZINV_52_60 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_19_inst_54270/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     4.8285 r
  I_RISC_CORE/ZINV_19_inst_54270/Y (INVX0_HVT)       0.1346   1.0000            0.1646     4.9931 f
  I_RISC_CORE/ZINV_19_60 (net)
                               2   1.5771 
  I_RISC_CORE/U602/A (NBUFFX8_HVT)          0.0000   0.1346   1.0000   0.0000   0.0000     4.9931 f
  I_RISC_CORE/U602/Y (NBUFFX8_HVT)                   0.1249   1.0000            0.2802     5.2734 f
  I_RISC_CORE/Xecutng_Instrn[22] (net)
                               7   2.7268 
  Xecutng_Instrn_22__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.1249   1.0000   0.0000   0.0000     5.2734 f
  Xecutng_Instrn_22__UPF_LS/Y (LSDNSSX8_HVT)         0.0698   1.0000            0.2127     5.4861 f
  n357 (net)                   1   0.4847 
  U463/A4 (AO22X1_RVT)                      0.0000   0.0698   1.0000   0.0000   0.0000     5.4861 f
  U463/Y (AO22X1_RVT)                                0.0817   1.0000            0.1946     5.6807 f
  n340 (net)                   1   0.6268 
  U309/A (INVX1_HVT)                        0.0000   0.0817   1.0000   0.0000   0.0000     5.6807 f
  U309/Y (INVX1_HVT)                                 0.0631   1.0000            0.0921     5.7728 r
  n581 (net)                   1   0.4035 
  U466/A2 (NAND3X1_HVT)                     0.0000   0.0631   1.0000   0.0000   0.0000     5.7728 r
  U466/Y (NAND3X1_HVT)                               0.1576   1.0000            0.7072     6.4799 f
  n674 (net)                   1   1.2634 
  I_PCI_TOP/ZBUF_146_inst_23329/A (NBUFFX8_LVT)
                                            0.0000   0.1576   1.0000   0.0000   0.0000     6.4799 f
  I_PCI_TOP/ZBUF_146_inst_23329/Y (NBUFFX8_LVT)      0.0449   1.0000            0.1543     6.6343 f
  I_PCI_TOP/ZBUF_146_74 (net)
                               1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[2] (SRAM2RW32x4)
                                            0.0000   0.0449   1.0000   0.0000   0.0000     6.6343 f
  data arrival time                                                                        6.6343

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1440     5.7021
  data required time                                                                       5.7021
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7021
  data arrival time                                                                       -6.6343
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9322


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1769   1.0000            1.0991     4.6966 f
  I_RISC_CORE/n796 (net)       1   1.5789 
  I_RISC_CORE/U102/A (NBUFFX16_HVT)         0.0000   0.1769   1.0000   0.0000   0.0000     4.6966 f
  I_RISC_CORE/U102/Y (NBUFFX16_HVT)                  0.1298   1.0000            0.3213     5.0179 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               8   2.3847 
  Xecutng_Instrn_5__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1298   1.0000   0.0000   0.0000     5.0179 f
  Xecutng_Instrn_5__UPF_LS/Y (LSDNSSX4_RVT)          0.1477   1.0000            0.3235     5.3414 f
  n374 (net)                   4   1.6976 
  I_PARSER/U751/A1 (AO22X1_HVT)             0.0000   0.1477   1.0000   0.0000   0.0000     5.3414 f
  I_PARSER/U751/Y (AO22X1_HVT)                       0.1591   1.0000            0.5751     5.9165 f
  I_PARSER/n477 (net)          1   0.4297 
  I_PARSER/i_reg_reg_6_/D (SDFFX1_RVT)      0.0000   0.1591   1.0000   0.0000   0.0000     5.9165 f
  data arrival time                                                                        5.9165

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9360     5.7360
  clock reconvergence pessimism                                                 0.0012     5.7373
  clock uncertainty                                                            -0.1000     5.6373
  I_PARSER/i_reg_reg_6_/CLK (SDFFX1_RVT)                                                   5.6373 r
  library setup time                                          1.0000           -0.6524     4.9848
  data required time                                                                       4.9848
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9848
  data arrival time                                                                       -5.9165
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9317


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2696   1.0000            1.5617     2.5847 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2061 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2696   1.0000   0.0000   0.0000     2.5847 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1422   1.0000            0.2364     2.8211 f
  I_RISC_CORE/n16 (net)        2   0.8587 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1422   1.0000   0.0000   0.0000     2.8211 f
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.2023   1.0000            0.1906     3.0117 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.2023   1.0000   0.0000   0.0000     3.0117 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2242   1.0000            0.4073     3.4190 r
  I_RISC_CORE/n1375 (net)     20   9.4912 
  I_RISC_CORE/U380/A1 (NAND2X0_HVT)         0.0000   0.2242   1.0000   0.0000   0.0000     3.4190 r
  I_RISC_CORE/U380/Y (NAND2X0_HVT)                   0.1861   1.0000            0.2568     3.6758 f
  I_RISC_CORE/I_DATA_PATH_N12 (net)
                               1   0.4039 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1861   1.0000   0.0000   0.0000     3.6758 f
  data arrival time                                                                        3.6758

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.7869     3.1869
  clock reconvergence pessimism                                                 0.0875     3.2743
  clock uncertainty                                                            -0.1000     3.1743
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)                    3.1743 r
  clock gating setup time                                     1.0000           -0.4155     2.7589
  data required time                                                                       2.7589
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7589
  data arrival time                                                                       -3.6758
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9169


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2696   1.0000            1.5617     2.5847 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2061 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2696   1.0000   0.0000   0.0000     2.5847 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1422   1.0000            0.2364     2.8211 f
  I_RISC_CORE/n16 (net)        2   0.8587 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1422   1.0000   0.0000   0.0000     2.8211 f
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.2023   1.0000            0.1906     3.0117 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.2023   1.0000   0.0000   0.0000     3.0117 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2242   1.0000            0.4073     3.4190 r
  I_RISC_CORE/n1375 (net)     20   9.4912 
  I_RISC_CORE/U382/A1 (NAND2X0_HVT)         0.0000   0.2242   1.0000   0.0000   0.0000     3.4190 r
  I_RISC_CORE/U382/Y (NAND2X0_HVT)                   0.1861   1.0000            0.2568     3.6758 f
  I_RISC_CORE/I_DATA_PATH_N48 (net)
                               1   0.4039 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1861   1.0000   0.0000   0.0000     3.6758 f
  data arrival time                                                                        3.6758

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.7869     3.1869
  clock reconvergence pessimism                                                 0.0875     3.2743
  clock uncertainty                                                            -0.1000     3.1743
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)                    3.1743 r
  clock gating setup time                                     1.0000           -0.4155     2.7589
  data required time                                                                       2.7589
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7589
  data arrival time                                                                       -3.6758
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9169


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX1_HVT)
                                                     0.1623   1.0000            1.0841     4.6815 f
  I_RISC_CORE/n870 (net)       1   1.0981 
  I_RISC_CORE/U30/A (NBUFFX8_HVT)           0.0000   0.1623   1.0000   0.0000   0.0000     4.6815 f
  I_RISC_CORE/U30/Y (NBUFFX8_HVT)                    0.1232   1.0000            0.3006     4.9821 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               8   2.4070 
  Xecutng_Instrn_2__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1232   1.0000   0.0000   0.0000     4.9821 f
  Xecutng_Instrn_2__UPF_LS/Y (LSDNSSX4_RVT)          0.1512   1.0000            0.3230     5.3050 f
  n377 (net)                   4   2.2244 
  I_PARSER/U757/A2 (AO22X1_HVT)             0.0000   0.1512   1.0000   0.0000   0.0000     5.3050 f
  I_PARSER/U757/Y (AO22X1_HVT)                       0.1591   1.0000            0.5867     5.8917 f
  I_PARSER/n521 (net)          1   0.4297 
  I_PARSER/i_reg_reg_3_/D (SDFFX1_RVT)      0.0000   0.1591   1.0000   0.0000   0.0000     5.8917 f
  data arrival time                                                                        5.8917

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9360     5.7360
  clock reconvergence pessimism                                                 0.0012     5.7373
  clock uncertainty                                                            -0.1000     5.6373
  I_PARSER/i_reg_reg_3_/CLK (SDFFX1_RVT)                                                   5.6373 r
  library setup time                                          1.0000           -0.6524     4.9849
  data required time                                                                       4.9849
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9849
  data arrival time                                                                       -5.8917
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9069


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: R_678 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/Q (SDFFX1_HVT)
                                                     0.1787   1.0000            1.1010     4.6984 f
  I_RISC_CORE/Xecutng_Instrn[0] (net)
                               2   1.6375 
  Xecutng_Instrn_0__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1787   1.0000   0.0000   0.0000     4.6984 f
  Xecutng_Instrn_0__UPF_LS/Y (LSDNSSX4_LVT)          0.0520   1.0000            0.2029     4.9013 f
  n379 (net)                   6   2.6613 
  I_PARSER/U775/A1 (NAND3X1_HVT)            0.0000   0.0520   1.0000   0.0000   0.0000     4.9013 f
  I_PARSER/U775/Y (NAND3X1_HVT)                      0.1395   1.0000            0.4920     5.3934 r
  I_PARSER/N296 (net)          2   0.9243 
  I_PARSER/U776/A2 (AND2X1_HVT)             0.0000   0.1395   1.0000   0.0000   0.0000     5.3934 r
  I_PARSER/U776/Y (AND2X1_HVT)                       0.1423   1.0000            0.4054     5.7988 r
  I_PARSER/sd_w_mux_select_1__BAR (net)
                               1   0.5494 
  U273/A1 (NAND2X0_RVT)                     0.0000   0.1423   1.0000   0.0000   0.0000     5.7988 r
  U273/Y (NAND2X0_RVT)                               0.0886   1.0000            0.1065     5.9053 f
  n84 (net)                    1   0.4284 
  R_678/D (SDFFASX1_RVT)                    0.0000   0.0886   1.0000   0.0000   0.0000     5.9053 f
  data arrival time                                                                        5.9053

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9360     5.7360
  clock reconvergence pessimism                                                 0.0012     5.7373
  clock uncertainty                                                            -0.1000     5.6373
  R_678/CLK (SDFFASX1_RVT)                                                                 5.6373 r
  library setup time                                          1.0000           -0.6360     5.0013
  data required time                                                                       5.0013
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.0013
  data arrival time                                                                       -5.9053
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9040


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                     0.3845   1.0000            0.9641     2.1615 r
  I_RISC_CORE/n1288 (net)      6   3.0650 
  I_RISC_CORE/U162/A2 (AND2X1_HVT)          0.0000   0.3845   1.0000   0.0000   0.0000     2.1615 r
  I_RISC_CORE/U162/Y (AND2X1_HVT)                    0.1563   1.0000            0.6029     2.7644 r
  I_RISC_CORE/n763 (net)       2   0.9181 
  I_RISC_CORE/U167/A1 (NAND4X1_LVT)         0.0000   0.1563   1.0000   0.0000   0.0000     2.7644 r
  I_RISC_CORE/U167/Y (NAND4X1_LVT)                   0.0408   1.0000            0.1617     2.9261 f
  I_RISC_CORE/n5 (net)         1   1.1615 
  I_RISC_CORE/U168/S0 (MUX21X2_LVT)         0.0000   0.0408   1.0000   0.0000   0.0000     2.9261 f
  I_RISC_CORE/U168/Y (MUX21X2_LVT)                   0.0893   1.0000            0.1890     3.1151 f
  I_RISC_CORE/PSW[2] (net)    10   5.5101 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/D (SDFFX1_HVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0000     3.1151 f
  data arrival time                                                                        3.1151

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2346     2.2204
  data required time                                                                       2.2204
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2204
  data arrival time                                                                       -3.1151
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8946


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                     0.3845   1.0000            0.9641     2.1615 r
  I_RISC_CORE/n1288 (net)      6   3.0650 
  I_RISC_CORE/U162/A2 (AND2X1_HVT)          0.0000   0.3845   1.0000   0.0000   0.0000     2.1615 r
  I_RISC_CORE/U162/Y (AND2X1_HVT)                    0.1563   1.0000            0.6029     2.7644 r
  I_RISC_CORE/n763 (net)       2   0.9181 
  I_RISC_CORE/U167/A1 (NAND4X1_LVT)         0.0000   0.1563   1.0000   0.0000   0.0000     2.7644 r
  I_RISC_CORE/U167/Y (NAND4X1_LVT)                   0.0408   1.0000            0.1617     2.9261 f
  I_RISC_CORE/n5 (net)         1   1.1615 
  I_RISC_CORE/U168/S0 (MUX21X2_LVT)         0.0000   0.0408   1.0000   0.0000   0.0000     2.9261 f
  I_RISC_CORE/U168/Y (MUX21X2_LVT)                   0.0893   1.0000            0.1890     3.1151 f
  I_RISC_CORE/PSW[2] (net)    10   5.5101 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/D (SDFFX1_HVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0000     3.1151 f
  data arrival time                                                                        3.1151

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2346     2.2204
  data required time                                                                       2.2204
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2204
  data arrival time                                                                       -3.1151
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8946


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                     0.3845   1.0000            0.9641     2.1615 r
  I_RISC_CORE/n1288 (net)      6   3.0650 
  I_RISC_CORE/U162/A2 (AND2X1_HVT)          0.0000   0.3845   1.0000   0.0000   0.0000     2.1615 r
  I_RISC_CORE/U162/Y (AND2X1_HVT)                    0.1563   1.0000            0.6029     2.7644 r
  I_RISC_CORE/n763 (net)       2   0.9181 
  I_RISC_CORE/U167/A1 (NAND4X1_LVT)         0.0000   0.1563   1.0000   0.0000   0.0000     2.7644 r
  I_RISC_CORE/U167/Y (NAND4X1_LVT)                   0.0408   1.0000            0.1617     2.9261 f
  I_RISC_CORE/n5 (net)         1   1.1615 
  I_RISC_CORE/U168/S0 (MUX21X2_LVT)         0.0000   0.0408   1.0000   0.0000   0.0000     2.9261 f
  I_RISC_CORE/U168/Y (MUX21X2_LVT)                   0.0893   1.0000            0.1890     3.1151 f
  I_RISC_CORE/PSW[2] (net)    10   5.5101 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/D (SDFFX1_HVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0000     3.1151 f
  data arrival time                                                                        3.1151

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2346     2.2204
  data required time                                                                       2.2204
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2204
  data arrival time                                                                       -3.1151
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8946


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                     0.3845   1.0000            0.9641     2.1615 r
  I_RISC_CORE/n1288 (net)      6   3.0650 
  I_RISC_CORE/U162/A2 (AND2X1_HVT)          0.0000   0.3845   1.0000   0.0000   0.0000     2.1615 r
  I_RISC_CORE/U162/Y (AND2X1_HVT)                    0.1563   1.0000            0.6029     2.7644 r
  I_RISC_CORE/n763 (net)       2   0.9181 
  I_RISC_CORE/U167/A1 (NAND4X1_LVT)         0.0000   0.1563   1.0000   0.0000   0.0000     2.7644 r
  I_RISC_CORE/U167/Y (NAND4X1_LVT)                   0.0408   1.0000            0.1617     2.9261 f
  I_RISC_CORE/n5 (net)         1   1.1615 
  I_RISC_CORE/U168/S0 (MUX21X2_LVT)         0.0000   0.0408   1.0000   0.0000   0.0000     2.9261 f
  I_RISC_CORE/U168/Y (MUX21X2_LVT)                   0.0893   1.0000            0.1890     3.1151 f
  I_RISC_CORE/PSW[2] (net)    10   5.5101 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/D (SDFFX1_HVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0000     3.1151 f
  data arrival time                                                                        3.1151

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2346     2.2204
  data required time                                                                       2.2204
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2204
  data arrival time                                                                       -3.1151
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8946


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                     0.3845   1.0000            0.9641     2.1615 r
  I_RISC_CORE/n1288 (net)      6   3.0650 
  I_RISC_CORE/U162/A2 (AND2X1_HVT)          0.0000   0.3845   1.0000   0.0000   0.0000     2.1615 r
  I_RISC_CORE/U162/Y (AND2X1_HVT)                    0.1563   1.0000            0.6029     2.7644 r
  I_RISC_CORE/n763 (net)       2   0.9181 
  I_RISC_CORE/U167/A1 (NAND4X1_LVT)         0.0000   0.1563   1.0000   0.0000   0.0000     2.7644 r
  I_RISC_CORE/U167/Y (NAND4X1_LVT)                   0.0408   1.0000            0.1617     2.9261 f
  I_RISC_CORE/n5 (net)         1   1.1615 
  I_RISC_CORE/U168/S0 (MUX21X2_LVT)         0.0000   0.0408   1.0000   0.0000   0.0000     2.9261 f
  I_RISC_CORE/U168/Y (MUX21X2_LVT)                   0.0893   1.0000            0.1890     3.1151 f
  I_RISC_CORE/PSW[2] (net)    10   5.5101 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/D (SDFFX1_HVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0000     3.1151 f
  data arrival time                                                                        3.1151

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2346     2.2204
  data required time                                                                       2.2204
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2204
  data arrival time                                                                       -3.1151
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8946


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                     0.3845   1.0000            0.9641     2.1615 r
  I_RISC_CORE/n1288 (net)      6   3.0650 
  I_RISC_CORE/U162/A2 (AND2X1_HVT)          0.0000   0.3845   1.0000   0.0000   0.0000     2.1615 r
  I_RISC_CORE/U162/Y (AND2X1_HVT)                    0.1563   1.0000            0.6029     2.7644 r
  I_RISC_CORE/n763 (net)       2   0.9181 
  I_RISC_CORE/U167/A1 (NAND4X1_LVT)         0.0000   0.1563   1.0000   0.0000   0.0000     2.7644 r
  I_RISC_CORE/U167/Y (NAND4X1_LVT)                   0.0408   1.0000            0.1617     2.9261 f
  I_RISC_CORE/n5 (net)         1   1.1615 
  I_RISC_CORE/U168/S0 (MUX21X2_LVT)         0.0000   0.0408   1.0000   0.0000   0.0000     2.9261 f
  I_RISC_CORE/U168/Y (MUX21X2_LVT)                   0.0893   1.0000            0.1890     3.1151 f
  I_RISC_CORE/PSW[2] (net)    10   5.5101 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/D (SDFFX1_HVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0000     3.1151 f
  data arrival time                                                                        3.1151

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2346     2.2204
  data required time                                                                       2.2204
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2204
  data arrival time                                                                       -3.1151
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8946


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                     0.3845   1.0000            0.9641     2.1615 r
  I_RISC_CORE/n1288 (net)      6   3.0650 
  I_RISC_CORE/U162/A2 (AND2X1_HVT)          0.0000   0.3845   1.0000   0.0000   0.0000     2.1615 r
  I_RISC_CORE/U162/Y (AND2X1_HVT)                    0.1563   1.0000            0.6029     2.7644 r
  I_RISC_CORE/n763 (net)       2   0.9181 
  I_RISC_CORE/U167/A1 (NAND4X1_LVT)         0.0000   0.1563   1.0000   0.0000   0.0000     2.7644 r
  I_RISC_CORE/U167/Y (NAND4X1_LVT)                   0.0408   1.0000            0.1617     2.9261 f
  I_RISC_CORE/n5 (net)         1   1.1615 
  I_RISC_CORE/U168/S0 (MUX21X2_LVT)         0.0000   0.0408   1.0000   0.0000   0.0000     2.9261 f
  I_RISC_CORE/U168/Y (MUX21X2_LVT)                   0.0893   1.0000            0.1890     3.1151 f
  I_RISC_CORE/PSW[2] (net)    10   5.5101 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/D (SDFFX1_HVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0000     3.1151 f
  data arrival time                                                                        3.1151

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2346     2.2204
  data required time                                                                       2.2204
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2204
  data arrival time                                                                       -3.1151
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8946


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/QN (SDFFX2_HVT)
                                                     0.3845   1.0000            0.9641     2.1615 r
  I_RISC_CORE/n1288 (net)      6   3.0650 
  I_RISC_CORE/U162/A2 (AND2X1_HVT)          0.0000   0.3845   1.0000   0.0000   0.0000     2.1615 r
  I_RISC_CORE/U162/Y (AND2X1_HVT)                    0.1563   1.0000            0.6029     2.7644 r
  I_RISC_CORE/n763 (net)       2   0.9181 
  I_RISC_CORE/U167/A1 (NAND4X1_LVT)         0.0000   0.1563   1.0000   0.0000   0.0000     2.7644 r
  I_RISC_CORE/U167/Y (NAND4X1_LVT)                   0.0408   1.0000            0.1617     2.9261 f
  I_RISC_CORE/n5 (net)         1   1.1615 
  I_RISC_CORE/U168/S0 (MUX21X2_LVT)         0.0000   0.0408   1.0000   0.0000   0.0000     2.9261 f
  I_RISC_CORE/U168/Y (MUX21X2_LVT)                   0.0893   1.0000            0.1890     3.1151 f
  I_RISC_CORE/PSW[2] (net)    10   5.5101 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/D (SDFFX1_HVT)
                                            0.0000   0.0893   1.0000   0.0000   0.0000     3.1151 f
  data arrival time                                                                        3.1151

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2346     2.2204
  data required time                                                                       2.2204
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2204
  data arrival time                                                                       -3.1151
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8946


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2696   1.0000            1.5617     2.5847 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2061 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2696   1.0000   0.0000   0.0000     2.5847 r
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1422   1.0000            0.2364     2.8211 f
  I_RISC_CORE/n16 (net)        2   0.8587 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1422   1.0000   0.0000   0.0000     2.8211 f
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.2023   1.0000            0.1906     3.0117 r
  I_RISC_CORE/n119 (net)       1   0.6018 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.2023   1.0000   0.0000   0.0000     3.0117 r
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2242   1.0000            0.4073     3.4190 r
  I_RISC_CORE/n1375 (net)     20   9.4912 
  I_RISC_CORE/U443/A (INVX0_HVT)            0.0000   0.2242   1.0000   0.0000   0.0000     3.4190 r
  I_RISC_CORE/U443/Y (INVX0_HVT)                     0.1494   1.0000            0.2277     3.6467 f
  I_RISC_CORE/Rd_Instr (net)   3   1.3791 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1494   1.0000   0.0000   0.0000     3.6467 f
  data arrival time                                                                        3.6467

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.7869     3.1869
  clock reconvergence pessimism                                                 0.0875     3.2743
  clock uncertainty                                                            -0.1000     3.1743
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)             3.1743 r
  clock gating setup time                                     1.0000           -0.3961     2.7782
  data required time                                                                       2.7782
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7782
  data arrival time                                                                       -3.6467
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8685


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[7]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9282     0.9282
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/Q (DFFARX1_HVT)
                                                     0.1950   1.0000            1.3104     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[7] (net)
                               2   1.0467 
  I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 (AO22X1_RVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/U13032/Y (AO22X1_RVT)       0.0813   1.0000            0.2628     2.5014 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)
                               1   0.5663 
  ZBUF_4_inst_53983/A (NBUFFX2_LVT)         0.0000   0.0813   1.0000   0.0000   0.0000     2.5014 r
  ZBUF_4_inst_53983/Y (NBUFFX2_LVT)                  0.0970   1.0000            0.1187     2.6201 r
  sd_DQ_out[7] (net)           1  10.0038 
  sd_DQ_out[7] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6201 r
  data arrival time                                                                        2.6201

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6201
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8568


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9282     0.9282
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/Q (DFFARX1_HVT)
                                                     0.1950   1.0000            1.3104     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[28] (net)
                               2   1.0467 
  I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 (AO22X1_RVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/U13011/Y (AO22X1_RVT)       0.0813   1.0000            0.2627     2.5014 r
  I_SDRAM_TOP/I_SDRAM_IF/n11091 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U908/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5014 r
  I_SDRAM_TOP/I_SDRAM_IF/U908/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6201 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1  10.0038 
  sd_DQ_out[28] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6201 r
  sd_DQ_out[28] (net)          1 
  data arrival time                                                                        2.6201

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6201
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8568


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9282     0.9282
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/Q (DFFARX1_HVT)
                                                     0.1950   1.0000            1.3104     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[11] (net)
                               2   1.0467 
  I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 (AO22X1_RVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     2.2386 r
  I_SDRAM_TOP/I_SDRAM_IF/U13028/Y (AO22X1_RVT)       0.0813   1.0000            0.2627     2.5014 r
  I_SDRAM_TOP/I_SDRAM_IF/n11061 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U744/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5014 r
  I_SDRAM_TOP/I_SDRAM_IF/U744/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6201 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1  10.0038 
  sd_DQ_out[11] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6201 r
  sd_DQ_out[11] (net)          1 
  data arrival time                                                                        2.6201

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6201
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8568


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9282     0.9282
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/Q (DFFARX1_HVT)
                                                     0.1945   1.0000            1.3099     2.2381 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   1.0302 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 (AO22X1_RVT)
                                            0.0000   0.1945   1.0000   0.0000   0.0000     2.2381 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X1_RVT)       0.0813   1.0000            0.2624     2.5005 r
  I_SDRAM_TOP/I_SDRAM_IF/n11081 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U833/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5005 r
  I_SDRAM_TOP/I_SDRAM_IF/U833/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6193 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1  10.0038 
  sd_DQ_out[23] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6193 r
  sd_DQ_out[23] (net)          1 
  data arrival time                                                                        2.6193

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6193
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8560


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9282     0.9282
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3097     2.2379 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[21] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2379 r
  I_SDRAM_TOP/I_SDRAM_IF/U13018/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.5002 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1   0.5663 
  ZBUF_4_inst_53984/A (NBUFFX2_LVT)         0.0000   0.0813   1.0000   0.0000   0.0000     2.5002 r
  ZBUF_4_inst_53984/Y (NBUFFX2_LVT)                  0.0970   1.0000            0.1187     2.6189 r
  sd_DQ_out[21] (net)          1  10.0038 
  sd_DQ_out[21] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6189 r
  data arrival time                                                                        2.6189

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6189
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8556


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9282     0.9282
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3097     2.2379 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2379 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.5002 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1   0.5663 
  ZBUF_4_inst_53980/A (NBUFFX2_LVT)         0.0000   0.0813   1.0000   0.0000   0.0000     2.5002 r
  ZBUF_4_inst_53980/Y (NBUFFX2_LVT)                  0.0970   1.0000            0.1187     2.6189 r
  sd_DQ_out[3] (net)           1  10.0038 
  sd_DQ_out[3] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6189 r
  data arrival time                                                                        2.6189

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6189
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8556


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[17]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9282     0.9282
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3097     2.2379 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[17] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2379 r
  I_SDRAM_TOP/I_SDRAM_IF/U13022/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.5002 r
  I_SDRAM_TOP/I_SDRAM_IF/n11048 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U330/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5002 r
  I_SDRAM_TOP/I_SDRAM_IF/U330/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6189 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[17] (net)
                               1  10.0038 
  sd_DQ_out[17] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6189 r
  sd_DQ_out[17] (net)          1 
  data arrival time                                                                        2.6189

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6189
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8556


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9282     0.9282
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3097     2.2379 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[16] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2379 r
  I_SDRAM_TOP/I_SDRAM_IF/U13023/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.5002 r
  I_SDRAM_TOP/I_SDRAM_IF/n11085 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U854/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5002 r
  I_SDRAM_TOP/I_SDRAM_IF/U854/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6189 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1  10.0038 
  sd_DQ_out[16] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6189 r
  sd_DQ_out[16] (net)          1 
  data arrival time                                                                        2.6189

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6189
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8556


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9282     0.9282
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3097     2.2379 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[12] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2379 r
  I_SDRAM_TOP/I_SDRAM_IF/U13027/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.5002 r
  I_SDRAM_TOP/I_SDRAM_IF/n11087 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U859/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5002 r
  I_SDRAM_TOP/I_SDRAM_IF/U859/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6189 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1  10.0038 
  sd_DQ_out[12] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6189 r
  sd_DQ_out[12] (net)          1 
  data arrival time                                                                        2.6189

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6189
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8556


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9282     0.9282
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3097     2.2379 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[9] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2379 r
  I_SDRAM_TOP/I_SDRAM_IF/U13030/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.5002 r
  I_SDRAM_TOP/I_SDRAM_IF/n11059 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U622/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5002 r
  I_SDRAM_TOP/I_SDRAM_IF/U622/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6189 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1  10.0038 
  sd_DQ_out[9] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6189 r
  sd_DQ_out[9] (net)           1 
  data arrival time                                                                        2.6189

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6189
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8556


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9282     0.9282
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3097     2.2379 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[1] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13038/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2379 r
  I_SDRAM_TOP/I_SDRAM_IF/U13038/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.5002 r
  I_SDRAM_TOP/I_SDRAM_IF/n11062 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U742/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.5002 r
  I_SDRAM_TOP/I_SDRAM_IF/U742/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6189 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1  10.0038 
  sd_DQ_out[1] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6189 r
  sd_DQ_out[1] (net)           1 
  data arrival time                                                                        2.6189

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6189
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8556


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9298     0.9298
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/Q (DFFARX1_HVT)
                                                     0.1950   1.0000            1.3071     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[27] (net)
                               2   1.0467 
  I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 (AO22X1_RVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/U13012/Y (AO22X1_RVT)       0.0813   1.0000            0.2627     2.4997 r
  I_SDRAM_TOP/I_SDRAM_IF/n11073 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U799/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4997 r
  I_SDRAM_TOP/I_SDRAM_IF/U799/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6184 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1  10.0038 
  sd_DQ_out[27] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6184 r
  sd_DQ_out[27] (net)          1 
  data arrival time                                                                        2.6184

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6184
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8551


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9298     0.9298
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/Q (DFFARX1_HVT)
                                                     0.1950   1.0000            1.3071     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[20] (net)
                               2   1.0467 
  I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 (AO22X1_RVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     2.2369 r
  I_SDRAM_TOP/I_SDRAM_IF/U13019/Y (AO22X1_RVT)       0.0813   1.0000            0.2627     2.4997 r
  I_SDRAM_TOP/I_SDRAM_IF/n11089 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U878/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4997 r
  I_SDRAM_TOP/I_SDRAM_IF/U878/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6184 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1  10.0038 
  sd_DQ_out[20] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6184 r
  sd_DQ_out[20] (net)          1 
  data arrival time                                                                        2.6184

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6184
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8551


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9298     0.9298
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3064     2.2362 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[31] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2362 r
  I_SDRAM_TOP/I_SDRAM_IF/U13008/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4985 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1   0.5663 
  ZBUF_4_inst_53982/A (NBUFFX2_LVT)         0.0000   0.0813   1.0000   0.0000   0.0000     2.4985 r
  ZBUF_4_inst_53982/Y (NBUFFX2_LVT)                  0.0970   1.0000            0.1187     2.6172 r
  sd_DQ_out[31] (net)          1  10.0038 
  sd_DQ_out[31] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6172 r
  data arrival time                                                                        2.6172

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6172
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8540


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9298     0.9298
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3064     2.2362 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2362 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4985 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1   0.5663 
  ZBUF_4_inst_53981/A (NBUFFX2_LVT)         0.0000   0.0813   1.0000   0.0000   0.0000     2.4985 r
  ZBUF_4_inst_53981/Y (NBUFFX2_LVT)                  0.0970   1.0000            0.1187     2.6172 r
  sd_DQ_out[19] (net)          1  10.0038 
  sd_DQ_out[19] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6172 r
  data arrival time                                                                        2.6172

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6172
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8540


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9298     0.9298
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3064     2.2362 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2362 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4985 r
  I_SDRAM_TOP/I_SDRAM_IF/n11084 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U839/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4985 r
  I_SDRAM_TOP/I_SDRAM_IF/U839/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6172 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1  10.0038 
  sd_DQ_out[30] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6172 r
  sd_DQ_out[30] (net)          1 
  data arrival time                                                                        2.6172

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6172
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8539


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9298     0.9298
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3064     2.2362 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[18] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2362 r
  I_SDRAM_TOP/I_SDRAM_IF/U13021/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4985 r
  I_SDRAM_TOP/I_SDRAM_IF/n11083 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U842/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4985 r
  I_SDRAM_TOP/I_SDRAM_IF/U842/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6172 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1  10.0038 
  sd_DQ_out[18] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6172 r
  sd_DQ_out[18] (net)          1 
  data arrival time                                                                        2.6172

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6172
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8539


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9298     0.9298
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3064     2.2362 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[10] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2362 r
  I_SDRAM_TOP/I_SDRAM_IF/U13029/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4985 r
  I_SDRAM_TOP/I_SDRAM_IF/n11076 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U802/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4985 r
  I_SDRAM_TOP/I_SDRAM_IF/U802/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6172 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1  10.0038 
  sd_DQ_out[10] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6172 r
  sd_DQ_out[10] (net)          1 
  data arrival time                                                                        2.6172

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6172
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8539


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9298     0.9298
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3064     2.2362 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[6] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13033/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2362 r
  I_SDRAM_TOP/I_SDRAM_IF/U13033/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4985 r
  I_SDRAM_TOP/I_SDRAM_IF/n11072 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U775/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4985 r
  I_SDRAM_TOP/I_SDRAM_IF/U775/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6172 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1  10.0038 
  sd_DQ_out[6] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6172 r
  sd_DQ_out[6] (net)           1 
  data arrival time                                                                        2.6172

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6172
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8539


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9298     0.9298
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3064     2.2362 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[4] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13035/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2362 r
  I_SDRAM_TOP/I_SDRAM_IF/U13035/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4985 r
  I_SDRAM_TOP/I_SDRAM_IF/n11079 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U826/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4985 r
  I_SDRAM_TOP/I_SDRAM_IF/U826/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6172 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1  10.0038 
  sd_DQ_out[4] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6172 r
  sd_DQ_out[4] (net)           1 
  data arrival time                                                                        2.6172

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6172
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8539


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9298     0.9298
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/CLK (DFFARX1_HVT)
                                                     0.0714                     0.0000     0.9298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3064     2.2362 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[0] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13039/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2362 r
  I_SDRAM_TOP/I_SDRAM_IF/U13039/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4985 r
  I_SDRAM_TOP/I_SDRAM_IF/n11078 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U809/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4985 r
  I_SDRAM_TOP/I_SDRAM_IF/U809/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6172 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1  10.0038 
  sd_DQ_out[0] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6172 r
  sd_DQ_out[0] (net)           1 
  data arrival time                                                                        2.6172

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6172
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8539


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9282     0.9282
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/Q (DFFARX1_HVT)
                                                     0.1915   1.0000            1.3068     2.2350 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[25] (net)
                               2   0.9393 
  I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 (AO22X1_RVT)
                                            0.0000   0.1915   1.0000   0.0000   0.0000     2.2350 r
  I_SDRAM_TOP/I_SDRAM_IF/U13014/Y (AO22X1_RVT)       0.0813   1.0000            0.2607     2.4957 r
  I_SDRAM_TOP/I_SDRAM_IF/n11071 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U788/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4957 r
  I_SDRAM_TOP/I_SDRAM_IF/U788/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6144 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1  10.0038 
  sd_DQ_out[25] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6144 r
  sd_DQ_out[25] (net)          1 
  data arrival time                                                                        2.6144

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6144
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8511


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[29]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9282     0.9282
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/Q (DFFARX1_HVT)
                                                     0.1915   1.0000            1.3068     2.2349 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[29] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 (AO22X1_RVT)
                                            0.0000   0.1915   1.0000   0.0000   0.0000     2.2349 r
  I_SDRAM_TOP/I_SDRAM_IF/U13010/Y (AO22X1_RVT)       0.0813   1.0000            0.2607     2.4956 r
  I_SDRAM_TOP/I_SDRAM_IF/n11075 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U807/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4956 r
  I_SDRAM_TOP/I_SDRAM_IF/U807/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6143 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)
                               1  10.0038 
  sd_DQ_out[29] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6143 r
  sd_DQ_out[29] (net)          1 
  data arrival time                                                                        2.6143

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6143
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8510


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9282     0.9282
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/Q (DFFARX1_HVT)
                                                     0.1915   1.0000            1.3068     2.2349 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[13] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 (AO22X1_RVT)
                                            0.0000   0.1915   1.0000   0.0000   0.0000     2.2349 r
  I_SDRAM_TOP/I_SDRAM_IF/U13026/Y (AO22X1_RVT)       0.0813   1.0000            0.2607     2.4956 r
  I_SDRAM_TOP/I_SDRAM_IF/n11070 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U761/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4956 r
  I_SDRAM_TOP/I_SDRAM_IF/U761/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6143 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1  10.0038 
  sd_DQ_out[13] (out)                       0.0000   0.0970   1.0000   0.0000   0.0000     2.6143 r
  sd_DQ_out[13] (net)          1 
  data arrival time                                                                        2.6143

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6143
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8510


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[8]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9282     0.9282
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/Q (DFFARX1_HVT)
                                                     0.1915   1.0000            1.3068     2.2349 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[8] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 (AO22X1_RVT)
                                            0.0000   0.1915   1.0000   0.0000   0.0000     2.2349 r
  I_SDRAM_TOP/I_SDRAM_IF/U13031/Y (AO22X1_RVT)       0.0813   1.0000            0.2607     2.4956 r
  I_SDRAM_TOP/I_SDRAM_IF/n11088 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U857/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4956 r
  I_SDRAM_TOP/I_SDRAM_IF/U857/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6143 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)
                               1  10.0038 
  sd_DQ_out[8] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6143 r
  sd_DQ_out[8] (net)           1 
  data arrival time                                                                        2.6143

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6143
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8510


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[5]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              0.9282     0.9282
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/CLK (DFFARX1_HVT)
                                                     0.0760                     0.0000     0.9282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/Q (DFFARX1_HVT)
                                                     0.1915   1.0000            1.3068     2.2349 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[5] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13034/A4 (AO22X1_RVT)
                                            0.0000   0.1915   1.0000   0.0000   0.0000     2.2349 r
  I_SDRAM_TOP/I_SDRAM_IF/U13034/Y (AO22X1_RVT)       0.0813   1.0000            0.2607     2.4956 r
  I_SDRAM_TOP/I_SDRAM_IF/n11063 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/U751/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4956 r
  I_SDRAM_TOP/I_SDRAM_IF/U751/Y (NBUFFX2_LVT)        0.0970   1.0000            0.1187     2.6143 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)
                               1  10.0038 
  sd_DQ_out[5] (out)                        0.0000   0.0970   1.0000   0.0000   0.0000     2.6143 r
  sd_DQ_out[5] (net)           1 
  data arrival time                                                                        2.6143

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.5340     2.5840
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6143
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8510


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2378   1.0000            1.5394     2.7020 r
  I_RISC_CORE/n1540 (net)      5   2.2063 
  I_RISC_CORE/U1363/A (NBUFFX2_HVT)         0.0000   0.2378   1.0000   0.0000   0.0000     2.7020 r
  I_RISC_CORE/U1363/Y (NBUFFX2_HVT)                  0.1942   1.0000            0.3997     3.1017 r
  I_RISC_CORE/PSW[5] (net)     9   3.8747 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/D (SDFFX1_HVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     3.1017 r
  data arrival time                                                                        3.1017

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2016     2.2534
  data required time                                                                       2.2534
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2534
  data arrival time                                                                       -3.1017
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8483


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2378   1.0000            1.5394     2.7020 r
  I_RISC_CORE/n1540 (net)      5   2.2063 
  I_RISC_CORE/U1363/A (NBUFFX2_HVT)         0.0000   0.2378   1.0000   0.0000   0.0000     2.7020 r
  I_RISC_CORE/U1363/Y (NBUFFX2_HVT)                  0.1942   1.0000            0.3997     3.1017 r
  I_RISC_CORE/PSW[5] (net)     9   3.8747 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/D (SDFFX1_HVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     3.1017 r
  data arrival time                                                                        3.1017

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2016     2.2534
  data required time                                                                       2.2534
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2534
  data arrival time                                                                       -3.1017
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8483


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2378   1.0000            1.5394     2.7020 r
  I_RISC_CORE/n1540 (net)      5   2.2063 
  I_RISC_CORE/U1363/A (NBUFFX2_HVT)         0.0000   0.2378   1.0000   0.0000   0.0000     2.7020 r
  I_RISC_CORE/U1363/Y (NBUFFX2_HVT)                  0.1942   1.0000            0.3997     3.1017 r
  I_RISC_CORE/PSW[5] (net)     9   3.8747 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/D (SDFFX1_HVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     3.1017 r
  data arrival time                                                                        3.1017

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2016     2.2534
  data required time                                                                       2.2534
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2534
  data arrival time                                                                       -3.1017
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8483


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2378   1.0000            1.5394     2.7020 r
  I_RISC_CORE/n1540 (net)      5   2.2063 
  I_RISC_CORE/U1363/A (NBUFFX2_HVT)         0.0000   0.2378   1.0000   0.0000   0.0000     2.7020 r
  I_RISC_CORE/U1363/Y (NBUFFX2_HVT)                  0.1942   1.0000            0.3997     3.1017 r
  I_RISC_CORE/PSW[5] (net)     9   3.8747 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/D (SDFFX1_HVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     3.1017 r
  data arrival time                                                                        3.1017

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2016     2.2534
  data required time                                                                       2.2534
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2534
  data arrival time                                                                       -3.1017
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8483


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2378   1.0000            1.5394     2.7020 r
  I_RISC_CORE/n1540 (net)      5   2.2063 
  I_RISC_CORE/U1363/A (NBUFFX2_HVT)         0.0000   0.2378   1.0000   0.0000   0.0000     2.7020 r
  I_RISC_CORE/U1363/Y (NBUFFX2_HVT)                  0.1942   1.0000            0.3997     3.1017 r
  I_RISC_CORE/PSW[5] (net)     9   3.8747 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/D (SDFFX1_HVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     3.1017 r
  data arrival time                                                                        3.1017

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2016     2.2534
  data required time                                                                       2.2534
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2534
  data arrival time                                                                       -3.1017
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8483


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2378   1.0000            1.5394     2.7020 r
  I_RISC_CORE/n1540 (net)      5   2.2063 
  I_RISC_CORE/U1363/A (NBUFFX2_HVT)         0.0000   0.2378   1.0000   0.0000   0.0000     2.7020 r
  I_RISC_CORE/U1363/Y (NBUFFX2_HVT)                  0.1942   1.0000            0.3997     3.1017 r
  I_RISC_CORE/PSW[5] (net)     9   3.8747 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/D (SDFFX1_HVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     3.1017 r
  data arrival time                                                                        3.1017

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2016     2.2534
  data required time                                                                       2.2534
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2534
  data arrival time                                                                       -3.1017
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8483


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2378   1.0000            1.5394     2.7020 r
  I_RISC_CORE/n1540 (net)      5   2.2063 
  I_RISC_CORE/U1363/A (NBUFFX2_HVT)         0.0000   0.2378   1.0000   0.0000   0.0000     2.7020 r
  I_RISC_CORE/U1363/Y (NBUFFX2_HVT)                  0.1942   1.0000            0.3997     3.1017 r
  I_RISC_CORE/PSW[5] (net)     9   3.8747 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/D (SDFFX1_HVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     3.1017 r
  data arrival time                                                                        3.1017

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2016     2.2534
  data required time                                                                       2.2534
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2534
  data arrival time                                                                       -3.1017
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8483


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2378   1.0000            1.5394     2.7020 r
  I_RISC_CORE/n1540 (net)      5   2.2063 
  I_RISC_CORE/U1363/A (NBUFFX2_HVT)         0.0000   0.2378   1.0000   0.0000   0.0000     2.7020 r
  I_RISC_CORE/U1363/Y (NBUFFX2_HVT)                  0.1942   1.0000            0.3997     3.1017 r
  I_RISC_CORE/PSW[5] (net)     9   3.8747 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/D (SDFFX1_HVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     3.1017 r
  data arrival time                                                                        3.1017

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2016     2.2534
  data required time                                                                       2.2534
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2534
  data arrival time                                                                       -3.1017
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8483


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5536     2.7162 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/U1377/A (NBUFFX2_HVT)         0.0000   0.2501   1.0000   0.0000   0.0000     2.7162 r
  I_RISC_CORE/U1377/Y (NBUFFX2_HVT)                  0.1664   1.0000            0.3910     3.1072 r
  I_RISC_CORE/PSW[7] (net)     6   2.4403 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/D (SDFFX1_HVT)
                                            0.0000   0.1664   1.0000   0.0000   0.0000     3.1072 r
  data arrival time                                                                        3.1072

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.1869     2.2681
  data required time                                                                       2.2681
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2681
  data arrival time                                                                       -3.1072
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8391


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5536     2.7162 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/U1377/A (NBUFFX2_HVT)         0.0000   0.2501   1.0000   0.0000   0.0000     2.7162 r
  I_RISC_CORE/U1377/Y (NBUFFX2_HVT)                  0.1664   1.0000            0.3910     3.1072 r
  I_RISC_CORE/PSW[7] (net)     6   2.4403 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/D (SDFFX1_HVT)
                                            0.0000   0.1664   1.0000   0.0000   0.0000     3.1072 r
  data arrival time                                                                        3.1072

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.1869     2.2681
  data required time                                                                       2.2681
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2681
  data arrival time                                                                       -3.1072
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8391


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5536     2.7162 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/U1377/A (NBUFFX2_HVT)         0.0000   0.2501   1.0000   0.0000   0.0000     2.7162 r
  I_RISC_CORE/U1377/Y (NBUFFX2_HVT)                  0.1664   1.0000            0.3910     3.1072 r
  I_RISC_CORE/PSW[7] (net)     6   2.4403 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/D (SDFFX1_HVT)
                                            0.0000   0.1664   1.0000   0.0000   0.0000     3.1072 r
  data arrival time                                                                        3.1072

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.1869     2.2681
  data required time                                                                       2.2681
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2681
  data arrival time                                                                       -3.1072
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8391


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5536     2.7162 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/U1377/A (NBUFFX2_HVT)         0.0000   0.2501   1.0000   0.0000   0.0000     2.7162 r
  I_RISC_CORE/U1377/Y (NBUFFX2_HVT)                  0.1664   1.0000            0.3910     3.1072 r
  I_RISC_CORE/PSW[7] (net)     6   2.4403 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/D (SDFFX1_HVT)
                                            0.0000   0.1664   1.0000   0.0000   0.0000     3.1072 r
  data arrival time                                                                        3.1072

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.1869     2.2681
  data required time                                                                       2.2681
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2681
  data arrival time                                                                       -3.1072
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8391


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5536     2.7162 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/U1377/A (NBUFFX2_HVT)         0.0000   0.2501   1.0000   0.0000   0.0000     2.7162 r
  I_RISC_CORE/U1377/Y (NBUFFX2_HVT)                  0.1664   1.0000            0.3910     3.1072 r
  I_RISC_CORE/PSW[7] (net)     6   2.4403 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/D (SDFFX1_HVT)
                                            0.0000   0.1664   1.0000   0.0000   0.0000     3.1072 r
  data arrival time                                                                        3.1072

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.1869     2.2681
  data required time                                                                       2.2681
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2681
  data arrival time                                                                       -3.1072
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8391


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U391/A2 (AND2X1_HVT)          0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U391/Y (AND2X1_HVT)                    0.1359   1.0000            0.3931     3.9717 f
  I_RISC_CORE/I_DATA_PATH_N28 (net)
                               1   0.4711 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/D (SDFFX1_LVT)
                                            0.0000   0.1359   1.0000   0.0000   0.0000     3.9717 f
  data arrival time                                                                        3.9717

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.0875     3.5563
  clock uncertainty                                                            -0.1000     3.4563
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/CLK (SDFFX1_LVT)                                 3.4563 r
  library setup time                                          1.0000           -0.3196     3.1367
  data required time                                                                       3.1367
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1367
  data arrival time                                                                       -3.9717
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8350


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1986   1.0000            1.2447     4.8422 f
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.2286 
  Xecutng_Instrn_4__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1986   1.0000   0.0000   0.0000     4.8422 f
  Xecutng_Instrn_4__UPF_LS/Y (LSDNSSX4_RVT)          0.1487   1.0000            0.3795     5.2217 f
  n375 (net)                   4   1.7121 
  I_PARSER/U750/A2 (AO22X1_HVT)             0.0000   0.1487   1.0000   0.0000   0.0000     5.2217 f
  I_PARSER/U750/Y (AO22X1_HVT)                       0.1591   1.0000            0.5846     5.8063 f
  I_PARSER/n498 (net)          1   0.4297 
  I_PARSER/i_reg_reg_5_/D (SDFFX1_RVT)      0.0000   0.1591   1.0000   0.0000   0.0000     5.8063 f
  data arrival time                                                                        5.8063

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9360     5.7360
  clock reconvergence pessimism                                                 0.0012     5.7373
  clock uncertainty                                                            -0.1000     5.6373
  I_PARSER/i_reg_reg_5_/CLK (SDFFX1_RVT)                                                   5.6373 r
  library setup time                                          1.0000           -0.6524     4.9848
  data required time                                                                       4.9848
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9848
  data arrival time                                                                       -5.8063
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8215


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0599     4.6574 f
  I_RISC_CORE/n762 (net)       1   0.4533 
  I_RISC_CORE/U43/A (NBUFFX2_HVT)           0.0000   0.1423   1.0000   0.0000   0.0000     4.6574 f
  I_RISC_CORE/U43/Y (NBUFFX2_HVT)                    0.1576   1.0000            0.3204     4.9778 f
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.1778 
  Xecutng_Instrn_7__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1576   1.0000   0.0000   0.0000     4.9778 f
  Xecutng_Instrn_7__UPF_LS/Y (LSDNSSX4_LVT)          0.0480   1.0000            0.1856     5.1634 f
  n372 (net)                   4   2.2073 
  I_PARSER/U721/B0 (HADDX1_HVT)             0.0000   0.0480   1.0000   0.0000   0.0000     5.1634 f
  I_PARSER/U721/SO (HADDX1_HVT)                      0.2266   1.0000            0.5871     5.7506 f
  I_PARSER/N15 (net)           1   0.4297 
  I_PARSER/i_reg_reg_8_/D (SDFFX1_RVT)      0.0000   0.2266   1.0000   0.0000   0.0000     5.7506 f
  data arrival time                                                                        5.7506

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9360     5.7360
  clock reconvergence pessimism                                                 0.0012     5.7373
  clock uncertainty                                                            -0.1000     5.6373
  I_PARSER/i_reg_reg_8_/CLK (SDFFX1_RVT)                                                   5.6373 r
  library setup time                                          1.0000           -0.6896     4.9476
  data required time                                                                       4.9476
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9476
  data arrival time                                                                       -5.7506
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8029


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[10] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[10] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_133/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_133/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7269 r
  I_RISC_CORE/sram_fixnet_133 (net)
                               1   0.8843 
  I_RISC_CORE/U198/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7269 r
  I_RISC_CORE/U198/SO (HADDX2_HVT)                   0.3209   1.0000            0.9923     4.7192 f
  I_RISC_CORE/RESULT_DATA[10] (net)
                               2   2.4520 
  RESULT_DATA_10__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0000   0.0000   0.0000     4.7192 f
  RESULT_DATA_10__UPF_LS/Y (LSDNSSX8_LVT)            0.0555   1.0000            0.2426     4.9618 f
  n398 (net)                   2   0.8460 
  U475/A4 (AO22X1_HVT)                      0.0000   0.0555   1.0000   0.0000   0.0000     4.9618 f
  U475/Y (AO22X1_HVT)                                0.1609   1.0000            0.3492     5.3110 f
  n412 (net)                   1   0.4825 
  U301/A (INVX0_HVT)                        0.0000   0.1609   1.0000   0.0000   0.0000     5.3110 f
  U301/Y (INVX0_HVT)                                 0.0931   1.0000            0.1596     5.4707 r
  n579 (net)                   1   0.4035 
  U478/A2 (NAND3X1_HVT)                     0.0000   0.0931   1.0000   0.0000   0.0000     5.4707 r
  U478/Y (NAND3X1_HVT)                               0.1364   1.0000            0.7040     6.1747 f
  n654 (net)                   1   0.5766 
  U413/A (NBUFFX4_HVT)                      0.0000   0.1364   1.0000   0.0000   0.0000     6.1747 f
  U413/Y (NBUFFX4_HVT)                               0.1233   1.0000            0.2814     6.4561 f
  net_pci_wfifo_data[26] (net)
                               1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[2] (SRAM2RW32x4)
                                            0.0000   0.1233   1.0000   0.0000   0.0000     6.4561 f
  data arrival time                                                                        6.4561

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1074     5.6654
  data required time                                                                       5.6654
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6654
  data arrival time                                                                       -6.4561
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7907


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2667   1.0000            1.3500     2.3730 r
  I_RISC_CORE/Current_State[0] (net)
                               7   3.2223 
  I_RISC_CORE/HFSINV_317_1802/A (INVX0_HVT)
                                            0.0000   0.2667   1.0000   0.0000   0.0000     2.3730 r
  I_RISC_CORE/HFSINV_317_1802/Y (INVX0_HVT)          0.1785   1.0000            0.2715     2.6445 f
  I_RISC_CORE/HFSNET_16 (net)
                               4   1.7646 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/D (SDFFARX1_HVT)
                                            0.0000   0.1785   1.0000   0.0000   0.0000     2.6445 f
  data arrival time                                                                        2.6445

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)          3.3230 r
  library setup time                                          1.0000           -1.4353     1.8878
  data required time                                                                       1.8878
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8878
  data arrival time                                                                       -2.6445
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7568


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.1524   1.0000            1.0726     4.6701 f
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               2   0.7795 
  Xecutng_Instrn_10__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1524   1.0000   0.0000   0.0000     4.6701 f
  Xecutng_Instrn_10__UPF_LS/Y (LSDNSSX4_RVT)         0.1512   1.0000            0.3464     5.0164 f
  n369 (net)                   4   2.1853 
  I_PARSER/U717/B0 (HADDX1_HVT)             0.0000   0.1512   1.0000   0.0000   0.0000     5.0164 f
  I_PARSER/U717/SO (HADDX1_HVT)                      0.2272   1.0000            0.6417     5.6582 f
  I_PARSER/N19 (net)           1   0.4297 
  I_PARSER/i_reg_reg_12_/D (SDFFX1_RVT)     0.0000   0.2272   1.0000   0.0000   0.0000     5.6582 f
  data arrival time                                                                        5.6582

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9360     5.7360
  clock reconvergence pessimism                                                 0.0012     5.7373
  clock uncertainty                                                            -0.1000     5.6373
  I_PARSER/i_reg_reg_12_/CLK (SDFFX1_RVT)                                                  5.6373 r
  library setup time                                          1.0000           -0.6899     4.9474
  data required time                                                                       4.9474
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9474
  data arrival time                                                                       -5.6582
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7108


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2696   1.0000            1.5617     2.5847 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2061 
  I_RISC_CORE/U169/A1 (AND2X1_HVT)          0.0000   0.2696   1.0000   0.0000   0.0000     2.5847 r
  I_RISC_CORE/U169/Y (AND2X1_HVT)                    0.1986   1.0000            0.4881     3.0728 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_N0 (net)
                               5   2.0746 
  I_RISC_CORE/U233/A2 (AND3X1_HVT)          0.0000   0.1986   1.0000   0.0000   0.0000     3.0728 r
  I_RISC_CORE/U233/Y (AND3X1_HVT)                    0.2143   1.0000            0.6415     3.7143 r
  I_RISC_CORE/Latch_Result (net)
                               2   1.0069 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.2143   1.0000   0.0000   0.0000     3.7143 r
  data arrival time                                                                        3.7143

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.7869     3.1869
  clock reconvergence pessimism                                                 0.0875     3.2743
  clock uncertainty                                                            -0.1000     3.1743
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)                     3.1743 r
  clock gating setup time                                     1.0000           -0.1618     3.0125
  data required time                                                                       3.0125
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0125
  data arrival time                                                                       -3.7143
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7017


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/QN (SDFFX1_HVT)
                                                     0.4283   1.0000            1.0064     4.6038 r
  I_RISC_CORE/n291 (net)       1   4.8908 
  I_RISC_CORE/HFSINV_256_1898/A (INVX8_HVT)
                                            0.0000   0.4283   1.0000   0.0000   0.0000     4.6038 r
  I_RISC_CORE/HFSINV_256_1898/Y (INVX8_HVT)          0.1816   1.0000            0.2528     4.8566 f
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               8   3.0532 
  Xecutng_Instrn_20__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.1816   1.0000   0.0000   0.0000     4.8566 f
  Xecutng_Instrn_20__UPF_LS/Y (LSDNSSX8_HVT)         0.0699   1.0000            0.2611     5.1178 f
  n359 (net)                   1   0.4847 
  U451/A4 (AO22X1_RVT)                      0.0000   0.0699   1.0000   0.0000   0.0000     5.1178 f
  U451/Y (AO22X1_RVT)                                0.0835   1.0000            0.1975     5.3152 f
  n330 (net)                   1   0.7595 
  U321/A (INVX1_LVT)                        0.0000   0.0835   1.0000   0.0000   0.0000     5.3152 f
  U321/Y (INVX1_LVT)                                 0.0439   1.0000            0.0585     5.3737 r
  n583 (net)                   1   0.4035 
  U454/A2 (NAND3X1_HVT)                     0.0000   0.0439   1.0000   0.0000   0.0000     5.3737 r
  U454/Y (NAND3X1_HVT)                               0.1526   1.0000            0.6909     6.0646 f
  n669 (net)                   1   1.0990 
  I_PCI_TOP/HFSBUF_203_168/A (NBUFFX8_HVT)
                                            0.0000   0.1526   1.0000   0.0000   0.0000     6.0646 f
  I_PCI_TOP/HFSBUF_203_168/Y (NBUFFX8_HVT)           0.1100   1.0000            0.2790     6.3436 f
  I_PCI_TOP/HFSNET_27 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.3436 f
  data arrival time                                                                        6.3436

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1136     5.6716
  data required time                                                                       5.6716
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6716
  data arrival time                                                                       -6.3436
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6720


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U383/A2 (AND2X1_LVT)          0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U383/Y (AND2X1_LVT)                    0.0555   1.0000            0.1797     3.7583 f
  I_RISC_CORE/I_DATA_PATH_N13 (net)
                               1   0.4551 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/D (SDFFX2_LVT)
                                            0.0000   0.0555   1.0000   0.0000   0.0000     3.7583 f
  data arrival time                                                                        3.7583

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.0875     3.5563
  clock uncertainty                                                            -0.1000     3.4563
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_0_/CLK (SDFFX2_LVT)                                  3.4563 r
  library setup time                                          1.0000           -0.3636     3.0927
  data required time                                                                       3.0927
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0927
  data arrival time                                                                       -3.7583
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6656


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/pci_w_mux_select_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/Q (SDFFX1_HVT)
                                                     0.1787   1.0000            1.1010     4.6984 f
  I_RISC_CORE/Xecutng_Instrn[0] (net)
                               2   1.6375 
  Xecutng_Instrn_0__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1787   1.0000   0.0000   0.0000     4.6984 f
  Xecutng_Instrn_0__UPF_LS/Y (LSDNSSX4_LVT)          0.0520   1.0000            0.2029     4.9013 f
  n379 (net)                   6   2.6613 
  I_PARSER/U766/A1 (NAND2X0_RVT)            0.0000   0.0520   1.0000   0.0000   0.0000     4.9013 f
  I_PARSER/U766/Y (NAND2X0_RVT)                      0.1807   1.0000            0.1346     5.0359 r
  I_PARSER/n637 (net)          3   1.3071 
  I_PARSER/U767/A4 (OA22X1_HVT)             0.0000   0.1807   1.0000   0.0000   0.0000     5.0359 r
  I_PARSER/U767/Y (OA22X1_HVT)                       0.1946   1.0000            0.4826     5.5185 r
  I_PARSER/n635 (net)          1   0.5504 
  I_PARSER/U769/A1 (NAND2X0_RVT)            0.0000   0.1946   1.0000   0.0000   0.0000     5.5185 r
  I_PARSER/U769/Y (NAND2X0_RVT)                      0.1078   1.0000            0.1215     5.6400 f
  I_PARSER/N298 (net)          1   0.4298 
  I_PARSER/pci_w_mux_select_reg_2_/D (SDFFARX1_RVT)
                                            0.0000   0.1078   1.0000   0.0000   0.0000     5.6400 f
  data arrival time                                                                        5.6400

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9360     5.7360
  clock reconvergence pessimism                                                 0.0012     5.7373
  clock uncertainty                                                            -0.1000     5.6373
  I_PARSER/pci_w_mux_select_reg_2_/CLK (SDFFARX1_RVT)                                      5.6373 r
  library setup time                                          1.0000           -0.6570     4.9803
  data required time                                                                       4.9803
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9803
  data arrival time                                                                       -5.6400
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6597


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2041   1.0000            1.3107     2.4733 r
  I_RISC_CORE/n1541 (net)      3   1.2814 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2041   1.0000   0.0000   0.0000     2.4733 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2547   1.0000            0.4078     2.8810 r
  I_RISC_CORE/PSW[4] (net)    12   6.9544 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/D (SDFFX1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0000     2.8810 r
  data arrival time                                                                        2.8810

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2336     2.2215
  data required time                                                                       2.2215
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2215
  data arrival time                                                                       -2.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6596


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2041   1.0000            1.3107     2.4733 r
  I_RISC_CORE/n1541 (net)      3   1.2814 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2041   1.0000   0.0000   0.0000     2.4733 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2547   1.0000            0.4078     2.8810 r
  I_RISC_CORE/PSW[4] (net)    12   6.9544 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/D (SDFFX1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0000     2.8810 r
  data arrival time                                                                        2.8810

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2336     2.2215
  data required time                                                                       2.2215
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2215
  data arrival time                                                                       -2.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6596


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2041   1.0000            1.3107     2.4733 r
  I_RISC_CORE/n1541 (net)      3   1.2814 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2041   1.0000   0.0000   0.0000     2.4733 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2547   1.0000            0.4078     2.8810 r
  I_RISC_CORE/PSW[4] (net)    12   6.9544 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/D (SDFFX1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0000     2.8810 r
  data arrival time                                                                        2.8810

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2336     2.2215
  data required time                                                                       2.2215
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2215
  data arrival time                                                                       -2.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6596


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2041   1.0000            1.3107     2.4733 r
  I_RISC_CORE/n1541 (net)      3   1.2814 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2041   1.0000   0.0000   0.0000     2.4733 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2547   1.0000            0.4078     2.8810 r
  I_RISC_CORE/PSW[4] (net)    12   6.9544 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/D (SDFFX1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0000     2.8810 r
  data arrival time                                                                        2.8810

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2336     2.2215
  data required time                                                                       2.2215
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2215
  data arrival time                                                                       -2.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6596


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2041   1.0000            1.3107     2.4733 r
  I_RISC_CORE/n1541 (net)      3   1.2814 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2041   1.0000   0.0000   0.0000     2.4733 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2547   1.0000            0.4078     2.8810 r
  I_RISC_CORE/PSW[4] (net)    12   6.9544 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/D (SDFFX1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0000     2.8810 r
  data arrival time                                                                        2.8810

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2336     2.2215
  data required time                                                                       2.2215
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2215
  data arrival time                                                                       -2.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6596


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2041   1.0000            1.3107     2.4733 r
  I_RISC_CORE/n1541 (net)      3   1.2814 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2041   1.0000   0.0000   0.0000     2.4733 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2547   1.0000            0.4078     2.8810 r
  I_RISC_CORE/PSW[4] (net)    12   6.9544 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/D (SDFFX1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0000     2.8810 r
  data arrival time                                                                        2.8810

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2336     2.2215
  data required time                                                                       2.2215
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2215
  data arrival time                                                                       -2.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6596


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2041   1.0000            1.3107     2.4733 r
  I_RISC_CORE/n1541 (net)      3   1.2814 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2041   1.0000   0.0000   0.0000     2.4733 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2547   1.0000            0.4078     2.8810 r
  I_RISC_CORE/PSW[4] (net)    12   6.9544 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/D (SDFFX1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0000     2.8810 r
  data arrival time                                                                        2.8810

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2336     2.2215
  data required time                                                                       2.2215
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2215
  data arrival time                                                                       -2.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6596


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2041   1.0000            1.3107     2.4733 r
  I_RISC_CORE/n1541 (net)      3   1.2814 
  I_RISC_CORE/U1379/A (NBUFFX2_HVT)         0.0000   0.2041   1.0000   0.0000   0.0000     2.4733 r
  I_RISC_CORE/U1379/Y (NBUFFX2_HVT)                  0.2547   1.0000            0.4078     2.8810 r
  I_RISC_CORE/PSW[4] (net)    12   6.9544 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/D (SDFFX1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0000     2.8810 r
  data arrival time                                                                        2.8810

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2336     2.2215
  data required time                                                                       2.2215
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2215
  data arrival time                                                                       -2.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6596


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/pci_w_mux_select_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/Q (SDFFX1_HVT)
                                                     0.1787   1.0000            1.1010     4.6984 f
  I_RISC_CORE/Xecutng_Instrn[0] (net)
                               2   1.6375 
  Xecutng_Instrn_0__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1787   1.0000   0.0000   0.0000     4.6984 f
  Xecutng_Instrn_0__UPF_LS/Y (LSDNSSX4_LVT)          0.0520   1.0000            0.2029     4.9013 f
  n379 (net)                   6   2.6613 
  I_PARSER/U766/A1 (NAND2X0_RVT)            0.0000   0.0520   1.0000   0.0000   0.0000     4.9013 f
  I_PARSER/U766/Y (NAND2X0_RVT)                      0.1807   1.0000            0.1346     5.0359 r
  I_PARSER/n637 (net)          3   1.3071 
  I_PARSER/U770/A2 (OA22X1_HVT)             0.0000   0.1807   1.0000   0.0000   0.0000     5.0359 r
  I_PARSER/U770/Y (OA22X1_HVT)                       0.1949   1.0000            0.5614     5.5973 r
  I_PARSER/n636 (net)          1   0.5566 
  I_PARSER/U771/A1 (NAND2X0_LVT)            0.0000   0.1949   1.0000   0.0000   0.0000     5.5973 r
  I_PARSER/U771/Y (NAND2X0_LVT)                      0.0878   1.0000            0.0427     5.6400 f
  I_PARSER/N297 (net)          1   0.4298 
  I_PARSER/pci_w_mux_select_reg_1_/D (SDFFARX1_RVT)
                                            0.0000   0.0878   1.0000   0.0000   0.0000     5.6400 f
  data arrival time                                                                        5.6400

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9360     5.7360
  clock reconvergence pessimism                                                 0.0012     5.7373
  clock uncertainty                                                            -0.1000     5.6373
  I_PARSER/pci_w_mux_select_reg_1_/CLK (SDFFARX1_RVT)                                      5.6373 r
  library setup time                                          1.0000           -0.6475     4.9898
  data required time                                                                       4.9898
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9898
  data arrival time                                                                       -5.6400
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6501


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX1_HVT)
                                                     0.4397   1.0000            1.0169     4.6144 r
  I_RISC_CORE/n282 (net)       1   5.2975 
  I_RISC_CORE/HFSINV_302_1900/A (INVX8_RVT)
                                            0.0000   0.4397   1.0000   0.0000   0.0000     4.6144 r
  I_RISC_CORE/HFSINV_302_1900/Y (INVX8_RVT)          0.1597   1.0000            0.1066     4.7210 f
  I_RISC_CORE/Xecutng_Instrn[18] (net)
                               8   3.0593 
  Xecutng_Instrn_18__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.1597   1.0000   0.0000   0.0000     4.7210 f
  Xecutng_Instrn_18__UPF_LS/Y (LSDNSSX8_HVT)         0.0696   1.0000            0.2422     4.9631 f
  n361 (net)                   1   0.4455 
  U283/A4 (AOI22X1_HVT)                     0.0000   0.0696   1.0000   0.0000   0.0000     4.9631 f
  U283/Y (AOI22X1_HVT)                               0.1130   1.0000            0.4737     5.4368 r
  n610 (net)                   1   0.4035 
  U329/A2 (NAND3X1_HVT)                     0.0000   0.1130   1.0000   0.0000   0.0000     5.4368 r
  U329/Y (NAND3X1_HVT)                               0.1574   1.0000            0.7397     6.1765 f
  n673 (net)                   1   1.2634 
  I_PCI_TOP/ZBUF_210_inst_23328/A (NBUFFX8_LVT)
                                            0.0000   0.1574   1.0000   0.0000   0.0000     6.1765 f
  I_PCI_TOP/ZBUF_210_inst_23328/Y (NBUFFX8_LVT)      0.0448   1.0000            0.1542     6.3308 f
  I_PCI_TOP/ZBUF_210_74 (net)
                               1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[2] (SRAM2RW32x4)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     6.3308 f
  data arrival time                                                                        6.3308

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1440     5.7021
  data required time                                                                       5.7021
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7021
  data arrival time                                                                       -6.3308
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6287


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX1_HVT)
                                                     0.1623   1.0000            1.0841     4.6815 f
  I_RISC_CORE/n870 (net)       1   1.0981 
  I_RISC_CORE/U30/A (NBUFFX8_HVT)           0.0000   0.1623   1.0000   0.0000   0.0000     4.6815 f
  I_RISC_CORE/U30/Y (NBUFFX8_HVT)                    0.1232   1.0000            0.3006     4.9821 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               8   2.4070 
  Xecutng_Instrn_2__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1232   1.0000   0.0000   0.0000     4.9821 f
  Xecutng_Instrn_2__UPF_LS/Y (LSDNSSX4_RVT)          0.1512   1.0000            0.3230     5.3050 f
  n377 (net)                   4   2.2244 
  I_PARSER/U720/B0 (HADDX1_RVT)             0.0000   0.1512   1.0000   0.0000   0.0000     5.3050 f
  I_PARSER/U720/SO (HADDX1_RVT)                      0.1079   1.0000            0.3301     5.6352 f
  I_PARSER/N11 (net)           1   0.4297 
  I_PARSER/i_reg_reg_4_/D (SDFFX1_RVT)      0.0000   0.1079   1.0000   0.0000   0.0000     5.6352 f
  data arrival time                                                                        5.6352

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9360     5.7360
  clock reconvergence pessimism                                                 0.0012     5.7373
  clock uncertainty                                                            -0.1000     5.6373
  I_PARSER/i_reg_reg_4_/CLK (SDFFX1_RVT)                                                   5.6373 r
  library setup time                                          1.0000           -0.6257     5.0116
  data required time                                                                       5.0116
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.0116
  data arrival time                                                                       -5.6352
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6236


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/QN (SDFFX1_HVT)
                                                     0.4283   1.0000            1.0064     4.6038 r
  I_RISC_CORE/n275 (net)       1   4.8908 
  I_RISC_CORE/HFSINV_324_1831/A (INVX8_HVT)
                                            0.0000   0.4283   1.0000   0.0000   0.0000     4.6038 r
  I_RISC_CORE/HFSINV_324_1831/Y (INVX8_HVT)          0.1755   1.0000            0.2407     4.8445 f
  I_RISC_CORE/Xecutng_Instrn[17] (net)
                               8   1.8558 
  Xecutng_Instrn_17__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1755   1.0000   0.0000   0.0000     4.8445 f
  Xecutng_Instrn_17__UPF_LS/Y (LSDNSSX4_LVT)         0.0449   1.0000            0.1894     5.0340 f
  n362 (net)                   1   0.4847 
  U308/A4 (AO22X1_RVT)                      0.0000   0.0449   1.0000   0.0000   0.0000     5.0340 f
  U308/Y (AO22X1_RVT)                                0.0835   1.0000            0.1830     5.2170 f
  n205 (net)                   1   0.7595 
  U434/A (INVX1_LVT)                        0.0000   0.0835   1.0000   0.0000   0.0000     5.2170 f
  U434/Y (INVX1_LVT)                                 0.0439   1.0000            0.0585     5.2755 r
  n606 (net)                   1   0.4035 
  U311/A2 (NAND3X1_HVT)                     0.0000   0.0439   1.0000   0.0000   0.0000     5.2755 r
  U311/Y (NAND3X1_HVT)                               0.1668   1.0000            0.7047     5.9802 f
  n677 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_106_4/A (NBUFFX16_HVT)   0.0000   0.1668   1.0000   0.0000   0.0000     5.9802 f
  I_PCI_TOP/HFSBUF_106_4/Y (NBUFFX16_HVT)            0.1225   1.0000            0.3055     6.2856 f
  I_PCI_TOP/HFSNET_1 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.2856 f
  data arrival time                                                                        6.2856

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1077     5.6658
  data required time                                                                       5.6658
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6658
  data arrival time                                                                       -6.2856
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6198


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1900   1.0000            1.2970     2.4596 r
  I_RISC_CORE/aps_rename_40_ (net)
                               2   0.8603 
  I_RISC_CORE/ZBUF_898_inst_22866/A (NBUFFX2_HVT)
                                            0.0000   0.1900   1.0000   0.0000   0.0000     2.4596 r
  I_RISC_CORE/ZBUF_898_inst_22866/Y (NBUFFX2_HVT)    0.2371   1.0000            0.3873     2.8470 r
  I_RISC_CORE/PSW[3] (net)    14   6.0613 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/D (SDFFX1_HVT)
                                            0.0000   0.2371   1.0000   0.0000   0.0000     2.8470 r
  data arrival time                                                                        2.8470

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2242     2.2308
  data required time                                                                       2.2308
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2308
  data arrival time                                                                       -2.8470
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6162


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1900   1.0000            1.2970     2.4596 r
  I_RISC_CORE/aps_rename_40_ (net)
                               2   0.8603 
  I_RISC_CORE/ZBUF_898_inst_22866/A (NBUFFX2_HVT)
                                            0.0000   0.1900   1.0000   0.0000   0.0000     2.4596 r
  I_RISC_CORE/ZBUF_898_inst_22866/Y (NBUFFX2_HVT)    0.2371   1.0000            0.3873     2.8470 r
  I_RISC_CORE/PSW[3] (net)    14   6.0613 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/D (SDFFX1_HVT)
                                            0.0000   0.2371   1.0000   0.0000   0.0000     2.8470 r
  data arrival time                                                                        2.8470

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2242     2.2308
  data required time                                                                       2.2308
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2308
  data arrival time                                                                       -2.8470
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6162


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1900   1.0000            1.2970     2.4596 r
  I_RISC_CORE/aps_rename_40_ (net)
                               2   0.8603 
  I_RISC_CORE/ZBUF_898_inst_22866/A (NBUFFX2_HVT)
                                            0.0000   0.1900   1.0000   0.0000   0.0000     2.4596 r
  I_RISC_CORE/ZBUF_898_inst_22866/Y (NBUFFX2_HVT)    0.2371   1.0000            0.3873     2.8470 r
  I_RISC_CORE/PSW[3] (net)    14   6.0613 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/D (SDFFX1_HVT)
                                            0.0000   0.2371   1.0000   0.0000   0.0000     2.8470 r
  data arrival time                                                                        2.8470

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2242     2.2308
  data required time                                                                       2.2308
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2308
  data arrival time                                                                       -2.8470
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6162


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1900   1.0000            1.2970     2.4596 r
  I_RISC_CORE/aps_rename_40_ (net)
                               2   0.8603 
  I_RISC_CORE/ZBUF_898_inst_22866/A (NBUFFX2_HVT)
                                            0.0000   0.1900   1.0000   0.0000   0.0000     2.4596 r
  I_RISC_CORE/ZBUF_898_inst_22866/Y (NBUFFX2_HVT)    0.2371   1.0000            0.3873     2.8470 r
  I_RISC_CORE/PSW[3] (net)    14   6.0613 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/D (SDFFX1_HVT)
                                            0.0000   0.2371   1.0000   0.0000   0.0000     2.8470 r
  data arrival time                                                                        2.8470

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2242     2.2308
  data required time                                                                       2.2308
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2308
  data arrival time                                                                       -2.8470
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6162


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1900   1.0000            1.2970     2.4596 r
  I_RISC_CORE/aps_rename_40_ (net)
                               2   0.8603 
  I_RISC_CORE/ZBUF_898_inst_22866/A (NBUFFX2_HVT)
                                            0.0000   0.1900   1.0000   0.0000   0.0000     2.4596 r
  I_RISC_CORE/ZBUF_898_inst_22866/Y (NBUFFX2_HVT)    0.2371   1.0000            0.3873     2.8470 r
  I_RISC_CORE/PSW[3] (net)    14   6.0613 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/D (SDFFX1_HVT)
                                            0.0000   0.2371   1.0000   0.0000   0.0000     2.8470 r
  data arrival time                                                                        2.8470

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2242     2.2308
  data required time                                                                       2.2308
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2308
  data arrival time                                                                       -2.8470
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6162


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1900   1.0000            1.2970     2.4596 r
  I_RISC_CORE/aps_rename_40_ (net)
                               2   0.8603 
  I_RISC_CORE/ZBUF_898_inst_22866/A (NBUFFX2_HVT)
                                            0.0000   0.1900   1.0000   0.0000   0.0000     2.4596 r
  I_RISC_CORE/ZBUF_898_inst_22866/Y (NBUFFX2_HVT)    0.2371   1.0000            0.3873     2.8470 r
  I_RISC_CORE/PSW[3] (net)    14   6.0613 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/D (SDFFX1_HVT)
                                            0.0000   0.2371   1.0000   0.0000   0.0000     2.8470 r
  data arrival time                                                                        2.8470

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2242     2.2308
  data required time                                                                       2.2308
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2308
  data arrival time                                                                       -2.8470
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6162


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1900   1.0000            1.2970     2.4596 r
  I_RISC_CORE/aps_rename_40_ (net)
                               2   0.8603 
  I_RISC_CORE/ZBUF_898_inst_22866/A (NBUFFX2_HVT)
                                            0.0000   0.1900   1.0000   0.0000   0.0000     2.4596 r
  I_RISC_CORE/ZBUF_898_inst_22866/Y (NBUFFX2_HVT)    0.2371   1.0000            0.3873     2.8470 r
  I_RISC_CORE/PSW[3] (net)    14   6.0613 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/D (SDFFX1_HVT)
                                            0.0000   0.2371   1.0000   0.0000   0.0000     2.8470 r
  data arrival time                                                                        2.8470

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2242     2.2308
  data required time                                                                       2.2308
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2308
  data arrival time                                                                       -2.8470
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6162


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1900   1.0000            1.2970     2.4596 r
  I_RISC_CORE/aps_rename_40_ (net)
                               2   0.8603 
  I_RISC_CORE/ZBUF_898_inst_22866/A (NBUFFX2_HVT)
                                            0.0000   0.1900   1.0000   0.0000   0.0000     2.4596 r
  I_RISC_CORE/ZBUF_898_inst_22866/Y (NBUFFX2_HVT)    0.2371   1.0000            0.3873     2.8470 r
  I_RISC_CORE/PSW[3] (net)    14   6.0613 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/D (SDFFX1_HVT)
                                            0.0000   0.2371   1.0000   0.0000   0.0000     2.8470 r
  data arrival time                                                                        2.8470

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2242     2.2308
  data required time                                                                       2.2308
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2308
  data arrival time                                                                       -2.8470
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6162


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                     0.2367   1.0000            1.2230     4.8205 r
  I_RISC_CORE/Xecutng_Instrn[25] (net)
                               8   5.6121 
  Xecutng_Instrn_25__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.2367   1.0000   0.0000   0.0000     4.8205 r
  Xecutng_Instrn_25__UPF_LS/Y (LSDNSSX8_HVT)         0.0570   1.0000            0.2009     5.0214 r
  n354 (net)                   1   0.4180 
  U299/A4 (AOI22X1_HVT)                     0.0000   0.0570   1.0000   0.0000   0.0000     5.0214 r
  U299/Y (AOI22X1_HVT)                               0.1258   1.0000            0.5881     5.6095 f
  n613 (net)                   1   0.4165 
  U436/A2 (NAND3X1_RVT)                     0.0000   0.1258   1.0000   0.0000   0.0000     5.6095 f
  U436/Y (NAND3X1_RVT)                               0.0758   1.0000            0.3432     5.9527 r
  n668 (net)                   1   1.1443 
  I_PCI_TOP/HFSBUF_200_197/A (NBUFFX8_HVT)
                                            0.0000   0.0758   1.0000   0.0000   0.0000     5.9527 r
  I_PCI_TOP/HFSBUF_200_197/Y (NBUFFX8_HVT)           0.1196   1.0000            0.2309     6.1836 r
  I_PCI_TOP/HFSNET_34 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1196   1.0000   0.0000   0.0000     6.1836 r
  data arrival time                                                                        6.1836

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8556     5.6556
  clock reconvergence pessimism                                                 0.0012     5.6569
  clock uncertainty                                                            -0.1000     5.5569
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/CE1 (SRAM2RW32x4)                              5.5569 r
  library setup time                                          1.0000            0.0134     5.5703
  data required time                                                                       5.5703
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.5703
  data arrival time                                                                       -6.1836
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6133


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.1524   1.0000            1.0726     4.6701 f
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               2   0.7795 
  Xecutng_Instrn_10__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1524   1.0000   0.0000   0.0000     4.6701 f
  Xecutng_Instrn_10__UPF_LS/Y (LSDNSSX4_RVT)         0.1512   1.0000            0.3464     5.0164 f
  n369 (net)                   4   2.1853 
  I_PARSER/U735/A1 (AO22X1_HVT)             0.0000   0.1512   1.0000   0.0000   0.0000     5.0164 f
  I_PARSER/U735/Y (AO22X1_HVT)                       0.1591   1.0000            0.5780     5.5944 f
  I_PARSER/n479 (net)          1   0.4297 
  I_PARSER/i_reg_reg_11_/D (SDFFX1_RVT)     0.0000   0.1591   1.0000   0.0000   0.0000     5.5944 f
  data arrival time                                                                        5.5944

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9360     5.7360
  clock reconvergence pessimism                                                 0.0012     5.7373
  clock uncertainty                                                            -0.1000     5.6373
  I_PARSER/i_reg_reg_11_/CLK (SDFFX1_RVT)                                                  5.6373 r
  library setup time                                          1.0000           -0.6524     4.9848
  data required time                                                                       4.9848
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9848
  data arrival time                                                                       -5.5944
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6095


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0000            1.3098     2.4724 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/U1376/A (NBUFFX2_HVT)         0.0000   0.2031   1.0000   0.0000   0.0000     2.4724 r
  I_RISC_CORE/U1376/Y (NBUFFX2_HVT)                  0.2046   1.0000            0.3794     2.8518 r
  I_RISC_CORE/PSW[6] (net)    10   4.4157 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/D (SDFFX1_HVT)
                                            0.0000   0.2046   1.0000   0.0000   0.0000     2.8518 r
  data arrival time                                                                        2.8518

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2071     2.2479
  data required time                                                                       2.2479
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2479
  data arrival time                                                                       -2.8518
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6039


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0000            1.3098     2.4724 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/U1376/A (NBUFFX2_HVT)         0.0000   0.2031   1.0000   0.0000   0.0000     2.4724 r
  I_RISC_CORE/U1376/Y (NBUFFX2_HVT)                  0.2046   1.0000            0.3794     2.8518 r
  I_RISC_CORE/PSW[6] (net)    10   4.4157 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/D (SDFFX1_HVT)
                                            0.0000   0.2046   1.0000   0.0000   0.0000     2.8518 r
  data arrival time                                                                        2.8518

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2071     2.2479
  data required time                                                                       2.2479
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2479
  data arrival time                                                                       -2.8518
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6039


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0000            1.3098     2.4724 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/U1376/A (NBUFFX2_HVT)         0.0000   0.2031   1.0000   0.0000   0.0000     2.4724 r
  I_RISC_CORE/U1376/Y (NBUFFX2_HVT)                  0.2046   1.0000            0.3794     2.8518 r
  I_RISC_CORE/PSW[6] (net)    10   4.4157 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/D (SDFFX1_HVT)
                                            0.0000   0.2046   1.0000   0.0000   0.0000     2.8518 r
  data arrival time                                                                        2.8518

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2071     2.2479
  data required time                                                                       2.2479
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2479
  data arrival time                                                                       -2.8518
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6039


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0000            1.3098     2.4724 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/U1376/A (NBUFFX2_HVT)         0.0000   0.2031   1.0000   0.0000   0.0000     2.4724 r
  I_RISC_CORE/U1376/Y (NBUFFX2_HVT)                  0.2046   1.0000            0.3794     2.8518 r
  I_RISC_CORE/PSW[6] (net)    10   4.4157 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/D (SDFFX1_HVT)
                                            0.0000   0.2046   1.0000   0.0000   0.0000     2.8518 r
  data arrival time                                                                        2.8518

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2071     2.2479
  data required time                                                                       2.2479
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2479
  data arrival time                                                                       -2.8518
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6039


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0000            1.3098     2.4724 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/U1376/A (NBUFFX2_HVT)         0.0000   0.2031   1.0000   0.0000   0.0000     2.4724 r
  I_RISC_CORE/U1376/Y (NBUFFX2_HVT)                  0.2046   1.0000            0.3794     2.8518 r
  I_RISC_CORE/PSW[6] (net)    10   4.4157 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/D (SDFFX1_HVT)
                                            0.0000   0.2046   1.0000   0.0000   0.0000     2.8518 r
  data arrival time                                                                        2.8518

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2071     2.2479
  data required time                                                                       2.2479
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2479
  data arrival time                                                                       -2.8518
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6039


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0000            1.3098     2.4724 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/U1376/A (NBUFFX2_HVT)         0.0000   0.2031   1.0000   0.0000   0.0000     2.4724 r
  I_RISC_CORE/U1376/Y (NBUFFX2_HVT)                  0.2046   1.0000            0.3794     2.8518 r
  I_RISC_CORE/PSW[6] (net)    10   4.4157 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/D (SDFFX1_HVT)
                                            0.0000   0.2046   1.0000   0.0000   0.0000     2.8518 r
  data arrival time                                                                        2.8518

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2071     2.2479
  data required time                                                                       2.2479
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2479
  data arrival time                                                                       -2.8518
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6039


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0000            1.3098     2.4724 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/U1376/A (NBUFFX2_HVT)         0.0000   0.2031   1.0000   0.0000   0.0000     2.4724 r
  I_RISC_CORE/U1376/Y (NBUFFX2_HVT)                  0.2046   1.0000            0.3794     2.8518 r
  I_RISC_CORE/PSW[6] (net)    10   4.4157 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/D (SDFFX1_HVT)
                                            0.0000   0.2046   1.0000   0.0000   0.0000     2.8518 r
  data arrival time                                                                        2.8518

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2071     2.2479
  data required time                                                                       2.2479
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2479
  data arrival time                                                                       -2.8518
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6039


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2031   1.0000            1.3098     2.4724 r
  I_RISC_CORE/n1539 (net)      3   1.2529 
  I_RISC_CORE/U1376/A (NBUFFX2_HVT)         0.0000   0.2031   1.0000   0.0000   0.0000     2.4724 r
  I_RISC_CORE/U1376/Y (NBUFFX2_HVT)                  0.2046   1.0000            0.3794     2.8518 r
  I_RISC_CORE/PSW[6] (net)    10   4.4157 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/D (SDFFX1_HVT)
                                            0.0000   0.2046   1.0000   0.0000   0.0000     2.8518 r
  data arrival time                                                                        2.8518

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2071     2.2479
  data required time                                                                       2.2479
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2479
  data arrival time                                                                       -2.8518
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6039


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U387/A2 (AND2X1_LVT)          0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U387/Y (AND2X1_LVT)                    0.0556   1.0000            0.1800     3.7586 f
  I_RISC_CORE/I_DATA_PATH_N14 (net)
                               1   0.4711 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/D (SDFFX1_LVT)
                                            0.0000   0.0556   1.0000   0.0000   0.0000     3.7586 f
  data arrival time                                                                        3.7586

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.0875     3.5563
  clock uncertainty                                                            -0.1000     3.4563
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/CLK (SDFFX1_LVT)                                  3.4563 r
  library setup time                                          1.0000           -0.2813     3.1751
  data required time                                                                       3.1751
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1751
  data arrival time                                                                       -3.7586
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5835


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2442   1.0000            1.3648     2.3878 f
  I_RISC_CORE/Current_State[1] (net)
                               9   4.0626 
  I_RISC_CORE/U200/A (INVX0_HVT)            0.0000   0.2442   1.0000   0.0000   0.0000     2.3878 f
  I_RISC_CORE/U200/Y (INVX0_HVT)                     0.1428   1.0000            0.2417     2.6295 r
  I_RISC_CORE/n16 (net)        2   0.8743 
  I_RISC_CORE/U201/A3 (NAND3X0_HVT)         0.0000   0.1428   1.0000   0.0000   0.0000     2.6295 r
  I_RISC_CORE/U201/Y (NAND3X0_HVT)                   0.3501   1.0000            0.4220     3.0515 f
  I_RISC_CORE/n119 (net)       1   0.5756 
  I_RISC_CORE/U436/A (NBUFFX4_HVT)          0.0000   0.3501   1.0000   0.0000   0.0000     3.0515 f
  I_RISC_CORE/U436/Y (NBUFFX4_HVT)                   0.2084   1.0000            0.5271     3.5786 f
  I_RISC_CORE/n1375 (net)     20   9.0060 
  I_RISC_CORE/U398/A2 (AND2X1_LVT)          0.0000   0.2084   1.0000   0.0000   0.0000     3.5786 f
  I_RISC_CORE/U398/Y (AND2X1_LVT)                    0.0502   1.0000            0.1800     3.7586 f
  I_RISC_CORE/I_DATA_PATH_N15 (net)
                               1   0.4711 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/D (SDFFX1_LVT)
                                            0.0000   0.0502   1.0000   0.0000   0.0000     3.7586 f
  data arrival time                                                                        3.7586

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0688     3.4688
  clock reconvergence pessimism                                                 0.0875     3.5563
  clock uncertainty                                                            -0.1000     3.4563
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK (SDFFX1_LVT)                                  3.4563 r
  library setup time                                          1.0000           -0.2782     3.1781
  data required time                                                                       3.1781
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1781
  data arrival time                                                                       -3.7586
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5805


  Startpoint: I_PARSER/out_bus_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0454     1.0454
  I_PARSER/out_bus_reg_7_/CLK (SDFFARX1_HVT)         0.0657                     0.0000     1.0454 r
  I_PARSER/out_bus_reg_7_/QN (SDFFARX1_HVT)          0.3045   1.0000            0.8612     1.9066 r
  I_PARSER/n31 (net)           2   1.0556 
  I_PARSER/U27/A (INVX0_HVT)                0.0000   0.3045   1.0000   0.0000   0.0000     1.9066 r
  I_PARSER/U27/Y (INVX0_HVT)                         0.1945   1.0000            0.2979     2.2046 f
  I_PARSER/risc_Instrn_lo[7] (net)
                               2   1.8208 
  I_RISC_CORE/Instrn_7__UPF_LS/A (LSUPX4_RVT)
                                            0.0000   0.1945   1.0000   0.0000   0.0000     2.2046 f
  I_RISC_CORE/Instrn_7__UPF_LS/Y (LSUPX4_RVT)        0.0569   1.0000            0.5338     2.7384 f
  I_RISC_CORE/n[1353] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/D (SDFFX1_HVT)
                                            0.0000   0.0569   1.0000   0.0000   0.0000     2.7384 f
  data arrival time                                                                        2.7384

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.0012     3.4808
  clock uncertainty                                                            -0.1000     3.3808
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)                           3.3808 r
  library setup time                                          1.0000           -1.2179     2.1629
  data required time                                                                       2.1629
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1629
  data arrival time                                                                       -2.7384
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5755


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1909   1.0000            1.2979     2.4605 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1909   1.0000   0.0000   0.0000     2.4605 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.1938   1.0000            0.3638     2.8244 r
  I_RISC_CORE/PSW[10] (net)    9   3.8651 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/D (SDFFX1_HVT)
                                            0.0000   0.1938   1.0000   0.0000   0.0000     2.8244 r
  data arrival time                                                                        2.8244

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2014     2.2536
  data required time                                                                       2.2536
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2536
  data arrival time                                                                       -2.8244
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5707


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1909   1.0000            1.2979     2.4605 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1909   1.0000   0.0000   0.0000     2.4605 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.1938   1.0000            0.3638     2.8244 r
  I_RISC_CORE/PSW[10] (net)    9   3.8651 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/D (SDFFX1_HVT)
                                            0.0000   0.1938   1.0000   0.0000   0.0000     2.8244 r
  data arrival time                                                                        2.8244

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2014     2.2536
  data required time                                                                       2.2536
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2536
  data arrival time                                                                       -2.8244
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5707


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1909   1.0000            1.2979     2.4605 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1909   1.0000   0.0000   0.0000     2.4605 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.1938   1.0000            0.3638     2.8244 r
  I_RISC_CORE/PSW[10] (net)    9   3.8651 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/D (SDFFX1_HVT)
                                            0.0000   0.1938   1.0000   0.0000   0.0000     2.8244 r
  data arrival time                                                                        2.8244

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2014     2.2536
  data required time                                                                       2.2536
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2536
  data arrival time                                                                       -2.8244
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5707


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1909   1.0000            1.2979     2.4605 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1909   1.0000   0.0000   0.0000     2.4605 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.1938   1.0000            0.3638     2.8244 r
  I_RISC_CORE/PSW[10] (net)    9   3.8651 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/D (SDFFX1_HVT)
                                            0.0000   0.1938   1.0000   0.0000   0.0000     2.8244 r
  data arrival time                                                                        2.8244

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2014     2.2536
  data required time                                                                       2.2536
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2536
  data arrival time                                                                       -2.8244
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5707


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1909   1.0000            1.2979     2.4605 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1909   1.0000   0.0000   0.0000     2.4605 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.1938   1.0000            0.3638     2.8244 r
  I_RISC_CORE/PSW[10] (net)    9   3.8651 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/D (SDFFX1_HVT)
                                            0.0000   0.1938   1.0000   0.0000   0.0000     2.8244 r
  data arrival time                                                                        2.8244

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2014     2.2536
  data required time                                                                       2.2536
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2536
  data arrival time                                                                       -2.8244
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5707


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1909   1.0000            1.2979     2.4605 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1909   1.0000   0.0000   0.0000     2.4605 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.1938   1.0000            0.3638     2.8244 r
  I_RISC_CORE/PSW[10] (net)    9   3.8651 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/D (SDFFX1_HVT)
                                            0.0000   0.1938   1.0000   0.0000   0.0000     2.8244 r
  data arrival time                                                                        2.8244

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2014     2.2536
  data required time                                                                       2.2536
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2536
  data arrival time                                                                       -2.8244
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5707


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1909   1.0000            1.2979     2.4605 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1909   1.0000   0.0000   0.0000     2.4605 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.1938   1.0000            0.3638     2.8244 r
  I_RISC_CORE/PSW[10] (net)    9   3.8651 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/D (SDFFX1_HVT)
                                            0.0000   0.1938   1.0000   0.0000   0.0000     2.8244 r
  data arrival time                                                                        2.8244

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2014     2.2536
  data required time                                                                       2.2536
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2536
  data arrival time                                                                       -2.8244
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5707


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/Q (SDFFX1_HVT)
                                                     0.1787   1.0000            1.1010     4.6984 f
  I_RISC_CORE/Xecutng_Instrn[0] (net)
                               2   1.6375 
  Xecutng_Instrn_0__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1787   1.0000   0.0000   0.0000     4.6984 f
  Xecutng_Instrn_0__UPF_LS/Y (LSDNSSX4_LVT)          0.0520   1.0000            0.2029     4.9013 f
  n379 (net)                   6   2.6613 
  I_PARSER/U754/A1 (AO22X2_HVT)             0.0000   0.0520   1.0000   0.0000   0.0000     4.9013 f
  I_PARSER/U754/Y (AO22X2_HVT)                       0.2346   1.0000            0.6042     5.5055 f
  I_PARSER/n478 (net)          1   0.4297 
  I_PARSER/i_reg_reg_1_/D (SDFFX1_RVT)      0.0000   0.2346   1.0000   0.0000   0.0000     5.5055 f
  data arrival time                                                                        5.5055

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9360     5.7360
  clock reconvergence pessimism                                                 0.0012     5.7373
  clock uncertainty                                                            -0.1000     5.6373
  I_PARSER/i_reg_reg_1_/CLK (SDFFX1_RVT)                                                   5.6373 r
  library setup time                                          1.0000           -0.6940     4.9433
  data required time                                                                       4.9433
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9433
  data arrival time                                                                       -5.5055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5622


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2943   1.0000            1.5974     2.7601 r
  I_RISC_CORE/PSW[8] (net)    13   5.7953 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/D (SDFFX1_HVT)
                                            0.0000   0.2943   1.0000   0.0000   0.0000     2.7601 r
  data arrival time                                                                        2.7601

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2563     2.1987
  data required time                                                                       2.1987
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1987
  data arrival time                                                                       -2.7601
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5614


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2943   1.0000            1.5974     2.7601 r
  I_RISC_CORE/PSW[8] (net)    13   5.7953 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/D (SDFFX1_HVT)
                                            0.0000   0.2943   1.0000   0.0000   0.0000     2.7601 r
  data arrival time                                                                        2.7601

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2563     2.1987
  data required time                                                                       2.1987
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1987
  data arrival time                                                                       -2.7601
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5614


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2943   1.0000            1.5974     2.7601 r
  I_RISC_CORE/PSW[8] (net)    13   5.7953 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/D (SDFFX1_HVT)
                                            0.0000   0.2943   1.0000   0.0000   0.0000     2.7601 r
  data arrival time                                                                        2.7601

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2563     2.1987
  data required time                                                                       2.1987
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1987
  data arrival time                                                                       -2.7601
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5614


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2943   1.0000            1.5974     2.7601 r
  I_RISC_CORE/PSW[8] (net)    13   5.7953 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/D (SDFFX1_HVT)
                                            0.0000   0.2943   1.0000   0.0000   0.0000     2.7601 r
  data arrival time                                                                        2.7601

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2563     2.1987
  data required time                                                                       2.1987
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1987
  data arrival time                                                                       -2.7601
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5614


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2943   1.0000            1.5974     2.7601 r
  I_RISC_CORE/PSW[8] (net)    13   5.7953 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/D (SDFFX1_HVT)
                                            0.0000   0.2943   1.0000   0.0000   0.0000     2.7601 r
  data arrival time                                                                        2.7601

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2563     2.1987
  data required time                                                                       2.1987
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1987
  data arrival time                                                                       -2.7601
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5614


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2943   1.0000            1.5974     2.7601 r
  I_RISC_CORE/PSW[8] (net)    13   5.7953 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/D (SDFFX1_HVT)
                                            0.0000   0.2943   1.0000   0.0000   0.0000     2.7601 r
  data arrival time                                                                        2.7601

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2563     2.1987
  data required time                                                                       2.1987
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1987
  data arrival time                                                                       -2.7601
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5614


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2943   1.0000            1.5974     2.7601 r
  I_RISC_CORE/PSW[8] (net)    13   5.7953 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/D (SDFFX1_HVT)
                                            0.0000   0.2943   1.0000   0.0000   0.0000     2.7601 r
  data arrival time                                                                        2.7601

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2563     2.1987
  data required time                                                                       2.1987
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1987
  data arrival time                                                                       -2.7601
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5614


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2943   1.0000            1.5974     2.7601 r
  I_RISC_CORE/PSW[8] (net)    13   5.7953 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/D (SDFFX1_HVT)
                                            0.0000   0.2943   1.0000   0.0000   0.0000     2.7601 r
  data arrival time                                                                        2.7601

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2563     2.1987
  data required time                                                                       2.1987
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1987
  data arrival time                                                                       -2.7601
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5614


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.1796     2.3770 r
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               5   2.5749 
  I_RISC_CORE/ZBUF_163_inst_22924/A (NBUFFX4_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     2.3770 r
  I_RISC_CORE/ZBUF_163_inst_22924/Y (NBUFFX4_HVT)    0.1420   1.0000            0.3412     2.7182 r
  I_RISC_CORE/ZBUF_163_33 (net)
                               4   0.8280 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.1420   1.0000   0.0000   0.0000     2.7182 r
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1964   1.0000            0.5744     3.2926 r
  I_RISC_CORE/n806 (net)       1   0.5252 
  I_RISC_CORE/ZINV_224_inst_24134/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2926 r
  I_RISC_CORE/ZINV_224_inst_24134/Y (INVX0_HVT)      0.1194   1.0000            0.1907     3.4833 f
  I_RISC_CORE/ZINV_224_171 (net)
                               2   0.9033 
  I_RISC_CORE/ZINV_189_inst_24132/A (IBUFFX2_HVT)
                                            0.0000   0.1194   1.0000   0.0000   0.0000     3.4833 f
  I_RISC_CORE/ZINV_189_inst_24132/Y (IBUFFX2_HVT)    0.1182   1.0000            0.3845     3.8678 r
  I_RISC_CORE/ZINV_189_171 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.8678 r
  data arrival time                                                                        3.8678

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0158     3.3227
  data required time                                                                       3.3227
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3227
  data arrival time                                                                       -3.8678
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5450


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.1796     2.3770 r
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               5   2.5749 
  I_RISC_CORE/ZBUF_163_inst_22924/A (NBUFFX4_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     2.3770 r
  I_RISC_CORE/ZBUF_163_inst_22924/Y (NBUFFX4_HVT)    0.1420   1.0000            0.3412     2.7182 r
  I_RISC_CORE/ZBUF_163_33 (net)
                               4   0.8280 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.1420   1.0000   0.0000   0.0000     2.7182 r
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1964   1.0000            0.5744     3.2926 r
  I_RISC_CORE/n806 (net)       1   0.5252 
  I_RISC_CORE/ZINV_224_inst_24134/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2926 r
  I_RISC_CORE/ZINV_224_inst_24134/Y (INVX0_HVT)      0.1194   1.0000            0.1907     3.4833 f
  I_RISC_CORE/ZINV_224_171 (net)
                               2   0.9033 
  I_RISC_CORE/ZINV_189_inst_24132/A (IBUFFX2_HVT)
                                            0.0000   0.1194   1.0000   0.0000   0.0000     3.4833 f
  I_RISC_CORE/ZINV_189_inst_24132/Y (IBUFFX2_HVT)    0.1182   1.0000            0.3845     3.8678 r
  I_RISC_CORE/ZINV_189_171 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.8678 r
  data arrival time                                                                        3.8678

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0158     3.3227
  data required time                                                                       3.3227
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3227
  data arrival time                                                                       -3.8678
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5450


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.1796     2.3770 r
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               5   2.5749 
  I_RISC_CORE/ZBUF_163_inst_22924/A (NBUFFX4_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     2.3770 r
  I_RISC_CORE/ZBUF_163_inst_22924/Y (NBUFFX4_HVT)    0.1420   1.0000            0.3412     2.7182 r
  I_RISC_CORE/ZBUF_163_33 (net)
                               4   0.8280 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.1420   1.0000   0.0000   0.0000     2.7182 r
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1964   1.0000            0.5744     3.2926 r
  I_RISC_CORE/n806 (net)       1   0.5252 
  I_RISC_CORE/ZINV_224_inst_24134/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2926 r
  I_RISC_CORE/ZINV_224_inst_24134/Y (INVX0_HVT)      0.1194   1.0000            0.1907     3.4833 f
  I_RISC_CORE/ZINV_224_171 (net)
                               2   0.9033 
  I_RISC_CORE/ZINV_189_inst_24132/A (IBUFFX2_HVT)
                                            0.0000   0.1194   1.0000   0.0000   0.0000     3.4833 f
  I_RISC_CORE/ZINV_189_inst_24132/Y (IBUFFX2_HVT)    0.1182   1.0000            0.3845     3.8678 r
  I_RISC_CORE/ZINV_189_171 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.8678 r
  data arrival time                                                                        3.8678

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0158     3.3227
  data required time                                                                       3.3227
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3227
  data arrival time                                                                       -3.8678
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5450


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/Q (SDFFX2_HVT)
                                                     0.1879   1.0000            1.2289     4.8263 f
  I_RISC_CORE/Xecutng_Instrn[12] (net)
                               4   1.5668 
  Xecutng_Instrn_12__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1879   1.0000   0.0000   0.0000     4.8263 f
  Xecutng_Instrn_12__UPF_LS/Y (LSDNSSX4_RVT)         0.1517   1.0000            0.3752     5.2015 f
  n367 (net)                   3   2.1884 
  I_PARSER/U719/B0 (HADDX1_RVT)             0.0000   0.1517   1.0000   0.0000   0.0000     5.2015 f
  I_PARSER/U719/SO (HADDX1_RVT)                      0.1079   1.0000            0.3304     5.5319 f
  I_PARSER/N21 (net)           1   0.4293 
  I_PARSER/i_reg_reg_14_/D (SDFFX2_RVT)     0.0000   0.1079   1.0000   0.0000   0.0000     5.5319 f
  data arrival time                                                                        5.5319

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9360     5.7360
  clock reconvergence pessimism                                                 0.0012     5.7373
  clock uncertainty                                                            -0.1000     5.6373
  I_PARSER/i_reg_reg_14_/CLK (SDFFX2_RVT)                                                  5.6373 r
  library setup time                                          1.0000           -0.6403     4.9969
  data required time                                                                       4.9969
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9969
  data arrival time                                                                       -5.5319
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5349


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[11] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[11] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_132/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_132/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7269 r
  I_RISC_CORE/sram_fixnet_132 (net)
                               1   0.8843 
  I_RISC_CORE/U196/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7269 r
  I_RISC_CORE/U196/SO (HADDX2_HVT)                   0.3209   1.0000            0.9923     4.7192 f
  I_RISC_CORE/RESULT_DATA[11] (net)
                               2   2.4520 
  RESULT_DATA_11__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0000   0.0000   0.0000     4.7192 f
  RESULT_DATA_11__UPF_LS/Y (LSDNSSX8_LVT)            0.0555   1.0000            0.2426     4.9618 f
  n397 (net)                   2   0.8460 
  U314/A4 (AO22X1_HVT)                      0.0000   0.0555   1.0000   0.0000   0.0000     4.9618 f
  U314/Y (AO22X1_HVT)                                0.1609   1.0000            0.3492     5.3110 f
  n210 (net)                   1   0.4825 
  U428/A (INVX0_HVT)                        0.0000   0.1609   1.0000   0.0000   0.0000     5.3110 f
  U428/Y (INVX0_HVT)                                 0.0927   1.0000            0.1592     5.4703 r
  n605 (net)                   1   0.3942 
  U317/A2 (NAND3X2_HVT)                     0.0000   0.0927   1.0000   0.0000   0.0000     5.4703 r
  U317/Y (NAND3X2_HVT)                               0.1401   1.0000            0.7041     6.1744 f
  n655 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     6.1744 f
  data arrival time                                                                        6.1744

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -6.1744
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5138


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[12] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[12] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_131/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_131/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7269 r
  I_RISC_CORE/sram_fixnet_131 (net)
                               1   0.8843 
  I_RISC_CORE/U197/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7269 r
  I_RISC_CORE/U197/SO (HADDX2_HVT)                   0.3209   1.0000            0.9923     4.7192 f
  I_RISC_CORE/RESULT_DATA[12] (net)
                               2   2.4520 
  RESULT_DATA_12__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0000   0.0000   0.0000     4.7192 f
  RESULT_DATA_12__UPF_LS/Y (LSDNSSX8_LVT)            0.0555   1.0000            0.2426     4.9618 f
  n396 (net)                   2   0.8460 
  U350/A4 (AO22X1_HVT)                      0.0000   0.0555   1.0000   0.0000   0.0000     4.9618 f
  U350/Y (AO22X1_HVT)                                0.1606   1.0000            0.3492     5.3110 f
  n240 (net)                   1   0.4825 
  U396/A (INVX0_HVT)                        0.0000   0.1606   1.0000   0.0000   0.0000     5.3110 f
  U396/Y (INVX0_HVT)                                 0.0926   1.0000            0.1591     5.4701 r
  n599 (net)                   1   0.3942 
  U353/A2 (NAND3X2_HVT)                     0.0000   0.0926   1.0000   0.0000   0.0000     5.4701 r
  U353/Y (NAND3X2_HVT)                               0.1401   1.0000            0.7040     6.1741 f
  n683 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     6.1741 f
  data arrival time                                                                        6.1741

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -6.1741
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5136


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1919   1.0000            1.1760     2.3734 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.3569 
  I_RISC_CORE/ZBUF_1577_inst_22877/A (NBUFFX8_HVT)
                                            0.0000   0.1919   1.0000   0.0000   0.0000     2.3734 r
  I_RISC_CORE/ZBUF_1577_inst_22877/Y (NBUFFX8_HVT)   0.1267   1.0000            0.3229     2.6963 r
  I_RISC_CORE/ZBUF_1577_28 (net)
                               5   1.2512 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1267   1.0000   0.0000   0.0000     2.6963 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1964   1.0000            0.5627     3.2591 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23940/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2591 r
  I_RISC_CORE/ZINV_97_inst_23940/Y (INVX0_HVT)       0.1194   1.0000            0.1907     3.4497 f
  I_RISC_CORE/ZINV_97_158 (net)
                               2   0.9033 
  I_RISC_CORE/ZINV_63_inst_23938/A (IBUFFX2_HVT)
                                            0.0000   0.1194   1.0000   0.0000   0.0000     3.4497 f
  I_RISC_CORE/ZINV_63_inst_23938/Y (IBUFFX2_HVT)     0.1182   1.0000            0.3845     3.8342 r
  I_RISC_CORE/ZINV_63_158 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.8342 r
  data arrival time                                                                        3.8342

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0158     3.3227
  data required time                                                                       3.3227
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3227
  data arrival time                                                                       -3.8342
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5115


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1919   1.0000            1.1760     2.3734 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.3569 
  I_RISC_CORE/ZBUF_1577_inst_22877/A (NBUFFX8_HVT)
                                            0.0000   0.1919   1.0000   0.0000   0.0000     2.3734 r
  I_RISC_CORE/ZBUF_1577_inst_22877/Y (NBUFFX8_HVT)   0.1267   1.0000            0.3229     2.6963 r
  I_RISC_CORE/ZBUF_1577_28 (net)
                               5   1.2512 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1267   1.0000   0.0000   0.0000     2.6963 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1964   1.0000            0.5627     3.2591 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23940/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2591 r
  I_RISC_CORE/ZINV_97_inst_23940/Y (INVX0_HVT)       0.1194   1.0000            0.1907     3.4497 f
  I_RISC_CORE/ZINV_97_158 (net)
                               2   0.9033 
  I_RISC_CORE/ZINV_63_inst_23938/A (IBUFFX2_HVT)
                                            0.0000   0.1194   1.0000   0.0000   0.0000     3.4497 f
  I_RISC_CORE/ZINV_63_inst_23938/Y (IBUFFX2_HVT)     0.1182   1.0000            0.3845     3.8342 r
  I_RISC_CORE/ZINV_63_158 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.8342 r
  data arrival time                                                                        3.8342

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0158     3.3227
  data required time                                                                       3.3227
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3227
  data arrival time                                                                       -3.8342
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5115


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1919   1.0000            1.1760     2.3734 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.3569 
  I_RISC_CORE/ZBUF_1577_inst_22877/A (NBUFFX8_HVT)
                                            0.0000   0.1919   1.0000   0.0000   0.0000     2.3734 r
  I_RISC_CORE/ZBUF_1577_inst_22877/Y (NBUFFX8_HVT)   0.1267   1.0000            0.3229     2.6963 r
  I_RISC_CORE/ZBUF_1577_28 (net)
                               5   1.2512 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1267   1.0000   0.0000   0.0000     2.6963 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1964   1.0000            0.5627     3.2591 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23940/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2591 r
  I_RISC_CORE/ZINV_97_inst_23940/Y (INVX0_HVT)       0.1194   1.0000            0.1907     3.4497 f
  I_RISC_CORE/ZINV_97_158 (net)
                               2   0.9033 
  I_RISC_CORE/ZINV_63_inst_23938/A (IBUFFX2_HVT)
                                            0.0000   0.1194   1.0000   0.0000   0.0000     3.4497 f
  I_RISC_CORE/ZINV_63_inst_23938/Y (IBUFFX2_HVT)     0.1182   1.0000            0.3845     3.8342 r
  I_RISC_CORE/ZINV_63_158 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.8342 r
  data arrival time                                                                        3.8342

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0158     3.3227
  data required time                                                                       3.3227
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3227
  data arrival time                                                                       -3.8342
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5115


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1769   1.0000            1.0991     4.6966 f
  I_RISC_CORE/n796 (net)       1   1.5789 
  I_RISC_CORE/U102/A (NBUFFX16_HVT)         0.0000   0.1769   1.0000   0.0000   0.0000     4.6966 f
  I_RISC_CORE/U102/Y (NBUFFX16_HVT)                  0.1298   1.0000            0.3213     5.0179 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               8   2.3847 
  Xecutng_Instrn_5__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1298   1.0000   0.0000   0.0000     5.0179 f
  Xecutng_Instrn_5__UPF_LS/Y (LSDNSSX4_RVT)          0.1477   1.0000            0.3235     5.3414 f
  n374 (net)                   4   1.6976 
  U249/A2 (AO22X1_HVT)                      0.0000   0.1477   1.0000   0.0000   0.0000     5.3414 f
  U249/Y (AO22X1_HVT)                                0.1802   1.0000            0.6119     5.9533 f
  n749 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_23_144/A (NBUFFX8_HVT)
                                            0.0000   0.1802   1.0000   0.0000   0.0000     5.9533 f
  I_SDRAM_TOP/HFSBUF_23_144/Y (NBUFFX8_HVT)          0.1100   1.0000            0.3007     6.2540 f
  I_SDRAM_TOP/HFSNET_51 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[5] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.2540 f
  data arrival time                                                                        6.2540

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1168     5.7442
  data required time                                                                       5.7442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7442
  data arrival time                                                                       -6.2540
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5098


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[14] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[14] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_129/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_129/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7269 r
  I_RISC_CORE/sram_fixnet_129 (net)
                               1   0.8843 
  I_RISC_CORE/U193/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7269 r
  I_RISC_CORE/U193/SO (HADDX2_HVT)                   0.2930   1.0000            0.9547     4.6816 f
  I_RISC_CORE/RESULT_DATA[14] (net)
                               2   0.9925 
  RESULT_DATA_14__UPF_LS/A (LSDNSSX4_LVT)   0.0000   0.2930   1.0000   0.0000   0.0000     4.6816 f
  RESULT_DATA_14__UPF_LS/Y (LSDNSSX4_LVT)            0.0625   1.0000            0.2708     4.9524 f
  n394 (net)                   2   0.8460 
  U320/A4 (AO22X1_HVT)                      0.0000   0.0625   1.0000   0.0000   0.0000     4.9524 f
  U320/Y (AO22X1_HVT)                                0.1609   1.0000            0.3533     5.3057 f
  n215 (net)                   1   0.4825 
  U422/A (INVX0_HVT)                        0.0000   0.1609   1.0000   0.0000   0.0000     5.3057 f
  U422/Y (INVX0_HVT)                                 0.0927   1.0000            0.1592     5.4650 r
  n604 (net)                   1   0.3942 
  U323/A2 (NAND3X2_HVT)                     0.0000   0.0927   1.0000   0.0000   0.0000     5.4650 r
  U323/Y (NAND3X2_HVT)                               0.1401   1.0000            0.7041     6.1691 f
  n682 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[2] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     6.1691 f
  data arrival time                                                                        6.1691

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -6.1691
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5086


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch
               (rising clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX2_HVT)
                                                     0.2696   1.0000            1.5617     2.5847 r
  I_RISC_CORE/Current_State[1] (net)
                               9   4.2061 
  I_RISC_CORE/U92/A1 (OR3X1_HVT)            0.0000   0.2696   1.0000   0.0000   0.0000     2.5847 r
  I_RISC_CORE/U92/Y (OR3X1_HVT)                      0.2107   1.0000            0.5318     3.1165 r
  I_RISC_CORE/n263 (net)       2   1.7380 
  I_RISC_CORE/U249/A (INVX2_HVT)            0.0000   0.2107   1.0000   0.0000   0.0000     3.1165 r
  I_RISC_CORE/U249/Y (INVX2_HVT)                     0.1136   1.0000            0.1806     3.2971 f
  I_RISC_CORE/n1368 (net)      4   1.6467 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/EN (CGLPPRX2_LVT)
                                            0.0000   0.1136   1.0000   0.0000   0.0000     3.2971 f
  data arrival time                                                                        3.2971

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.7869     3.1869
  clock reconvergence pessimism                                                 0.0875     3.2743
  clock uncertainty                                                            -0.1000     3.1743
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)      3.1743 r
  clock gating setup time                                     1.0000           -0.3773     2.7970
  data required time                                                                       2.7970
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7970
  data arrival time                                                                       -3.2971
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5001


  Startpoint: I_PARSER/out_bus_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0454     1.0454
  I_PARSER/out_bus_reg_8_/CLK (SDFFARX1_LVT)         0.0657                     0.0000     1.0454 r
  I_PARSER/out_bus_reg_8_/Q (SDFFARX1_LVT)           0.0534   1.0000            0.3309     1.3763 f
  I_PARSER/HFSNET_9 (net)      1   1.2634 
  ZBUF_58_inst_54459/A (NBUFFX8_LVT)        0.0000   0.0534   1.0000   0.0000   0.0000     1.3763 f
  ZBUF_58_inst_54459/Y (NBUFFX8_LVT)                 0.0487   1.0000            0.1083     1.4846 f
  ZBUF_58_82 (net)             3  12.2007 
  I_PARSER/HFSINV_25474_1891/A (INVX16_LVT)
                                            0.0000   0.0487   1.0000   0.0000   0.0000     1.4846 f
  I_PARSER/HFSINV_25474_1891/Y (INVX16_LVT)          0.0292   1.0000            0.0385     1.5232 r
  I_PARSER/HFSNET_7 (net)     12  10.9623 
  ctmTdsLR_1_54743/A (INVX8_LVT)            0.0000   0.0292   1.0000   0.0000   0.0000     1.5232 r
  ctmTdsLR_1_54743/Y (INVX8_LVT)                     0.0179   1.0000            0.0177     1.5408 f
  HFSNET_293 (net)            10   4.2132 
  I_PARSER/U779/A1 (NAND2X4_LVT)            0.0000   0.0179   1.0000   0.0000   0.0000     1.5408 f
  I_PARSER/U779/Y (NAND2X4_LVT)                      0.0687   1.0000            0.1367     1.6775 r
  I_PARSER/context_en (net)    2  12.5089 
  I_CONTEXT_MEM/HFSINV_1468_1804/A (INVX16_LVT)
                                            0.0000   0.0687   1.0000   0.0000   0.0000     1.6775 r
  I_CONTEXT_MEM/HFSINV_1468_1804/Y (INVX16_LVT)      0.0346   1.0000            0.0254     1.7030 f
  I_CONTEXT_MEM/HFSNET_59 (net)
                               5  12.6287 
  I_CONTEXT_MEM/ZBUF_1376_inst_2289/A (NBUFFX4_LVT)
                                            0.0000   0.0346   1.0000   0.0000   0.0000     1.7030 f
  I_CONTEXT_MEM/ZBUF_1376_inst_2289/Y (NBUFFX4_LVT)
                                                     0.0530   1.0000            0.1012     1.8042 f
  I_CONTEXT_MEM/ZBUF_1376_7 (net)
                              13   6.6876 
  I_CONTEXT_MEM/U87/A1 (AND2X4_LVT)         0.0000   0.0530   1.0000   0.0000   0.0000     1.8042 f
  I_CONTEXT_MEM/U87/Y (AND2X4_LVT)                   0.0704   1.0000            0.1368     1.9410 f
  I_CONTEXT_MEM/n177 (net)    11   5.0441 
  I_CONTEXT_MEM/U180/A1 (AOI22X1_LVT)       0.0000   0.0704   1.0000   0.0000   0.0000     1.9410 f
  I_CONTEXT_MEM/U180/Y (AOI22X1_LVT)                 0.0409   1.0000            0.1830     2.1240 r
  I_CONTEXT_MEM/n164 (net)     1   1.4200 
  I_CONTEXT_MEM/ZBUF_2_inst_54329/A (NBUFFX8_LVT)
                                            0.0000   0.0409   1.0000   0.0000   0.0000     2.1240 r
  I_CONTEXT_MEM/ZBUF_2_inst_54329/Y (NBUFFX8_LVT)    0.0312   1.0000            0.0714     2.1954 r
  I_CONTEXT_MEM/ZBUF_2_63 (net)
                               1   0.5620 
  I_CONTEXT_MEM/U182/A2 (NAND3X0_LVT)       0.0000   0.0312   1.0000   0.0000   0.0000     2.1954 r
  I_CONTEXT_MEM/U182/Y (NAND3X0_LVT)                 0.0892   1.0000            0.0802     2.2756 f
  I_CONTEXT_MEM/pci_context_data[20] (net)
                               1   1.8106 
  ZBUF_204_inst_54298/A (NBUFFX16_LVT)      0.0000   0.0892   1.0000   0.0000   0.0000     2.2756 f
  ZBUF_204_inst_54298/Y (NBUFFX16_LVT)               0.0425   1.0000            0.1233     2.3989 f
  ZBUF_204_60 (net)            8   4.5397 
  I_RISC_CORE/Instrn_20__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0425   1.0000   0.0000   0.0000     2.3989 f
  I_RISC_CORE/Instrn_20__UPF_LS/Y (LSUPX4_LVT)       0.0373   1.0000            0.2707     2.6696 f
  I_RISC_CORE/n[1340] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/D (SDFFX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     2.6696 f
  data arrival time                                                                        2.6696

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.0012     3.4808
  clock uncertainty                                                            -0.1000     3.3808
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX1_HVT)                          3.3808 r
  library setup time                                          1.0000           -1.2087     2.1722
  data required time                                                                       2.1722
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1722
  data arrival time                                                                       -2.6696
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4974


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5536     2.7162 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/D (SDFFX1_HVT)
                                            0.0000   0.2501   1.0000   0.0000   0.0000     2.7162 r
  data arrival time                                                                        2.7162

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2311     2.2239
  data required time                                                                       2.2239
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2239
  data arrival time                                                                       -2.7162
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4923


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5536     2.7162 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/D (SDFFX1_HVT)
                                            0.0000   0.2501   1.0000   0.0000   0.0000     2.7162 r
  data arrival time                                                                        2.7162

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2311     2.2239
  data required time                                                                       2.2239
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2239
  data arrival time                                                                       -2.7162
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4923


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5536     2.7162 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/D (SDFFX1_HVT)
                                            0.0000   0.2501   1.0000   0.0000   0.0000     2.7162 r
  data arrival time                                                                        2.7162

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2311     2.2239
  data required time                                                                       2.2239
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2239
  data arrival time                                                                       -2.7162
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4923


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX1_HVT)
                                                     0.1623   1.0000            1.0841     4.6815 f
  I_RISC_CORE/n870 (net)       1   1.0981 
  I_RISC_CORE/U30/A (NBUFFX8_HVT)           0.0000   0.1623   1.0000   0.0000   0.0000     4.6815 f
  I_RISC_CORE/U30/Y (NBUFFX8_HVT)                    0.1232   1.0000            0.3006     4.9821 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               8   2.4070 
  Xecutng_Instrn_2__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1232   1.0000   0.0000   0.0000     4.9821 f
  Xecutng_Instrn_2__UPF_LS/Y (LSDNSSX4_RVT)          0.1512   1.0000            0.3230     5.3050 f
  n377 (net)                   4   2.2244 
  U254/A2 (AO22X1_HVT)                      0.0000   0.1512   1.0000   0.0000   0.0000     5.3050 f
  U254/Y (AO22X1_HVT)                                0.1802   1.0000            0.6148     5.9198 f
  n733 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_23_158/A (NBUFFX8_HVT)
                                            0.0000   0.1802   1.0000   0.0000   0.0000     5.9198 f
  I_SDRAM_TOP/HFSBUF_23_158/Y (NBUFFX8_HVT)          0.1100   1.0000            0.3007     6.2205 f
  I_SDRAM_TOP/HFSNET_65 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[2] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.2205 f
  data arrival time                                                                        6.2205

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1168     5.7442
  data required time                                                                       5.7442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7442
  data arrival time                                                                       -6.2205
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4763


  Startpoint: I_PARSER/out_bus_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0454     1.0454
  I_PARSER/out_bus_reg_4_/CLK (SDFFARX1_LVT)         0.0657                     0.0000     1.0454 r
  I_PARSER/out_bus_reg_4_/Q (SDFFARX1_LVT)           0.0640   1.0000            0.3836     1.4291 r
  I_PARSER/risc_Instrn_lo[4] (net)
                               2   1.0783 
  I_PARSER/U778/A1 (OR2X2_LVT)              0.0000   0.0640   1.0000   0.0000   0.0000     1.4291 r
  I_PARSER/U778/Y (OR2X2_LVT)                        0.0458   1.0000            0.0959     1.5250 r
  I_PARSER/context_cmd[0] (net)
                               2   2.8349 
  I_CONTEXT_MEM/HFSINV_1144_1832/A (IBUFFX16_LVT)
                                            0.0000   0.0458   1.0000   0.0000   0.0000     1.5250 r
  I_CONTEXT_MEM/HFSINV_1144_1832/Y (IBUFFX16_LVT)    0.0414   1.0000            0.1279     1.6529 f
  I_CONTEXT_MEM/HFSNET_62 (net)
                               5   2.1643 
  I_CONTEXT_MEM/U26/A1 (AND2X2_LVT)         0.0000   0.0414   1.0000   0.0000   0.0000     1.6529 f
  I_CONTEXT_MEM/U26/Y (AND2X2_LVT)                   0.0563   1.0000            0.1108     1.7637 f
  I_CONTEXT_MEM/n132 (net)     8   3.9496 
  I_CONTEXT_MEM/U323/A1 (AND2X1_LVT)        0.0000   0.0563   1.0000   0.0000   0.0000     1.7637 f
  I_CONTEXT_MEM/U323/Y (AND2X1_LVT)                  0.0325   1.0000            0.0897     1.8534 f
  I_CONTEXT_MEM/n200 (net)     1   0.7588 
  I_CONTEXT_MEM/ZINV_397_inst_54346/A (INVX1_LVT)
                                            0.0000   0.0325   1.0000   0.0000   0.0000     1.8534 f
  I_CONTEXT_MEM/ZINV_397_inst_54346/Y (INVX1_LVT)    0.0995   1.0000            0.0788     1.9321 r
  I_CONTEXT_MEM/ZINV_397_70 (net)
                               2   5.4618 
  I_CONTEXT_MEM/ZINV_317_inst_54344/A (INVX4_LVT)
                                            0.0000   0.0995   1.0000   0.0000   0.0000     1.9321 r
  I_CONTEXT_MEM/ZINV_317_inst_54344/Y (INVX4_LVT)    0.0474   1.0000            0.0308     1.9629 f
  I_CONTEXT_MEM/ZINV_317_70 (net)
                               7   3.8183 
  I_CONTEXT_MEM/U159/A3 (AOI22X1_LVT)       0.0000   0.0474   1.0000   0.0000   0.0000     1.9629 f
  I_CONTEXT_MEM/U159/Y (AOI22X1_LVT)                 0.0492   1.0000            0.1326     2.0955 r
  I_CONTEXT_MEM/n146 (net)     1   2.0606 
  I_CONTEXT_MEM/ZBUF_21_inst_23623/A (NBUFFX16_LVT)
                                            0.0000   0.0492   1.0000   0.0000   0.0000     2.0955 r
  I_CONTEXT_MEM/ZBUF_21_inst_23623/Y (NBUFFX16_LVT)
                                                     0.0338   1.0000            0.0803     2.1758 r
  I_CONTEXT_MEM/ZBUF_21_112 (net)
                               1   0.6221 
  I_CONTEXT_MEM/U162/A1 (NAND3X0_LVT)       0.0000   0.0338   1.0000   0.0000   0.0000     2.1758 r
  I_CONTEXT_MEM/U162/Y (NAND3X0_LVT)                 0.0719   1.0000            0.0609     2.2367 f
  I_CONTEXT_MEM/pci_context_data[12] (net)
                               1   1.2634 
  ZBUF_182_inst_54324/A (NBUFFX8_LVT)       0.0000   0.0719   1.0000   0.0000   0.0000     2.2367 f
  ZBUF_182_inst_54324/Y (NBUFFX8_LVT)                0.0390   1.0000            0.1085     2.3452 f
  ZBUF_182_63 (net)            6   3.6224 
  I_RISC_CORE/Instrn_12__UPF_LS/A (LSUPX8_LVT)
                                            0.0000   0.0390   1.0000   0.0000   0.0000     2.3452 f
  I_RISC_CORE/Instrn_12__UPF_LS/Y (LSUPX8_LVT)       0.0336   1.0000            0.2704     2.6156 f
  I_RISC_CORE/n[1348] (net)    1   0.3973 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/D (SDFFX2_HVT)
                                            0.0000   0.0336   1.0000   0.0000   0.0000     2.6156 f
  data arrival time                                                                        2.6156

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.0012     3.4808
  clock uncertainty                                                            -0.1000     3.3808
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX2_HVT)                          3.3808 r
  library setup time                                          1.0000           -1.2270     2.1539
  data required time                                                                       2.1539
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1539
  data arrival time                                                                       -2.6156
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4618


  Startpoint: I_PARSER/out_bus_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0454     1.0454
  I_PARSER/out_bus_reg_8_/CLK (SDFFARX1_LVT)         0.0657                     0.0000     1.0454 r
  I_PARSER/out_bus_reg_8_/Q (SDFFARX1_LVT)           0.0534   1.0000            0.3309     1.3763 f
  I_PARSER/HFSNET_9 (net)      1   1.2634 
  ZBUF_58_inst_54459/A (NBUFFX8_LVT)        0.0000   0.0534   1.0000   0.0000   0.0000     1.3763 f
  ZBUF_58_inst_54459/Y (NBUFFX8_LVT)                 0.0487   1.0000            0.1083     1.4846 f
  ZBUF_58_82 (net)             3  12.2007 
  I_PARSER/HFSINV_25474_1891/A (INVX16_LVT)
                                            0.0000   0.0487   1.0000   0.0000   0.0000     1.4846 f
  I_PARSER/HFSINV_25474_1891/Y (INVX16_LVT)          0.0292   1.0000            0.0385     1.5232 r
  I_PARSER/HFSNET_7 (net)     12  10.9623 
  ctmTdsLR_1_54743/A (INVX8_LVT)            0.0000   0.0292   1.0000   0.0000   0.0000     1.5232 r
  ctmTdsLR_1_54743/Y (INVX8_LVT)                     0.0179   1.0000            0.0177     1.5408 f
  HFSNET_293 (net)            10   4.2132 
  I_PARSER/U779/A1 (NAND2X4_LVT)            0.0000   0.0179   1.0000   0.0000   0.0000     1.5408 f
  I_PARSER/U779/Y (NAND2X4_LVT)                      0.0687   1.0000            0.1367     1.6775 r
  I_PARSER/context_en (net)    2  12.5089 
  I_CONTEXT_MEM/HFSINV_1468_1804/A (INVX16_LVT)
                                            0.0000   0.0687   1.0000   0.0000   0.0000     1.6775 r
  I_CONTEXT_MEM/HFSINV_1468_1804/Y (INVX16_LVT)      0.0346   1.0000            0.0254     1.7030 f
  I_CONTEXT_MEM/HFSNET_59 (net)
                               5  12.6287 
  I_CONTEXT_MEM/ZBUF_1376_inst_2289/A (NBUFFX4_LVT)
                                            0.0000   0.0346   1.0000   0.0000   0.0000     1.7030 f
  I_CONTEXT_MEM/ZBUF_1376_inst_2289/Y (NBUFFX4_LVT)
                                                     0.0530   1.0000            0.1012     1.8042 f
  I_CONTEXT_MEM/ZBUF_1376_7 (net)
                              13   6.6876 
  I_CONTEXT_MEM/U87/A1 (AND2X4_LVT)         0.0000   0.0530   1.0000   0.0000   0.0000     1.8042 f
  I_CONTEXT_MEM/U87/Y (AND2X4_LVT)                   0.0704   1.0000            0.1368     1.9410 f
  I_CONTEXT_MEM/n177 (net)    11   5.0441 
  I_CONTEXT_MEM/U172/A1 (AOI22X1_LVT)       0.0000   0.0704   1.0000   0.0000   0.0000     1.9410 f
  I_CONTEXT_MEM/U172/Y (AOI22X1_LVT)                 0.0409   1.0000            0.1830     2.1240 r
  I_CONTEXT_MEM/n157 (net)     1   1.4200 
  I_CONTEXT_MEM/ZBUF_2_inst_54333/A (NBUFFX8_LVT)
                                            0.0000   0.0409   1.0000   0.0000   0.0000     2.1240 r
  I_CONTEXT_MEM/ZBUF_2_inst_54333/Y (NBUFFX8_LVT)    0.0312   1.0000            0.0714     2.1954 r
  I_CONTEXT_MEM/ZBUF_2_64 (net)
                               1   0.5620 
  I_CONTEXT_MEM/U174/A2 (NAND3X0_LVT)       0.0000   0.0312   1.0000   0.0000   0.0000     2.1954 r
  I_CONTEXT_MEM/U174/Y (NAND3X0_LVT)                 0.1245   1.0000            0.1036     2.2991 f
  I_CONTEXT_MEM/pci_context_data[18] (net)
                               3   2.9248 
  I_RISC_CORE/Instrn_18__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.1245   1.0000   0.0000   0.0000     2.2991 f
  I_RISC_CORE/Instrn_18__UPF_LS/Y (LSUPX4_LVT)       0.0373   1.0000            0.3301     2.6292 f
  I_RISC_CORE/n[1342] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/D (SDFFX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     2.6292 f
  data arrival time                                                                        2.6292

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.0012     3.4808
  clock uncertainty                                                            -0.1000     3.3808
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)                          3.3808 r
  library setup time                                          1.0000           -1.2087     2.1722
  data required time                                                                       2.1722
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1722
  data arrival time                                                                       -2.6292
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4570


  Startpoint: I_PARSER/out_bus_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0454     1.0454
  I_PARSER/out_bus_reg_8_/CLK (SDFFARX1_LVT)         0.0657                     0.0000     1.0454 r
  I_PARSER/out_bus_reg_8_/Q (SDFFARX1_LVT)           0.0534   1.0000            0.3309     1.3763 f
  I_PARSER/HFSNET_9 (net)      1   1.2634 
  ZBUF_58_inst_54459/A (NBUFFX8_LVT)        0.0000   0.0534   1.0000   0.0000   0.0000     1.3763 f
  ZBUF_58_inst_54459/Y (NBUFFX8_LVT)                 0.0487   1.0000            0.1083     1.4846 f
  ZBUF_58_82 (net)             3  12.2007 
  I_PARSER/HFSINV_25474_1891/A (INVX16_LVT)
                                            0.0000   0.0487   1.0000   0.0000   0.0000     1.4846 f
  I_PARSER/HFSINV_25474_1891/Y (INVX16_LVT)          0.0292   1.0000            0.0385     1.5232 r
  I_PARSER/HFSNET_7 (net)     12  10.9623 
  ctmTdsLR_1_54743/A (INVX8_LVT)            0.0000   0.0292   1.0000   0.0000   0.0000     1.5232 r
  ctmTdsLR_1_54743/Y (INVX8_LVT)                     0.0179   1.0000            0.0177     1.5408 f
  HFSNET_293 (net)            10   4.2132 
  I_PARSER/U779/A1 (NAND2X4_LVT)            0.0000   0.0179   1.0000   0.0000   0.0000     1.5408 f
  I_PARSER/U779/Y (NAND2X4_LVT)                      0.0687   1.0000            0.1367     1.6775 r
  I_PARSER/context_en (net)    2  12.5089 
  I_CONTEXT_MEM/HFSINV_1468_1804/A (INVX16_LVT)
                                            0.0000   0.0687   1.0000   0.0000   0.0000     1.6775 r
  I_CONTEXT_MEM/HFSINV_1468_1804/Y (INVX16_LVT)      0.0346   1.0000            0.0254     1.7030 f
  I_CONTEXT_MEM/HFSNET_59 (net)
                               5  12.6287 
  I_CONTEXT_MEM/ZBUF_1376_inst_2289/A (NBUFFX4_LVT)
                                            0.0000   0.0346   1.0000   0.0000   0.0000     1.7030 f
  I_CONTEXT_MEM/ZBUF_1376_inst_2289/Y (NBUFFX4_LVT)
                                                     0.0530   1.0000            0.1012     1.8042 f
  I_CONTEXT_MEM/ZBUF_1376_7 (net)
                              13   6.6876 
  I_CONTEXT_MEM/U87/A1 (AND2X4_LVT)         0.0000   0.0530   1.0000   0.0000   0.0000     1.8042 f
  I_CONTEXT_MEM/U87/Y (AND2X4_LVT)                   0.0704   1.0000            0.1368     1.9410 f
  I_CONTEXT_MEM/n177 (net)    11   5.0441 
  I_CONTEXT_MEM/U184/A1 (AOI22X1_LVT)       0.0000   0.0704   1.0000   0.0000   0.0000     1.9410 f
  I_CONTEXT_MEM/U184/Y (AOI22X1_LVT)                 0.0401   1.0000            0.1825     2.1235 r
  I_CONTEXT_MEM/n167 (net)     1   1.3627 
  I_CONTEXT_MEM/ZBUF_2_inst_23625/A (NBUFFX8_RVT)
                                            0.0000   0.0401   1.0000   0.0000   0.0000     2.1235 r
  I_CONTEXT_MEM/ZBUF_2_inst_23625/Y (NBUFFX8_RVT)    0.0478   1.0000            0.0979     2.2214 r
  I_CONTEXT_MEM/ZBUF_2_113 (net)
                               1   0.4925 
  I_CONTEXT_MEM/U186/A2 (NAND3X2_LVT)       0.0000   0.0478   1.0000   0.0000   0.0000     2.2214 r
  I_CONTEXT_MEM/U186/Y (NAND3X2_LVT)                 0.0401   1.0000            0.1364     2.3578 f
  I_CONTEXT_MEM/pci_context_data[22] (net)
                               2   2.5682 
  I_RISC_CORE/Instrn_22__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0401   1.0000   0.0000   0.0000     2.3578 f
  I_RISC_CORE/Instrn_22__UPF_LS/Y (LSUPX4_LVT)       0.0373   1.0000            0.2690     2.6268 f
  I_RISC_CORE/n[1338] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/D (SDFFX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     2.6268 f
  data arrival time                                                                        2.6268

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.0012     3.4808
  clock uncertainty                                                            -0.1000     3.3808
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)                          3.3808 r
  library setup time                                          1.0000           -1.2087     2.1722
  data required time                                                                       2.1722
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1722
  data arrival time                                                                       -2.6268
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4546


  Startpoint: I_PARSER/out_bus_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0454     1.0454
  I_PARSER/out_bus_reg_5_/CLK (SDFFARX1_LVT)         0.0657                     0.0000     1.0454 r
  I_PARSER/out_bus_reg_5_/Q (SDFFARX1_LVT)           0.0513   1.0000            0.3281     1.3736 f
  I_PARSER/risc_Instrn_lo[5] (net)
                               2   1.0219 
  I_PARSER/U777/A1 (OR2X2_LVT)              0.0000   0.0513   1.0000   0.0000   0.0000     1.3736 f
  I_PARSER/U777/Y (OR2X2_LVT)                        0.0593   1.0000            0.1420     1.5156 f
  I_PARSER/context_cmd[1] (net)
                               2   7.0933 
  I_CONTEXT_MEM/HFSBUF_952_1823/A (NBUFFX16_LVT)
                                            0.0000   0.0593   1.0000   0.0000   0.0000     1.5156 f
  I_CONTEXT_MEM/HFSBUF_952_1823/Y (NBUFFX16_LVT)     0.0404   1.0000            0.1027     1.6183 f
  I_CONTEXT_MEM/HFSNET_61 (net)
                               8   3.9275 
  I_CONTEXT_MEM/U10/A1 (OA22X1_RVT)         0.0000   0.0404   1.0000   0.0000   0.0000     1.6183 f
  I_CONTEXT_MEM/U10/Y (OA22X1_RVT)                   0.1058   1.0000            0.3059     1.9241 f
  I_CONTEXT_MEM/n22 (net)      1   0.4716 
  I_CONTEXT_MEM/U13/A2 (OA22X1_LVT)         0.0000   0.1058   1.0000   0.0000   0.0000     1.9241 f
  I_CONTEXT_MEM/U13/Y (OA22X1_LVT)                   0.0542   1.0000            0.1616     2.0857 f
  I_CONTEXT_MEM/n208 (net)     1   0.6567 
  I_CONTEXT_MEM/U18/A (NBUFFX4_LVT)         0.0000   0.0542   1.0000   0.0000   0.0000     2.0857 f
  I_CONTEXT_MEM/U18/Y (NBUFFX4_LVT)                  0.0375   1.0000            0.0954     2.1811 f
  I_CONTEXT_MEM/n25 (net)      1   0.4997 
  I_CONTEXT_MEM/U16/A1 (AO21X1_LVT)         0.0000   0.0375   1.0000   0.0000   0.0000     2.1811 f
  I_CONTEXT_MEM/U16/Y (AO21X1_LVT)                   0.0534   1.0000            0.1334     2.3145 f
  I_CONTEXT_MEM/pci_context_data[21] (net)
                               2   2.4735 
  I_RISC_CORE/Instrn_21__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0534   1.0000   0.0000   0.0000     2.3145 f
  I_RISC_CORE/Instrn_21__UPF_LS/Y (LSUPX4_LVT)       0.0372   1.0000            0.2782     2.5927 f
  I_RISC_CORE/n[1339] (net)    1   0.3973 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/D (SDFFX2_HVT)
                                            0.0000   0.0372   1.0000   0.0000   0.0000     2.5927 f
  data arrival time                                                                        2.5927

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.0012     3.4808
  clock uncertainty                                                            -0.1000     3.3808
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX2_HVT)                          3.3808 r
  library setup time                                          1.0000           -1.2291     2.1517
  data required time                                                                       2.1517
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1517
  data arrival time                                                                       -2.5927
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4409


  Startpoint: I_PARSER/out_bus_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0454     1.0454
  I_PARSER/out_bus_reg_8_/CLK (SDFFARX1_LVT)         0.0657                     0.0000     1.0454 r
  I_PARSER/out_bus_reg_8_/Q (SDFFARX1_LVT)           0.0534   1.0000            0.3309     1.3763 f
  I_PARSER/HFSNET_9 (net)      1   1.2634 
  ZBUF_58_inst_54459/A (NBUFFX8_LVT)        0.0000   0.0534   1.0000   0.0000   0.0000     1.3763 f
  ZBUF_58_inst_54459/Y (NBUFFX8_LVT)                 0.0487   1.0000            0.1083     1.4846 f
  ZBUF_58_82 (net)             3  12.2007 
  I_PARSER/HFSINV_25474_1891/A (INVX16_LVT)
                                            0.0000   0.0487   1.0000   0.0000   0.0000     1.4846 f
  I_PARSER/HFSINV_25474_1891/Y (INVX16_LVT)          0.0292   1.0000            0.0385     1.5232 r
  I_PARSER/HFSNET_7 (net)     12  10.9623 
  ctmTdsLR_1_54743/A (INVX8_LVT)            0.0000   0.0292   1.0000   0.0000   0.0000     1.5232 r
  ctmTdsLR_1_54743/Y (INVX8_LVT)                     0.0179   1.0000            0.0177     1.5408 f
  HFSNET_293 (net)            10   4.2132 
  I_PARSER/U779/A1 (NAND2X4_LVT)            0.0000   0.0179   1.0000   0.0000   0.0000     1.5408 f
  I_PARSER/U779/Y (NAND2X4_LVT)                      0.0687   1.0000            0.1367     1.6775 r
  I_PARSER/context_en (net)    2  12.5089 
  I_CONTEXT_MEM/HFSINV_1468_1804/A (INVX16_LVT)
                                            0.0000   0.0687   1.0000   0.0000   0.0000     1.6775 r
  I_CONTEXT_MEM/HFSINV_1468_1804/Y (INVX16_LVT)      0.0346   1.0000            0.0254     1.7030 f
  I_CONTEXT_MEM/HFSNET_59 (net)
                               5  12.6287 
  I_CONTEXT_MEM/ZBUF_1376_inst_2289/A (NBUFFX4_LVT)
                                            0.0000   0.0346   1.0000   0.0000   0.0000     1.7030 f
  I_CONTEXT_MEM/ZBUF_1376_inst_2289/Y (NBUFFX4_LVT)
                                                     0.0530   1.0000            0.1012     1.8042 f
  I_CONTEXT_MEM/ZBUF_1376_7 (net)
                              13   6.6876 
  I_CONTEXT_MEM/U87/A1 (AND2X4_LVT)         0.0000   0.0530   1.0000   0.0000   0.0000     1.8042 f
  I_CONTEXT_MEM/U87/Y (AND2X4_LVT)                   0.0704   1.0000            0.1368     1.9410 f
  I_CONTEXT_MEM/n177 (net)    11   5.0441 
  I_CONTEXT_MEM/U176/A1 (AOI22X1_LVT)       0.0000   0.0704   1.0000   0.0000   0.0000     1.9410 f
  I_CONTEXT_MEM/U176/Y (AOI22X1_LVT)                 0.0409   1.0000            0.1830     2.1240 r
  I_CONTEXT_MEM/n160 (net)     1   1.4200 
  I_CONTEXT_MEM/ZBUF_2_inst_55054/A (NBUFFX8_LVT)
                                            0.0000   0.0409   1.0000   0.0000   0.0000     2.1240 r
  I_CONTEXT_MEM/ZBUF_2_inst_55054/Y (NBUFFX8_LVT)    0.0312   1.0000            0.0714     2.1954 r
  I_CONTEXT_MEM/ZBUF_2_94 (net)
                               1   0.5620 
  I_CONTEXT_MEM/U178/A2 (NAND3X0_LVT)       0.0000   0.0312   1.0000   0.0000   0.0000     2.1954 r
  I_CONTEXT_MEM/U178/Y (NAND3X0_LVT)                 0.1071   1.0000            0.0912     2.2866 f
  I_CONTEXT_MEM/pci_context_data[19] (net)
                               3   2.3299 
  I_RISC_CORE/Instrn_19__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.1071   1.0000   0.0000   0.0000     2.2866 f
  I_RISC_CORE/Instrn_19__UPF_LS/Y (LSUPX4_LVT)       0.0372   1.0000            0.3173     2.6039 f
  I_RISC_CORE/n[1341] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/D (SDFFX1_HVT)
                                            0.0000   0.0372   1.0000   0.0000   0.0000     2.6039 f
  data arrival time                                                                        2.6039

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.0012     3.4808
  clock uncertainty                                                            -0.1000     3.3808
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX1_HVT)                          3.3808 r
  library setup time                                          1.0000           -1.2087     2.1722
  data required time                                                                       2.1722
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1722
  data arrival time                                                                       -2.6039
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4317


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[3] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[3] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_140/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_140/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_140 (net)
                               1   0.9037 
  I_RISC_CORE/U186/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U186/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5398 f
  I_RISC_CORE/RESULT_DATA[3] (net)
                               2   0.7793 
  RESULT_DATA_3__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5398 f
  RESULT_DATA_3__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4040     4.9438 f
  n405 (net)                   2   0.8935 
  U368/A4 (AO22X1_RVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9438 f
  U368/Y (AO22X1_RVT)                                0.0798   1.0000            0.2362     5.1800 f
  n255 (net)                   1   0.4825 
  U389/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1800 f
  U389/Y (INVX0_HVT)                                 0.0724   1.0000            0.0975     5.2775 r
  n596 (net)                   1   0.4022 
  U371/A2 (NAND3X4_HVT)                     0.0000   0.0724   1.0000   0.0000   0.0000     5.2775 r
  U371/Y (NAND3X4_HVT)                               0.2144   1.0000            0.7957     6.0732 f
  n679 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[3] (SRAM2RW32x4)
                                            0.0000   0.2144   1.0000   0.0000   0.0000     6.0732 f
  data arrival time                                                                        6.0732

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.0855     5.6436
  data required time                                                                       5.6436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6436
  data arrival time                                                                       -6.0732
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4297


  Startpoint: I_PARSER/out_bus_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0454     1.0454
  I_PARSER/out_bus_reg_8_/CLK (SDFFARX1_LVT)         0.0657                     0.0000     1.0454 r
  I_PARSER/out_bus_reg_8_/Q (SDFFARX1_LVT)           0.0534   1.0000            0.3309     1.3763 f
  I_PARSER/HFSNET_9 (net)      1   1.2634 
  ZBUF_58_inst_54459/A (NBUFFX8_LVT)        0.0000   0.0534   1.0000   0.0000   0.0000     1.3763 f
  ZBUF_58_inst_54459/Y (NBUFFX8_LVT)                 0.0487   1.0000            0.1083     1.4846 f
  ZBUF_58_82 (net)             3  12.2007 
  I_PARSER/HFSINV_25474_1891/A (INVX16_LVT)
                                            0.0000   0.0487   1.0000   0.0000   0.0000     1.4846 f
  I_PARSER/HFSINV_25474_1891/Y (INVX16_LVT)          0.0292   1.0000            0.0385     1.5232 r
  I_PARSER/HFSNET_7 (net)     12  10.9623 
  ctmTdsLR_1_54743/A (INVX8_LVT)            0.0000   0.0292   1.0000   0.0000   0.0000     1.5232 r
  ctmTdsLR_1_54743/Y (INVX8_LVT)                     0.0179   1.0000            0.0177     1.5408 f
  HFSNET_293 (net)            10   4.2132 
  I_PARSER/U779/A1 (NAND2X4_LVT)            0.0000   0.0179   1.0000   0.0000   0.0000     1.5408 f
  I_PARSER/U779/Y (NAND2X4_LVT)                      0.0687   1.0000            0.1367     1.6775 r
  I_PARSER/context_en (net)    2  12.5089 
  I_CONTEXT_MEM/HFSINV_1468_1804/A (INVX16_LVT)
                                            0.0000   0.0687   1.0000   0.0000   0.0000     1.6775 r
  I_CONTEXT_MEM/HFSINV_1468_1804/Y (INVX16_LVT)      0.0346   1.0000            0.0254     1.7030 f
  I_CONTEXT_MEM/HFSNET_59 (net)
                               5  12.6287 
  I_CONTEXT_MEM/ZBUF_1376_inst_2289/A (NBUFFX4_LVT)
                                            0.0000   0.0346   1.0000   0.0000   0.0000     1.7030 f
  I_CONTEXT_MEM/ZBUF_1376_inst_2289/Y (NBUFFX4_LVT)
                                                     0.0530   1.0000            0.1012     1.8042 f
  I_CONTEXT_MEM/ZBUF_1376_7 (net)
                              13   6.6876 
  I_CONTEXT_MEM/U87/A1 (AND2X4_LVT)         0.0000   0.0530   1.0000   0.0000   0.0000     1.8042 f
  I_CONTEXT_MEM/U87/Y (AND2X4_LVT)                   0.0704   1.0000            0.1368     1.9410 f
  I_CONTEXT_MEM/n177 (net)    11   5.0441 
  I_CONTEXT_MEM/U168/A1 (AOI22X1_LVT)       0.0000   0.0704   1.0000   0.0000   0.0000     1.9410 f
  I_CONTEXT_MEM/U168/Y (AOI22X1_LVT)                 0.0409   1.0000            0.1830     2.1240 r
  I_CONTEXT_MEM/n153 (net)     1   1.4200 
  I_CONTEXT_MEM/ZBUF_2_inst_54458/A (NBUFFX8_LVT)
                                            0.0000   0.0409   1.0000   0.0000   0.0000     2.1240 r
  I_CONTEXT_MEM/ZBUF_2_inst_54458/Y (NBUFFX8_LVT)    0.0310   1.0000            0.0712     2.1953 r
  I_CONTEXT_MEM/ZBUF_2_82 (net)
                               1   0.4925 
  I_CONTEXT_MEM/U170/A2 (NAND3X2_LVT)       0.0000   0.0310   1.0000   0.0000   0.0000     2.1953 r
  I_CONTEXT_MEM/U170/Y (NAND3X2_LVT)                 0.0413   1.0000            0.1322     2.3275 f
  I_CONTEXT_MEM/pci_context_data[17] (net)
                               3   2.9748 
  I_RISC_CORE/Instrn_17__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0413   1.0000   0.0000   0.0000     2.3275 f
  I_RISC_CORE/Instrn_17__UPF_LS/Y (LSUPX4_LVT)       0.0373   1.0000            0.2698     2.5973 f
  I_RISC_CORE/n[1343] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/D (SDFFX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     2.5973 f
  data arrival time                                                                        2.5973

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.0012     3.4808
  clock uncertainty                                                            -0.1000     3.3808
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)                          3.3808 r
  library setup time                                          1.0000           -1.2087     2.1722
  data required time                                                                       2.1722
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1722
  data arrival time                                                                       -2.5973
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4252


  Startpoint: I_PARSER/out_bus_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0454     1.0454
  I_PARSER/out_bus_reg_4_/CLK (SDFFARX1_LVT)         0.0657                     0.0000     1.0454 r
  I_PARSER/out_bus_reg_4_/Q (SDFFARX1_LVT)           0.0640   1.0000            0.3836     1.4291 r
  I_PARSER/risc_Instrn_lo[4] (net)
                               2   1.0783 
  I_PARSER/U778/A1 (OR2X2_LVT)              0.0000   0.0640   1.0000   0.0000   0.0000     1.4291 r
  I_PARSER/U778/Y (OR2X2_LVT)                        0.0458   1.0000            0.0959     1.5250 r
  I_PARSER/context_cmd[0] (net)
                               2   2.8349 
  I_CONTEXT_MEM/HFSINV_1144_1832/A (IBUFFX16_LVT)
                                            0.0000   0.0458   1.0000   0.0000   0.0000     1.5250 r
  I_CONTEXT_MEM/HFSINV_1144_1832/Y (IBUFFX16_LVT)    0.0414   1.0000            0.1279     1.6529 f
  I_CONTEXT_MEM/HFSNET_62 (net)
                               5   2.1643 
  I_CONTEXT_MEM/U26/A1 (AND2X2_LVT)         0.0000   0.0414   1.0000   0.0000   0.0000     1.6529 f
  I_CONTEXT_MEM/U26/Y (AND2X2_LVT)                   0.0563   1.0000            0.1108     1.7637 f
  I_CONTEXT_MEM/n132 (net)     8   3.9496 
  I_CONTEXT_MEM/U323/A1 (AND2X1_LVT)        0.0000   0.0563   1.0000   0.0000   0.0000     1.7637 f
  I_CONTEXT_MEM/U323/Y (AND2X1_LVT)                  0.0325   1.0000            0.0897     1.8534 f
  I_CONTEXT_MEM/n200 (net)     1   0.7588 
  I_CONTEXT_MEM/ZINV_397_inst_54346/A (INVX1_LVT)
                                            0.0000   0.0325   1.0000   0.0000   0.0000     1.8534 f
  I_CONTEXT_MEM/ZINV_397_inst_54346/Y (INVX1_LVT)    0.0995   1.0000            0.0788     1.9321 r
  I_CONTEXT_MEM/ZINV_397_70 (net)
                               2   5.4618 
  I_CONTEXT_MEM/ZINV_134_inst_54345/A (INVX4_LVT)
                                            0.0000   0.0995   1.0000   0.0000   0.0000     1.9321 r
  I_CONTEXT_MEM/ZINV_134_inst_54345/Y (INVX4_LVT)    0.0461   1.0000            0.0285     1.9606 f
  I_CONTEXT_MEM/ZINV_134_70 (net)
                               6   3.2701 
  I_CONTEXT_MEM/U28/A3 (AOI22X1_LVT)        0.0000   0.0461   1.0000   0.0000   0.0000     1.9606 f
  I_CONTEXT_MEM/U28/Y (AOI22X1_LVT)                  0.0409   1.0000            0.1260     2.0866 r
  I_CONTEXT_MEM/n216 (net)     1   1.4200 
  I_CONTEXT_MEM/ZBUF_2_inst_2275/A (NBUFFX8_LVT)
                                            0.0000   0.0409   1.0000   0.0000   0.0000     2.0866 r
  I_CONTEXT_MEM/ZBUF_2_inst_2275/Y (NBUFFX8_LVT)     0.0314   1.0000            0.0716     2.1582 r
  I_CONTEXT_MEM/ZBUF_2_5 (net)
                               1   0.6798 
  I_CONTEXT_MEM/U36/A1 (NAND4X0_LVT)        0.0000   0.0314   1.0000   0.0000   0.0000     2.1582 r
  I_CONTEXT_MEM/U36/Y (NAND4X0_LVT)                  0.0647   1.0000            0.0520     2.2102 f
  I_CONTEXT_MEM/pci_context_data[25] (net)
                               1   0.5312 
  ZBUF_37_inst_55059/A (NBUFFX2_LVT)        0.0000   0.0647   1.0000   0.0000   0.0000     2.2102 f
  ZBUF_37_inst_55059/Y (NBUFFX2_LVT)                 0.0328   1.0000            0.0903     2.3005 f
  ZBUF_37_94 (net)             2   1.8286 
  I_RISC_CORE/Instrn_25__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0328   1.0000   0.0000   0.0000     2.3005 f
  I_RISC_CORE/Instrn_25__UPF_LS/Y (LSUPX4_LVT)       0.0373   1.0000            0.2640     2.5645 f
  I_RISC_CORE/n[1335] (net)    1   0.3973 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/D (SDFFX2_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     2.5645 f
  data arrival time                                                                        2.5645

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.0012     3.4808
  clock uncertainty                                                            -0.1000     3.3808
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)                          3.3808 r
  library setup time                                          1.0000           -1.2291     2.1517
  data required time                                                                       2.1517
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1517
  data arrival time                                                                       -2.5645
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4128


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3290   1.0000            0.7752     1.7982 f
  I_RISC_CORE/n1294 (net)      2   2.7878 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3290   1.0000   0.0000   0.0000     1.7982 f
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2636   1.0000            0.3627     2.1609 r
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.4790 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2636   1.0000   0.0000   0.0000     2.1609 r
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1642   1.0000            0.2503     2.4112 f
  I_RISC_CORE/HFSNET_9 (net)  19   8.4442 
  I_RISC_CORE/U232/A1 (AOI222X1_HVT)        0.0000   0.1642   1.0000   0.0000   0.0000     2.4112 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0500     3.4612 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23704/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.4612 r
  I_RISC_CORE/ZBUF_81_inst_23704/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.7435 r
  I_RISC_CORE/ZBUF_81_121 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.7435 r
  data arrival time                                                                        3.7435

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0101     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.7435
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4104


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3290   1.0000            0.7752     1.7982 f
  I_RISC_CORE/n1294 (net)      2   2.7878 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3290   1.0000   0.0000   0.0000     1.7982 f
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2636   1.0000            0.3627     2.1609 r
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.4790 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2636   1.0000   0.0000   0.0000     2.1609 r
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1642   1.0000            0.2503     2.4112 f
  I_RISC_CORE/HFSNET_9 (net)  19   8.4442 
  I_RISC_CORE/U232/A1 (AOI222X1_HVT)        0.0000   0.1642   1.0000   0.0000   0.0000     2.4112 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0500     3.4612 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23704/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.4612 r
  I_RISC_CORE/ZBUF_81_inst_23704/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.7435 r
  I_RISC_CORE/ZBUF_81_121 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.7435 r
  data arrival time                                                                        3.7435

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0101     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.7435
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4104


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3290   1.0000            0.7752     1.7982 f
  I_RISC_CORE/n1294 (net)      2   2.7878 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3290   1.0000   0.0000   0.0000     1.7982 f
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2636   1.0000            0.3627     2.1609 r
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.4790 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2636   1.0000   0.0000   0.0000     2.1609 r
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1642   1.0000            0.2503     2.4112 f
  I_RISC_CORE/HFSNET_9 (net)  19   8.4442 
  I_RISC_CORE/U232/A1 (AOI222X1_HVT)        0.0000   0.1642   1.0000   0.0000   0.0000     2.4112 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0500     3.4612 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23704/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.4612 r
  I_RISC_CORE/ZBUF_81_inst_23704/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.7435 r
  I_RISC_CORE/ZBUF_81_121 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.7435 r
  data arrival time                                                                        3.7435

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0101     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.7435
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4104


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3290   1.0000            0.7752     1.7982 f
  I_RISC_CORE/n1294 (net)      2   2.7878 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3290   1.0000   0.0000   0.0000     1.7982 f
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2636   1.0000            0.3627     2.1609 r
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.4790 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2636   1.0000   0.0000   0.0000     2.1609 r
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1642   1.0000            0.2503     2.4112 f
  I_RISC_CORE/HFSNET_9 (net)  19   8.4442 
  I_RISC_CORE/U232/A1 (AOI222X1_HVT)        0.0000   0.1642   1.0000   0.0000   0.0000     2.4112 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0500     3.4612 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23704/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.4612 r
  I_RISC_CORE/ZBUF_81_inst_23704/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.7435 r
  I_RISC_CORE/ZBUF_81_121 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.7435 r
  data arrival time                                                                        3.7435

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0101     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.7435
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4104


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/pci_w_mux_select_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/Q (SDFFX1_HVT)
                                                     0.1781   1.0000            1.0153     4.6127 r
  I_RISC_CORE/Xecutng_Instrn[0] (net)
                               2   1.7686 
  Xecutng_Instrn_0__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1781   1.0000   0.0000   0.0000     4.6127 r
  Xecutng_Instrn_0__UPF_LS/Y (LSDNSSX4_LVT)          0.0546   1.0000            0.1111     4.7238 r
  n379 (net)                   6   2.9181 
  I_PARSER/U775/A1 (NAND3X1_HVT)            0.0000   0.0546   1.0000   0.0000   0.0000     4.7238 r
  I_PARSER/U775/Y (NAND3X1_HVT)                      0.1446   1.0000            0.6456     5.3694 f
  I_PARSER/N296 (net)          2   0.8547 
  I_PARSER/pci_w_mux_select_reg_0_/D (SDFFARX1_RVT)
                                            0.0000   0.1446   1.0000   0.0000   0.0000     5.3694 f
  data arrival time                                                                        5.3694

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9360     5.7360
  clock reconvergence pessimism                                                 0.0012     5.7373
  clock uncertainty                                                            -0.1000     5.6373
  I_PARSER/pci_w_mux_select_reg_0_/CLK (SDFFARX1_RVT)                                      5.6373 r
  library setup time                                          1.0000           -0.6754     4.9619
  data required time                                                                       4.9619
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9619
  data arrival time                                                                       -5.3694
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4075


  Startpoint: I_PARSER/out_bus_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0454     1.0454
  I_PARSER/out_bus_reg_4_/CLK (SDFFARX1_LVT)         0.0657                     0.0000     1.0454 r
  I_PARSER/out_bus_reg_4_/Q (SDFFARX1_LVT)           0.0640   1.0000            0.3836     1.4291 r
  I_PARSER/risc_Instrn_lo[4] (net)
                               2   1.0783 
  I_PARSER/U778/A1 (OR2X2_LVT)              0.0000   0.0640   1.0000   0.0000   0.0000     1.4291 r
  I_PARSER/U778/Y (OR2X2_LVT)                        0.0458   1.0000            0.0959     1.5250 r
  I_PARSER/context_cmd[0] (net)
                               2   2.8349 
  I_CONTEXT_MEM/HFSINV_1144_1832/A (IBUFFX16_LVT)
                                            0.0000   0.0458   1.0000   0.0000   0.0000     1.5250 r
  I_CONTEXT_MEM/HFSINV_1144_1832/Y (IBUFFX16_LVT)    0.0414   1.0000            0.1279     1.6529 f
  I_CONTEXT_MEM/HFSNET_62 (net)
                               5   2.1643 
  I_CONTEXT_MEM/U26/A1 (AND2X2_LVT)         0.0000   0.0414   1.0000   0.0000   0.0000     1.6529 f
  I_CONTEXT_MEM/U26/Y (AND2X2_LVT)                   0.0563   1.0000            0.1108     1.7637 f
  I_CONTEXT_MEM/n132 (net)     8   3.9496 
  I_CONTEXT_MEM/U323/A1 (AND2X1_LVT)        0.0000   0.0563   1.0000   0.0000   0.0000     1.7637 f
  I_CONTEXT_MEM/U323/Y (AND2X1_LVT)                  0.0325   1.0000            0.0897     1.8534 f
  I_CONTEXT_MEM/n200 (net)     1   0.7588 
  I_CONTEXT_MEM/ZINV_397_inst_54346/A (INVX1_LVT)
                                            0.0000   0.0325   1.0000   0.0000   0.0000     1.8534 f
  I_CONTEXT_MEM/ZINV_397_inst_54346/Y (INVX1_LVT)    0.0995   1.0000            0.0788     1.9321 r
  I_CONTEXT_MEM/ZINV_397_70 (net)
                               2   5.4618 
  I_CONTEXT_MEM/ZINV_317_inst_54344/A (INVX4_LVT)
                                            0.0000   0.0995   1.0000   0.0000   0.0000     1.9321 r
  I_CONTEXT_MEM/ZINV_317_inst_54344/Y (INVX4_LVT)    0.0474   1.0000            0.0308     1.9629 f
  I_CONTEXT_MEM/ZINV_317_70 (net)
                               7   3.8183 
  I_CONTEXT_MEM/U155/A3 (AOI22X1_LVT)       0.0000   0.0474   1.0000   0.0000   0.0000     1.9629 f
  I_CONTEXT_MEM/U155/Y (AOI22X1_LVT)                 0.0327   1.0000            0.1206     2.0835 r
  I_CONTEXT_MEM/n141 (net)     1   0.7795 
  I_CONTEXT_MEM/ZINV_27_inst_2274/A (INVX1_LVT)
                                            0.0000   0.0327   1.0000   0.0000   0.0000     2.0835 r
  I_CONTEXT_MEM/ZINV_27_inst_2274/Y (INVX1_LVT)      0.0345   1.0000            0.0349     2.1184 f
  I_CONTEXT_MEM/ZINV_27_5 (net)
                               1   2.6848 
  I_CONTEXT_MEM/ZINV_4_inst_2273/A (INVX4_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     2.1184 f
  I_CONTEXT_MEM/ZINV_4_inst_2273/Y (INVX4_LVT)       0.0197   1.0000            0.0284     2.1468 r
  I_CONTEXT_MEM/ZINV_4_5 (net)
                               1   0.6221 
  I_CONTEXT_MEM/U158/A1 (NAND3X0_LVT)       0.0000   0.0197   1.0000   0.0000   0.0000     2.1468 r
  I_CONTEXT_MEM/U158/Y (NAND3X0_LVT)                 0.0717   1.0000            0.0571     2.2039 f
  I_CONTEXT_MEM/pci_context_data[10] (net)
                               1   1.2634 
  ZBUF_22_inst_55058/A (NBUFFX8_LVT)        0.0000   0.0717   1.0000   0.0000   0.0000     2.2039 f
  ZBUF_22_inst_55058/Y (NBUFFX8_LVT)                 0.0364   1.0000            0.1049     2.3088 f
  ZBUF_22_94 (net)             2   1.8286 
  I_RISC_CORE/Instrn_10__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.0364   1.0000   0.0000   0.0000     2.3088 f
  I_RISC_CORE/Instrn_10__UPF_LS/Y (LSUPX4_LVT)       0.0373   1.0000            0.2665     2.5753 f
  I_RISC_CORE/n[1350] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/D (SDFFX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     2.5753 f
  data arrival time                                                                        2.5753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.0012     3.4808
  clock uncertainty                                                            -0.1000     3.3808
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)                          3.3808 r
  library setup time                                          1.0000           -1.2087     2.1721
  data required time                                                                       2.1721
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1721
  data arrival time                                                                       -2.5753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4031


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0599     4.6574 f
  I_RISC_CORE/n762 (net)       1   0.4533 
  I_RISC_CORE/U43/A (NBUFFX2_HVT)           0.0000   0.1423   1.0000   0.0000   0.0000     4.6574 f
  I_RISC_CORE/U43/Y (NBUFFX2_HVT)                    0.1576   1.0000            0.3204     4.9778 f
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.1778 
  Xecutng_Instrn_7__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1576   1.0000   0.0000   0.0000     4.9778 f
  Xecutng_Instrn_7__UPF_LS/Y (LSDNSSX4_LVT)          0.0480   1.0000            0.1856     5.1634 f
  n372 (net)                   4   2.2073 
  I_PARSER/U744/A1 (AO22X1_RVT)             0.0000   0.0480   1.0000   0.0000   0.0000     5.1634 f
  I_PARSER/U744/Y (AO22X1_RVT)                       0.0790   1.0000            0.2569     5.4204 f
  I_PARSER/n506 (net)          1   0.4297 
  I_PARSER/i_reg_reg_9_/D (SDFFX1_RVT)      0.0000   0.0790   1.0000   0.0000   0.0000     5.4204 f
  data arrival time                                                                        5.4204

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9360     5.7360
  clock reconvergence pessimism                                                 0.0012     5.7373
  clock uncertainty                                                            -0.1000     5.6373
  I_PARSER/i_reg_reg_9_/CLK (SDFFX1_RVT)                                                   5.6373 r
  library setup time                                          1.0000           -0.6119     5.0254
  data required time                                                                       5.0254
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.0254
  data arrival time                                                                       -5.4204
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3950


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1986   1.0000            1.2447     4.8422 f
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.2286 
  Xecutng_Instrn_4__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1986   1.0000   0.0000   0.0000     4.8422 f
  Xecutng_Instrn_4__UPF_LS/Y (LSDNSSX4_RVT)          0.1487   1.0000            0.3795     5.2217 f
  n375 (net)                   4   1.7121 
  U250/A2 (AO22X1_HVT)                      0.0000   0.1487   1.0000   0.0000   0.0000     5.2217 f
  U250/Y (AO22X1_HVT)                                0.1802   1.0000            0.6127     5.8344 f
  n751 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_23_137/A (NBUFFX8_HVT)
                                            0.0000   0.1802   1.0000   0.0000   0.0000     5.8344 f
  I_SDRAM_TOP/HFSBUF_23_137/Y (NBUFFX8_HVT)          0.1100   1.0000            0.3007     6.1351 f
  I_SDRAM_TOP/HFSNET_44 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[4] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.1351 f
  data arrival time                                                                        6.1351

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1168     5.7442
  data required time                                                                       5.7442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7442
  data arrival time                                                                       -6.1351
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3909


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/Q (SDFFX2_HVT)
                                                     0.1879   1.0000            1.2289     4.8263 f
  I_RISC_CORE/Xecutng_Instrn[12] (net)
                               4   1.5668 
  Xecutng_Instrn_12__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1879   1.0000   0.0000   0.0000     4.8263 f
  Xecutng_Instrn_12__UPF_LS/Y (LSDNSSX4_RVT)         0.1517   1.0000            0.3752     5.2015 f
  n367 (net)                   3   2.1884 
  U242/A2 (AO22X1_HVT)                      0.0000   0.1517   1.0000   0.0000   0.0000     5.2015 f
  U242/Y (AO22X1_HVT)                                0.1802   1.0000            0.6152     5.8167 f
  n759 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_185/A (NBUFFX8_HVT)
                                            0.0000   0.1802   1.0000   0.0000   0.0000     5.8167 f
  I_SDRAM_TOP/HFSBUF_4_185/Y (NBUFFX8_HVT)           0.1100   1.0000            0.3007     6.1174 f
  I_SDRAM_TOP/HFSNET_76 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[12] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.1174 f
  data arrival time                                                                        6.1174

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1168     5.7442
  data required time                                                                       5.7442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7442
  data arrival time                                                                       -6.1174
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3732


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5612 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5612 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8411 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8411 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9735 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9735 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6278 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6278 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7928 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U377/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7928 r
  I_RISC_CORE/U377/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3078 r
  I_RISC_CORE/Addr_A[0] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_63_inst_23790/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3078 r
  I_RISC_CORE/ZBUF_63_inst_23790/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6442 r
  I_RISC_CORE/ZBUF_63_133 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[0] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6442 r
  data arrival time                                                                        3.6442

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0101     3.3171
  data required time                                                                       3.3171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3171
  data arrival time                                                                       -3.6442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5612 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5612 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8411 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8411 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9735 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9735 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6278 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6278 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7928 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U375/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7928 r
  I_RISC_CORE/U375/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3078 r
  I_RISC_CORE/n791 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23753/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3078 r
  I_RISC_CORE/ZBUF_37_inst_23753/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6442 r
  I_RISC_CORE/ZBUF_37_128 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[2] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6442 r
  data arrival time                                                                        3.6442

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0101     3.3171
  data required time                                                                       3.3171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3171
  data arrival time                                                                       -3.6442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5612 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5612 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8411 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8411 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9735 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9735 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6278 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6278 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7928 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U377/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7928 r
  I_RISC_CORE/U377/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3078 r
  I_RISC_CORE/Addr_A[0] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_63_inst_23790/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3078 r
  I_RISC_CORE/ZBUF_63_inst_23790/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6442 r
  I_RISC_CORE/ZBUF_63_133 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[0] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6442 r
  data arrival time                                                                        3.6442

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0101     3.3171
  data required time                                                                       3.3171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3171
  data arrival time                                                                       -3.6442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5612 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5612 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8411 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8411 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9735 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9735 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6278 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6278 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7928 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U375/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7928 r
  I_RISC_CORE/U375/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3078 r
  I_RISC_CORE/n791 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23753/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3078 r
  I_RISC_CORE/ZBUF_37_inst_23753/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6442 r
  I_RISC_CORE/ZBUF_37_128 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[2] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6442 r
  data arrival time                                                                        3.6442

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0101     3.3171
  data required time                                                                       3.3171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3171
  data arrival time                                                                       -3.6442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5612 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5612 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8411 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8411 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9735 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9735 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6278 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6278 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7928 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U372/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7928 r
  I_RISC_CORE/U372/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3078 r
  I_RISC_CORE/Addr_A[5] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23544/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3078 r
  I_RISC_CORE/ZBUF_37_inst_23544/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6442 r
  I_RISC_CORE/ZBUF_37_102 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[5] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6442 r
  data arrival time                                                                        3.6442

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0101     3.3171
  data required time                                                                       3.3171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3171
  data arrival time                                                                       -3.6442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5612 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5612 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8411 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8411 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9735 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9735 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6278 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6278 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7928 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U372/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7928 r
  I_RISC_CORE/U372/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3078 r
  I_RISC_CORE/Addr_A[5] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23544/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3078 r
  I_RISC_CORE/ZBUF_37_inst_23544/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6442 r
  I_RISC_CORE/ZBUF_37_102 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[5] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6442 r
  data arrival time                                                                        3.6442

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0101     3.3171
  data required time                                                                       3.3171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3171
  data arrival time                                                                       -3.6442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5612 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5612 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8411 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8411 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9735 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9735 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6278 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6278 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7928 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U374/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7928 r
  I_RISC_CORE/U374/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3078 r
  I_RISC_CORE/Addr_A[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23645/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3078 r
  I_RISC_CORE/ZBUF_37_inst_23645/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6442 r
  I_RISC_CORE/ZBUF_37_114 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[3] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6442 r
  data arrival time                                                                        3.6442

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0101     3.3171
  data required time                                                                       3.3171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3171
  data arrival time                                                                       -3.6442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5612 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5612 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8411 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8411 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9735 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9735 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6278 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6278 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7928 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U374/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7928 r
  I_RISC_CORE/U374/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3078 r
  I_RISC_CORE/Addr_A[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23645/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3078 r
  I_RISC_CORE/ZBUF_37_inst_23645/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6442 r
  I_RISC_CORE/ZBUF_37_114 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[3] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6442 r
  data arrival time                                                                        3.6442

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0101     3.3171
  data required time                                                                       3.3171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3171
  data arrival time                                                                       -3.6442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5612 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5612 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8411 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8411 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9735 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9735 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6278 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6278 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7928 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U373/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7928 r
  I_RISC_CORE/U373/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3078 r
  I_RISC_CORE/n714 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23819/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3078 r
  I_RISC_CORE/ZBUF_37_inst_23819/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6442 r
  I_RISC_CORE/ZBUF_37_136 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[4] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6442 r
  data arrival time                                                                        3.6442

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0101     3.3171
  data required time                                                                       3.3171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3171
  data arrival time                                                                       -3.6442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5612 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5612 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8411 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8411 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9735 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9735 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6278 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6278 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7928 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U371/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7928 r
  I_RISC_CORE/U371/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3078 r
  I_RISC_CORE/Addr_A[6] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23847/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3078 r
  I_RISC_CORE/ZBUF_37_inst_23847/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6442 r
  I_RISC_CORE/ZBUF_37_140 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[6] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6442 r
  data arrival time                                                                        3.6442

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0101     3.3171
  data required time                                                                       3.3171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3171
  data arrival time                                                                       -3.6442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5612 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5612 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8411 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8411 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9735 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9735 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6278 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6278 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7928 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U373/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7928 r
  I_RISC_CORE/U373/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3078 r
  I_RISC_CORE/n714 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23819/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3078 r
  I_RISC_CORE/ZBUF_37_inst_23819/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6442 r
  I_RISC_CORE/ZBUF_37_136 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[4] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6442 r
  data arrival time                                                                        3.6442

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0101     3.3171
  data required time                                                                       3.3171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3171
  data arrival time                                                                       -3.6442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5612 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5612 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8411 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8411 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9735 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9735 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6278 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6278 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7928 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U371/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7928 r
  I_RISC_CORE/U371/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3078 r
  I_RISC_CORE/Addr_A[6] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_23847/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3078 r
  I_RISC_CORE/ZBUF_37_inst_23847/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6442 r
  I_RISC_CORE/ZBUF_37_140 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[6] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6442 r
  data arrival time                                                                        3.6442

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0101     3.3171
  data required time                                                                       3.3171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3171
  data arrival time                                                                       -3.6442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5612 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5612 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8411 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8411 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9735 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9735 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6278 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6278 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7928 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U376/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7928 r
  I_RISC_CORE/U376/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3078 r
  I_RISC_CORE/Addr_A[1] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_56_inst_23703/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3078 r
  I_RISC_CORE/ZBUF_56_inst_23703/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6442 r
  I_RISC_CORE/ZBUF_56_121 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[1] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6442 r
  data arrival time                                                                        3.6442

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0101     3.3171
  data required time                                                                       3.3171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3171
  data arrival time                                                                       -3.6442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/QN (SDFFX1_RVT)
                                                     0.1221   1.0000            0.3638     1.5612 r
  I_RISC_CORE/n1284 (net)      2   0.9336 
  I_RISC_CORE/U164/A2 (NAND2X1_RVT)         0.0000   0.1221   1.0000   0.0000   0.0000     1.5612 r
  I_RISC_CORE/U164/Y (NAND2X1_RVT)                   0.0826   1.0000            0.2799     1.8411 f
  I_RISC_CORE/n117 (net)       6   2.7537 
  I_RISC_CORE/U465/A (INVX1_HVT)            0.0000   0.0826   1.0000   0.0000   0.0000     1.8411 f
  I_RISC_CORE/U465/Y (INVX1_HVT)                     0.1459   1.0000            0.1323     1.9735 r
  I_RISC_CORE/n1381 (net)      5   2.2739 
  I_RISC_CORE/U208/A2 (NAND2X4_HVT)         0.0000   0.1459   1.0000   0.0000   0.0000     1.9735 r
  I_RISC_CORE/U208/Y (NAND2X4_HVT)                   0.1832   1.0000            0.6543     2.6278 f
  I_RISC_CORE/n112 (net)       8   5.4037 
  I_RISC_CORE/U753/A (INVX4_HVT)            0.0000   0.1832   1.0000   0.0000   0.0000     2.6278 f
  I_RISC_CORE/U753/Y (INVX4_HVT)                     0.1000   1.0000            0.1650     2.7928 r
  I_RISC_CORE/n1394 (net)      8   3.2456 
  I_RISC_CORE/U376/A1 (AO22X1_HVT)          0.0000   0.1000   1.0000   0.0000   0.0000     2.7928 r
  I_RISC_CORE/U376/Y (AO22X1_HVT)                    0.1994   1.0000            0.5150     3.3078 r
  I_RISC_CORE/Addr_A[1] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_56_inst_23703/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3078 r
  I_RISC_CORE/ZBUF_56_inst_23703/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6442 r
  I_RISC_CORE/ZBUF_56_121 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[1] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6442 r
  data arrival time                                                                        3.6442

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0101     3.3171
  data required time                                                                       3.3171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3171
  data arrival time                                                                       -3.6442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3271


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[0] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[0] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_143/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_143/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_143 (net)
                               1   0.9037 
  I_RISC_CORE/U184/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U184/SO (HADDX1_HVT)                   0.2424   1.0000            0.8176     4.5447 f
  I_RISC_CORE/RESULT_DATA[0] (net)
                               2   0.8868 
  RESULT_DATA_0__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2424   1.0000   0.0000   0.0000     4.5447 f
  RESULT_DATA_0__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4068     4.9515 f
  n408 (net)                   2   0.8935 
  U374/A4 (AO22X1_RVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9515 f
  U374/Y (AO22X1_RVT)                                0.0798   1.0000            0.2362     5.1877 f
  n260 (net)                   1   0.4825 
  U387/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1877 f
  U387/Y (INVX0_HVT)                                 0.0719   1.0000            0.0972     5.2850 r
  n595 (net)                   1   0.3942 
  U377/A2 (NAND3X2_HVT)                     0.0000   0.0719   1.0000   0.0000   0.0000     5.2850 r
  U377/Y (NAND3X2_HVT)                               0.1401   1.0000            0.6905     5.9755 f
  n681 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     5.9755 f
  data arrival time                                                                        5.9755

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -5.9755
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3150


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[1] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[1] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_142/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_142/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_142 (net)
                               1   0.9037 
  I_RISC_CORE/U188/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U188/SO (HADDX1_HVT)                   0.2424   1.0000            0.8176     4.5447 f
  I_RISC_CORE/RESULT_DATA[1] (net)
                               2   0.8868 
  RESULT_DATA_1__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2424   1.0000   0.0000   0.0000     4.5447 f
  RESULT_DATA_1__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4068     4.9515 f
  n407 (net)                   2   0.8935 
  U380/A4 (AO22X1_RVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9515 f
  U380/Y (AO22X1_RVT)                                0.0798   1.0000            0.2362     5.1877 f
  n267 (net)                   1   0.4825 
  U384/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1877 f
  U384/Y (INVX0_HVT)                                 0.0719   1.0000            0.0972     5.2850 r
  n594 (net)                   1   0.3942 
  U383/A2 (NAND3X2_HVT)                     0.0000   0.0719   1.0000   0.0000   0.0000     5.2850 r
  U383/Y (NAND3X2_HVT)                               0.1401   1.0000            0.6905     5.9755 f
  n680 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     5.9755 f
  data arrival time                                                                        5.9755

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -5.9755
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3150


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[13] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[13] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_130/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_130/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_130 (net)
                               1   0.9037 
  I_RISC_CORE/U195/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U195/SO (HADDX1_HVT)                   0.2424   1.0000            0.8176     4.5447 f
  I_RISC_CORE/RESULT_DATA[13] (net)
                               2   0.8868 
  RESULT_DATA_13__UPF_LS/A (LSDNSSX4_RVT)   0.0000   0.2424   1.0000   0.0000   0.0000     4.5447 f
  RESULT_DATA_13__UPF_LS/Y (LSDNSSX4_RVT)            0.1430   1.0000            0.4068     4.9515 f
  n395 (net)                   2   0.8935 
  U332/A4 (AO22X1_RVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9515 f
  U332/Y (AO22X1_RVT)                                0.0798   1.0000            0.2362     5.1877 f
  n225 (net)                   1   0.4825 
  U410/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1877 f
  U410/Y (INVX0_HVT)                                 0.0719   1.0000            0.0972     5.2850 r
  n602 (net)                   1   0.3942 
  U335/A2 (NAND3X2_HVT)                     0.0000   0.0719   1.0000   0.0000   0.0000     5.2850 r
  U335/Y (NAND3X2_HVT)                               0.1401   1.0000            0.6905     5.9755 f
  n685 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     5.9755 f
  data arrival time                                                                        5.9755

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -5.9755
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3150


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1830   1.0000            1.1640     2.3614 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   1.7039 
  I_RISC_CORE/ZBUF_225_inst_22884/A (NBUFFX4_HVT)
                                            0.0000   0.1830   1.0000   0.0000   0.0000     2.3614 r
  I_RISC_CORE/ZBUF_225_inst_22884/Y (NBUFFX4_HVT)    0.1561   1.0000            0.3447     2.7062 r
  I_RISC_CORE/ZBUF_225_28 (net)
                               5   2.2508 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1561   1.0000   0.0000   0.0000     2.7062 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1994   1.0000            0.5883     3.2945 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_92_inst_23864/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2945 r
  I_RISC_CORE/ZBUF_92_inst_23864/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.6310 r
  I_RISC_CORE/ZBUF_92_144 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.6310 r
  data arrival time                                                                        3.6310

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0100     3.3170
  data required time                                                                       3.3170
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3170
  data arrival time                                                                       -3.6310
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3140


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1830   1.0000            1.1640     2.3614 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   1.7039 
  I_RISC_CORE/ZBUF_225_inst_22884/A (NBUFFX4_HVT)
                                            0.0000   0.1830   1.0000   0.0000   0.0000     2.3614 r
  I_RISC_CORE/ZBUF_225_inst_22884/Y (NBUFFX4_HVT)    0.1561   1.0000            0.3447     2.7062 r
  I_RISC_CORE/ZBUF_225_28 (net)
                               5   2.2508 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1561   1.0000   0.0000   0.0000     2.7062 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1994   1.0000            0.5883     3.2945 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_92_inst_23864/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2945 r
  I_RISC_CORE/ZBUF_92_inst_23864/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.6310 r
  I_RISC_CORE/ZBUF_92_144 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.6310 r
  data arrival time                                                                        3.6310

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0100     3.3170
  data required time                                                                       3.3170
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3170
  data arrival time                                                                       -3.6310
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3140


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1830   1.0000            1.1640     2.3614 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   1.7039 
  I_RISC_CORE/ZBUF_225_inst_22884/A (NBUFFX4_HVT)
                                            0.0000   0.1830   1.0000   0.0000   0.0000     2.3614 r
  I_RISC_CORE/ZBUF_225_inst_22884/Y (NBUFFX4_HVT)    0.1561   1.0000            0.3447     2.7062 r
  I_RISC_CORE/ZBUF_225_28 (net)
                               5   2.2508 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1561   1.0000   0.0000   0.0000     2.7062 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1994   1.0000            0.5883     3.2945 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_92_inst_23864/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2945 r
  I_RISC_CORE/ZBUF_92_inst_23864/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.6310 r
  I_RISC_CORE/ZBUF_92_144 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.6310 r
  data arrival time                                                                        3.6310

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0100     3.3170
  data required time                                                                       3.3170
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3170
  data arrival time                                                                       -3.6310
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3140


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1830   1.0000            1.1640     2.3614 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   1.7039 
  I_RISC_CORE/ZBUF_225_inst_22884/A (NBUFFX4_HVT)
                                            0.0000   0.1830   1.0000   0.0000   0.0000     2.3614 r
  I_RISC_CORE/ZBUF_225_inst_22884/Y (NBUFFX4_HVT)    0.1561   1.0000            0.3447     2.7062 r
  I_RISC_CORE/ZBUF_225_28 (net)
                               5   2.2508 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1561   1.0000   0.0000   0.0000     2.7062 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1994   1.0000            0.5883     3.2945 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_92_inst_23864/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2945 r
  I_RISC_CORE/ZBUF_92_inst_23864/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.6310 r
  I_RISC_CORE/ZBUF_92_144 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.6310 r
  data arrival time                                                                        3.6310

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0100     3.3170
  data required time                                                                       3.3170
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3170
  data arrival time                                                                       -3.6310
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3140


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[9] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[9] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_134/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_134/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_134 (net)
                               1   0.9037 
  I_RISC_CORE/U185/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U185/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5398 f
  I_RISC_CORE/RESULT_DATA[9] (net)
                               2   0.7793 
  RESULT_DATA_9__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5398 f
  RESULT_DATA_9__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4040     4.9438 f
  n399 (net)                   2   0.8935 
  U397/A4 (AO22X1_RVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9438 f
  U397/Y (AO22X1_RVT)                                0.0826   1.0000            0.2405     5.1843 f
  n285 (net)                   1   0.6880 
  U375/A (INVX1_RVT)                        0.0000   0.0826   1.0000   0.0000   0.0000     5.1843 f
  U375/Y (INVX1_RVT)                                 0.0494   1.0000            0.0790     5.2633 r
  n592 (net)                   1   0.3942 
  U400/A2 (NAND3X2_HVT)                     0.0000   0.0494   1.0000   0.0000   0.0000     5.2633 r
  U400/Y (NAND3X2_HVT)                               0.1401   1.0000            0.6767     5.9399 f
  n656 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     5.9399 f
  data arrival time                                                                        5.9399

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -5.9399
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2794


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[15] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[15] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell/Y (NBUFFX4_HVT)           0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet (net)
                               1   0.9037 
  I_RISC_CORE/U192/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U192/SO (HADDX1_HVT)                   0.2840   1.0000            0.8635     4.5906 f
  I_RISC_CORE/RESULT_DATA[15] (net)
                               2   2.2096 
  RESULT_DATA_15__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.2840   1.0000   0.0000   0.0000     4.5906 f
  RESULT_DATA_15__UPF_LS/Y (LSDNSSX8_HVT)            0.0749   1.0000            0.3509     4.9415 f
  n393 (net)                   2   0.8935 
  U294/A4 (AO22X1_RVT)                      0.0000   0.0749   1.0000   0.0000   0.0000     4.9415 f
  U294/Y (AO22X1_RVT)                                0.0798   1.0000            0.1946     5.1362 f
  n195 (net)                   1   0.4825 
  U446/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1362 f
  U446/Y (INVX0_HVT)                                 0.0719   1.0000            0.0972     5.2334 r
  n608 (net)                   1   0.3942 
  U297/A2 (NAND3X2_HVT)                     0.0000   0.0719   1.0000   0.0000   0.0000     5.2334 r
  U297/Y (NAND3X2_HVT)                               0.1401   1.0000            0.6905     5.9239 f
  n684 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1401   1.0000   0.0000   0.0000     5.9239 f
  data arrival time                                                                        5.9240

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -5.9240
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2634


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0599     4.6574 f
  I_RISC_CORE/n762 (net)       1   0.4533 
  I_RISC_CORE/U43/A (NBUFFX2_HVT)           0.0000   0.1423   1.0000   0.0000   0.0000     4.6574 f
  I_RISC_CORE/U43/Y (NBUFFX2_HVT)                    0.1576   1.0000            0.3204     4.9778 f
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.1778 
  Xecutng_Instrn_7__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1576   1.0000   0.0000   0.0000     4.9778 f
  Xecutng_Instrn_7__UPF_LS/Y (LSDNSSX4_LVT)          0.0480   1.0000            0.1856     5.1634 f
  n372 (net)                   4   2.2073 
  U248/A2 (AO22X1_HVT)                      0.0000   0.0480   1.0000   0.0000   0.0000     5.1634 f
  U248/Y (AO22X1_HVT)                                0.1800   1.0000            0.5310     5.6944 f
  n756 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_23_132/A (NBUFFX8_HVT)
                                            0.0000   0.1800   1.0000   0.0000   0.0000     5.6944 f
  I_SDRAM_TOP/HFSBUF_23_132/Y (NBUFFX8_HVT)          0.1100   1.0000            0.3006     5.9950 f
  I_SDRAM_TOP/HFSNET_39 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[7] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     5.9950 f
  data arrival time                                                                        5.9950

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1168     5.7442
  data required time                                                                       5.7442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7442
  data arrival time                                                                       -5.9950
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2508


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.1796     2.3770 r
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               5   2.5749 
  I_RISC_CORE/ZBUF_163_inst_22924/A (NBUFFX4_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     2.3770 r
  I_RISC_CORE/ZBUF_163_inst_22924/Y (NBUFFX4_HVT)    0.1420   1.0000            0.3412     2.7182 r
  I_RISC_CORE/ZBUF_163_33 (net)
                               4   0.8280 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.1420   1.0000   0.0000   0.0000     2.7182 r
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1964   1.0000            0.5744     3.2926 r
  I_RISC_CORE/n806 (net)       1   0.5252 
  I_RISC_CORE/ZINV_224_inst_24134/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2926 r
  I_RISC_CORE/ZINV_224_inst_24134/Y (INVX0_HVT)      0.1194   1.0000            0.1907     3.4833 f
  I_RISC_CORE/ZINV_224_171 (net)
                               2   0.9033 
  I_RISC_CORE/ZINV_132_inst_24133/A (INVX0_HVT)
                                            0.0000   0.1194   1.0000   0.0000   0.0000     3.4833 f
  I_RISC_CORE/ZINV_132_inst_24133/Y (INVX0_HVT)      0.0583   1.0000            0.1133     3.5965 r
  I_RISC_CORE/ZINV_132_171 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.0583   1.0000   0.0000   0.0000     3.5965 r
  data arrival time                                                                        3.5965

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0407     3.3476
  data required time                                                                       3.3476
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3476
  data arrival time                                                                       -3.5965
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2489


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/O2[8] (SRAM2RW128x16)
                                                     0.0284   1.0000            0.0822     3.5052 r
  I_RISC_CORE/I_REG_FILE_data_out_C[8] (net)
                               1   0.4919 
  I_RISC_CORE/sram_fixcell_159/A (NBUFFX2_HVT)
                                            0.0000   0.0284   1.0000   0.0000   0.0000     3.5052 r
  I_RISC_CORE/sram_fixcell_159/Y (NBUFFX2_HVT)       0.1359   1.0000            0.2055     3.7107 r
  I_RISC_CORE/sram_fixnet_159 (net)
                               1   0.9209 
  I_RISC_CORE/U194/B0 (HADDX1_HVT)          0.0000   0.1359   1.0000   0.0000   0.0000     3.7107 r
  I_RISC_CORE/U194/SO (HADDX1_HVT)                   0.2389   1.0000            0.7679     4.4786 f
  I_RISC_CORE/RESULT_DATA[8] (net)
                               2   0.7793 
  RESULT_DATA_8__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.4786 f
  RESULT_DATA_8__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4040     4.8826 f
  n400 (net)                   2   0.8935 
  U388/A4 (AO22X1_RVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.8826 f
  U388/Y (AO22X1_RVT)                                0.0798   1.0000            0.2362     5.1188 f
  n277 (net)                   1   0.4825 
  U381/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     5.1188 f
  U381/Y (INVX0_HVT)                                 0.0719   1.0000            0.0972     5.2160 r
  n593 (net)                   1   0.3942 
  U392/A2 (NAND3X2_HVT)                     0.0000   0.0719   1.0000   0.0000   0.0000     5.2160 r
  U392/Y (NAND3X2_HVT)                               0.1400   1.0000            0.6905     5.9066 f
  n657 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1400   1.0000   0.0000   0.0000     5.9066 f
  data arrival time                                                                        5.9066

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1025     5.6605
  data required time                                                                       5.6605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6605
  data arrival time                                                                       -5.9066
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2460


  Startpoint: sd_DQ_in[22]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[22] (in)                                  0.0672                     0.0200     2.6700 f
  sd_DQ_in[22] (net)           1   1.8106 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_55213/A (NBUFFX16_LVT)
                                            0.0000   0.0672   1.0000   0.0000   0.0000     2.6700 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_55213/Y (NBUFFX16_LVT)
                                                     0.0378   1.0000            0.1035     2.7735 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_41688 (net)
                               1   0.4886 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_55212/A (NBUFFX2_RVT)
                                            0.0000   0.0378   1.0000   0.0000   0.0000     2.7735 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_55212/Y (NBUFFX2_RVT)
                                                     0.0675   1.0000            0.1287     2.9022 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_41687 (net)
                               1   1.8096 
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_55214/A (NBUFFX16_LVT)
                                            0.0000   0.0675   1.0000   0.0000   0.0000     2.9022 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_55214/Y (NBUFFX16_LVT)
                                                     0.0394   1.0000            0.1060     3.0082 f
  I_SDRAM_TOP/I_SDRAM_IF/ropt_net_41689 (net)
                               2   2.2862 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54979/A (NBUFFX2_HVT)
                                            0.0000   0.0394   1.0000   0.0000   0.0000     3.0082 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54979/Y (NBUFFX2_HVT)
                                                     0.1258   1.0000            0.2114     3.2196 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41627 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54980/A (DELLN1X2_LVT)
                                            0.0000   0.1258   1.0000   0.0000   0.0000     3.2196 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54980/Y (DELLN1X2_LVT)
                                                     0.0321   1.0000            0.3608     3.5804 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41628 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54981/A (DELLN1X2_LVT)
                                            0.0000   0.0321   1.0000   0.0000   0.0000     3.5804 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54981/Y (DELLN1X2_LVT)
                                                     0.0321   1.0000            0.3006     3.8810 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41629 (net)
                               1   0.3979 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/D (SDFFX1_HVT)
                                            0.0000   0.0321   1.0000   0.0000   0.0000     3.8810 f
  data arrival time                                                                        3.8810

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.8415     4.9415
  clock reconvergence pessimism                                                 0.0000     4.9415
  clock uncertainty                                                            -0.1000     4.8415
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/CLK (SDFFX1_HVT)                                  4.8415 r
  library setup time                                          1.0000           -1.2008     3.6408
  data required time                                                                       3.6408
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6408
  data arrival time                                                                       -3.8810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2402


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PARSER/i_reg_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/Q (SDFFX1_HVT)
                                                     0.1787   1.0000            1.1010     4.6984 f
  I_RISC_CORE/Xecutng_Instrn[0] (net)
                               2   1.6375 
  Xecutng_Instrn_0__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1787   1.0000   0.0000   0.0000     4.6984 f
  Xecutng_Instrn_0__UPF_LS/Y (LSDNSSX4_LVT)          0.0520   1.0000            0.2029     4.9013 f
  n379 (net)                   6   2.6613 
  I_PARSER/U766/A1 (NAND2X0_RVT)            0.0000   0.0520   1.0000   0.0000   0.0000     4.9013 f
  I_PARSER/U766/Y (NAND2X0_RVT)                      0.1807   1.0000            0.1346     5.0359 r
  I_PARSER/n637 (net)          3   1.3071 
  I_PARSER/U772/A2 (NAND2X0_RVT)            0.0000   0.1807   1.0000   0.0000   0.0000     5.0359 r
  I_PARSER/U772/Y (NAND2X0_RVT)                      0.1003   1.0000            0.1679     5.2039 f
  I_PARSER/N9 (net)            2   0.8833 
  I_PARSER/i_reg_reg_2_/D (SDFFARX2_RVT)    0.0000   0.1003   1.0000   0.0000   0.0000     5.2039 f
  data arrival time                                                                        5.2039

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9360     5.7360
  clock reconvergence pessimism                                                 0.0012     5.7373
  clock uncertainty                                                            -0.1000     5.6373
  I_PARSER/i_reg_reg_2_/CLK (SDFFARX2_RVT)                                                 5.6373 r
  library setup time                                          1.0000           -0.6672     4.9701
  data required time                                                                       4.9701
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9701
  data arrival time                                                                       -5.2039
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2338


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/QN (SDFFX2_HVT)
                                                     0.4238   1.0000            1.0190     4.6164 r
  I_RISC_CORE/n294 (net)       1   5.3345 
  I_RISC_CORE/HFSINV_243_1897/A (INVX8_LVT)
                                            0.0000   0.4238   1.0000   0.0000   0.0000     4.6164 r
  I_RISC_CORE/HFSINV_243_1897/Y (INVX8_LVT)          0.1250   1.0000           -0.0228     4.5937 f
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               8   1.8151 
  Xecutng_Instrn_21__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1250   1.0000   0.0000   0.0000     4.5937 f
  Xecutng_Instrn_21__UPF_LS/Y (LSDNSSX4_LVT)         0.0380   1.0000            0.1537     4.7474 f
  n358 (net)                   1   0.4847 
  U457/A4 (AO22X1_RVT)                      0.0000   0.0380   1.0000   0.0000   0.0000     4.7474 f
  U457/Y (AO22X1_RVT)                                0.0798   1.0000            0.1733     4.9207 f
  n335 (net)                   1   0.4825 
  U315/A (INVX0_HVT)                        0.0000   0.0798   1.0000   0.0000   0.0000     4.9207 f
  U315/Y (INVX0_HVT)                                 0.0725   1.0000            0.0976     5.0183 r
  n582 (net)                   1   0.4035 
  U460/A2 (NAND3X1_HVT)                     0.0000   0.0725   1.0000   0.0000   0.0000     5.0183 r
  U460/Y (NAND3X1_HVT)                               0.1555   1.0000            0.7113     5.7296 f
  n671 (net)                   1   1.1937 
  I_PCI_TOP/HFSBUF_57_166/A (NBUFFX8_RVT)   0.0000   0.1555   1.0000   0.0000   0.0000     5.7296 f
  I_PCI_TOP/HFSBUF_57_166/Y (NBUFFX8_RVT)            0.0548   1.0000            0.1926     5.9221 f
  I_PCI_TOP/HFSNET_25 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[1] (SRAM2RW32x4)
                                            0.0000   0.0548   1.0000   0.0000   0.0000     5.9221 f
  data arrival time                                                                        5.9221

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1392     5.6973
  data required time                                                                       5.6973
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6973
  data arrival time                                                                       -5.9221
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2248


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX2_HVT)
                                                     0.1919   1.0000            1.1760     2.3734 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               4   2.3569 
  I_RISC_CORE/ZBUF_1577_inst_22877/A (NBUFFX8_HVT)
                                            0.0000   0.1919   1.0000   0.0000   0.0000     2.3734 r
  I_RISC_CORE/ZBUF_1577_inst_22877/Y (NBUFFX8_HVT)   0.1267   1.0000            0.3229     2.6963 r
  I_RISC_CORE/ZBUF_1577_28 (net)
                               5   1.2512 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1267   1.0000   0.0000   0.0000     2.6963 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1964   1.0000            0.5627     3.2591 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23940/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2591 r
  I_RISC_CORE/ZINV_97_inst_23940/Y (INVX0_HVT)       0.1194   1.0000            0.1907     3.4497 f
  I_RISC_CORE/ZINV_97_158 (net)
                               2   0.9033 
  I_RISC_CORE/ZINV_6_inst_23939/A (INVX0_HVT)
                                            0.0000   0.1194   1.0000   0.0000   0.0000     3.4497 f
  I_RISC_CORE/ZINV_6_inst_23939/Y (INVX0_HVT)        0.0583   1.0000            0.1133     3.5630 r
  I_RISC_CORE/ZINV_6_158 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.0583   1.0000   0.0000   0.0000     3.5630 r
  data arrival time                                                                        3.5630

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0407     3.3476
  data required time                                                                       3.3476
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3476
  data arrival time                                                                       -3.5630
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2154


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1785     1.1785
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0559                     0.0000     1.1785 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.1539   1.0000            1.0755     2.2539 f
  I_RISC_CORE/PopDataOut_10_ (net)
                               2   0.8275 
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/D (SDFFARX1_HVT)
                                            0.0000   0.1539   1.0000   0.0000   0.0000     2.2539 f
  data arrival time                                                                        2.2539

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0568     3.4568
  clock reconvergence pessimism                                                 0.0875     3.5443
  clock uncertainty                                                            -0.1000     3.4443
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/CLK (SDFFARX1_HVT)                                  3.4443 r
  library setup time                                          1.0000           -1.4055     2.0388
  data required time                                                                       2.0388
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0388
  data arrival time                                                                       -2.2539
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2152


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1909   1.0000            1.2979     2.4605 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/D (SDFFX1_HVT)
                                            0.0000   0.1909   1.0000   0.0000   0.0000     2.4605 r
  data arrival time                                                                        2.4605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.1999     2.2552
  data required time                                                                       2.2552
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2552
  data arrival time                                                                       -2.4605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2054


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/Q (SDFFX1_HVT)
                                                     0.1781   1.0000            1.0153     2.2127 r
  I_RISC_CORE/Xecutng_Instrn[0] (net)
                               2   1.7686 
  I_RISC_CORE/U31/A (NBUFFX8_HVT)           0.0000   0.1781   1.0000   0.0000   0.0000     2.2127 r
  I_RISC_CORE/U31/Y (NBUFFX8_HVT)                    0.1307   1.0000            0.3167     2.5294 r
  I_RISC_CORE/n262 (net)       7   2.0770 
  I_RISC_CORE/U230/A2 (AO22X1_HVT)          0.0000   0.1307   1.0000   0.0000   0.0000     2.5294 r
  I_RISC_CORE/U230/Y (AO22X1_HVT)                    0.1964   1.0000            0.5658     3.0952 r
  I_RISC_CORE/RegPort_C[0] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_101_inst_23893/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.0952 r
  I_RISC_CORE/ZINV_101_inst_23893/Y (INVX0_HVT)      0.2171   1.0000            0.2544     3.3496 f
  I_RISC_CORE/ZINV_101_150 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_6_inst_23892/A (INVX0_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.3496 f
  I_RISC_CORE/ZINV_6_inst_23892/Y (INVX0_HVT)        0.0964   1.0000            0.1773     3.5269 r
  I_RISC_CORE/ZINV_6_150 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[0] (SRAM2RW128x16)
                                            0.0000   0.0964   1.0000   0.0000   0.0000     3.5269 r
  data arrival time                                                                        3.5269

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0247     3.3317
  data required time                                                                       3.3317
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3317
  data arrival time                                                                       -3.5269
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1952


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.1524   1.0000            1.0726     4.6701 f
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               2   0.7795 
  Xecutng_Instrn_10__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1524   1.0000   0.0000   0.0000     4.6701 f
  Xecutng_Instrn_10__UPF_LS/Y (LSDNSSX4_RVT)         0.1512   1.0000            0.3464     5.0164 f
  n369 (net)                   4   2.1853 
  U246/A2 (AO22X1_HVT)                      0.0000   0.1512   1.0000   0.0000   0.0000     5.0164 f
  U246/Y (AO22X1_HVT)                                0.1802   1.0000            0.6148     5.6312 f
  n758 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_131/A (NBUFFX8_HVT)
                                            0.0000   0.1802   1.0000   0.0000   0.0000     5.6312 f
  I_SDRAM_TOP/HFSBUF_4_131/Y (NBUFFX8_HVT)           0.1100   1.0000            0.3007     5.9319 f
  I_SDRAM_TOP/HFSNET_38 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[10] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     5.9319 f
  data arrival time                                                                        5.9319

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1168     5.7442
  data required time                                                                       5.7442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7442
  data arrival time                                                                       -5.9319
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1877


  Startpoint: I_PARSER/out_bus_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              1.0454     1.0454
  I_PARSER/out_bus_reg_2_/CLK (SDFFARX1_LVT)         0.0657                     0.0000     1.0454 r
  I_PARSER/out_bus_reg_2_/Q (SDFFARX1_LVT)           0.0457   1.0000            0.3202     1.3656 f
  I_PARSER/aps_rename_42_ (net)
                               1   0.4551 
  I_PARSER/ZBUF_2_inst_54178/A (NBUFFX2_HVT)
                                            0.0000   0.0457   1.0000   0.0000   0.0000     1.3656 f
  I_PARSER/ZBUF_2_inst_54178/Y (NBUFFX2_HVT)         0.1476   1.0000            0.2364     1.6020 f
  I_PARSER/ZBUF_2_54 (net)     1   1.5808 
  I_PARSER/ZBUF_2_inst_23479/A (NBUFFX16_HVT)
                                            0.0000   0.1476   1.0000   0.0000   0.0000     1.6020 f
  I_PARSER/ZBUF_2_inst_23479/Y (NBUFFX16_HVT)        0.1986   1.0000            0.3628     1.9648 f
  I_PARSER/test_so16 (net)     2  31.3783 
  I_RISC_CORE/Instrn_2__UPF_LS/A (LSUPX4_LVT)
                                            0.0000   0.1986   1.0000   0.0000   0.0000     1.9648 f
  I_RISC_CORE/Instrn_2__UPF_LS/Y (LSUPX4_LVT)        0.0372   1.0000            0.3808     2.3457 f
  I_RISC_CORE/n[1358] (net)    1   0.3979 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/D (SDFFX1_HVT)
                                            0.0000   0.0372   1.0000   0.0000   0.0000     2.3457 f
  data arrival time                                                                        2.3457

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0796     3.4796
  clock reconvergence pessimism                                                 0.0012     3.4808
  clock uncertainty                                                            -0.1000     3.3808
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX1_HVT)                           3.3808 r
  library setup time                                          1.0000           -1.2087     2.1722
  data required time                                                                       2.1722
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1722
  data arrival time                                                                       -2.3457
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1735


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/Q (SDFFX1_HVT)
                                                     0.1781   1.0000            1.0153     2.2127 r
  I_RISC_CORE/Xecutng_Instrn[0] (net)
                               2   1.7686 
  I_RISC_CORE/U31/A (NBUFFX8_HVT)           0.0000   0.1781   1.0000   0.0000   0.0000     2.2127 r
  I_RISC_CORE/U31/Y (NBUFFX8_HVT)                    0.1307   1.0000            0.3167     2.5294 r
  I_RISC_CORE/n262 (net)       7   2.0770 
  I_RISC_CORE/U230/A2 (AO22X1_HVT)          0.0000   0.1307   1.0000   0.0000   0.0000     2.5294 r
  I_RISC_CORE/U230/Y (AO22X1_HVT)                    0.1964   1.0000            0.5658     3.0952 r
  I_RISC_CORE/RegPort_C[0] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_101_inst_23893/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.0952 r
  I_RISC_CORE/ZINV_101_inst_23893/Y (INVX0_HVT)      0.2171   1.0000            0.2544     3.3496 f
  I_RISC_CORE/ZINV_101_150 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_63_inst_23891/A (INVX4_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.3496 f
  I_RISC_CORE/ZINV_63_inst_23891/Y (INVX4_HVT)       0.0958   1.0000            0.1552     3.5048 r
  I_RISC_CORE/ZINV_63_150 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[0] (SRAM2RW128x16)
                                            0.0000   0.0958   1.0000   0.0000   0.0000     3.5048 r
  data arrival time                                                                        3.5048

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0249     3.3319
  data required time                                                                       3.3319
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3319
  data arrival time                                                                       -3.5048
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1729


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/Q (SDFFX1_HVT)
                                                     0.1781   1.0000            1.0153     2.2127 r
  I_RISC_CORE/Xecutng_Instrn[0] (net)
                               2   1.7686 
  I_RISC_CORE/U31/A (NBUFFX8_HVT)           0.0000   0.1781   1.0000   0.0000   0.0000     2.2127 r
  I_RISC_CORE/U31/Y (NBUFFX8_HVT)                    0.1307   1.0000            0.3167     2.5294 r
  I_RISC_CORE/n262 (net)       7   2.0770 
  I_RISC_CORE/U230/A2 (AO22X1_HVT)          0.0000   0.1307   1.0000   0.0000   0.0000     2.5294 r
  I_RISC_CORE/U230/Y (AO22X1_HVT)                    0.1964   1.0000            0.5658     3.0952 r
  I_RISC_CORE/RegPort_C[0] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_101_inst_23893/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.0952 r
  I_RISC_CORE/ZINV_101_inst_23893/Y (INVX0_HVT)      0.2171   1.0000            0.2544     3.3496 f
  I_RISC_CORE/ZINV_101_150 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_63_inst_23891/A (INVX4_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.3496 f
  I_RISC_CORE/ZINV_63_inst_23891/Y (INVX4_HVT)       0.0958   1.0000            0.1552     3.5048 r
  I_RISC_CORE/ZINV_63_150 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[0] (SRAM2RW128x16)
                                            0.0000   0.0958   1.0000   0.0000   0.0000     3.5048 r
  data arrival time                                                                        3.5048

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0249     3.3319
  data required time                                                                       3.3319
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3319
  data arrival time                                                                       -3.5048
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1729


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/Q (SDFFX1_HVT)
                                                     0.1781   1.0000            1.0153     2.2127 r
  I_RISC_CORE/Xecutng_Instrn[0] (net)
                               2   1.7686 
  I_RISC_CORE/U31/A (NBUFFX8_HVT)           0.0000   0.1781   1.0000   0.0000   0.0000     2.2127 r
  I_RISC_CORE/U31/Y (NBUFFX8_HVT)                    0.1307   1.0000            0.3167     2.5294 r
  I_RISC_CORE/n262 (net)       7   2.0770 
  I_RISC_CORE/U230/A2 (AO22X1_HVT)          0.0000   0.1307   1.0000   0.0000   0.0000     2.5294 r
  I_RISC_CORE/U230/Y (AO22X1_HVT)                    0.1964   1.0000            0.5658     3.0952 r
  I_RISC_CORE/RegPort_C[0] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_101_inst_23893/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.0952 r
  I_RISC_CORE/ZINV_101_inst_23893/Y (INVX0_HVT)      0.2171   1.0000            0.2544     3.3496 f
  I_RISC_CORE/ZINV_101_150 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_63_inst_23891/A (INVX4_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.3496 f
  I_RISC_CORE/ZINV_63_inst_23891/Y (INVX4_HVT)       0.0958   1.0000            0.1552     3.5048 r
  I_RISC_CORE/ZINV_63_150 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[0] (SRAM2RW128x16)
                                            0.0000   0.0958   1.0000   0.0000   0.0000     3.5048 r
  data arrival time                                                                        3.5048

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0249     3.3319
  data required time                                                                       3.3319
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3319
  data arrival time                                                                       -3.5048
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1729


  Startpoint: sd_DQ_in[20]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[20] (in)                                  0.0428                     0.0074     2.6574 f
  sd_DQ_in[20] (net)           1   0.6574 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_55040/A (NBUFFX4_LVT)
                                            0.0000   0.0428   1.0000   0.0000   0.0000     2.6574 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_55040/Y (NBUFFX4_LVT)
                                                     0.0375   1.0000            0.0880     2.7454 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_90 (net)
                               1   0.5302 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_55035/A (NBUFFX2_LVT)
                                            0.0000   0.0375   1.0000   0.0000   0.0000     2.7454 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_55035/Y (NBUFFX2_LVT)
                                                     0.0268   1.0000            0.0664     2.8118 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41672 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54927/A (NBUFFX2_HVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     2.8118 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54927/Y (NBUFFX2_HVT)
                                                     0.1265   1.0000            0.2031     3.0149 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41579 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54928/A (NBUFFX2_HVT)
                                            0.0000   0.1265   1.0000   0.0000   0.0000     3.0149 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54928/Y (NBUFFX2_HVT)
                                                     0.1264   1.0000            0.2790     3.2939 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41580 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54929/A (NBUFFX2_HVT)
                                            0.0000   0.1264   1.0000   0.0000   0.0000     3.2939 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54929/Y (NBUFFX2_HVT)
                                                     0.1278   1.0000            0.2805     3.5744 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41581 (net)
                               1   0.5302 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_55008/A (NBUFFX2_LVT)
                                            0.0000   0.1278   1.0000   0.0000   0.0000     3.5744 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_55008/Y (NBUFFX2_LVT)
                                                     0.0400   1.0000            0.1232     3.6976 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41653 (net)
                               2   0.8521 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/D (SDFFX1_HVT)
                                            0.0000   0.0400   1.0000   0.0000   0.0000     3.6976 f
  data arrival time                                                                        3.6976

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.7334     4.8334
  clock reconvergence pessimism                                                 0.0000     4.8334
  clock uncertainty                                                            -0.1000     4.7334
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/CLK (SDFFX1_HVT)                                  4.7334 r
  library setup time                                          1.0000           -1.2041     3.5292
  data required time                                                                       3.5292
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5292
  data arrival time                                                                       -3.6976
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1684


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[0] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[0] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_143/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_143/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_143 (net)
                               1   0.9037 
  I_RISC_CORE/U184/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U184/SO (HADDX1_HVT)                   0.2424   1.0000            0.8176     4.5447 f
  I_RISC_CORE/RESULT_DATA[0] (net)
                               2   0.8868 
  RESULT_DATA_0__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2424   1.0000   0.0000   0.0000     4.5447 f
  RESULT_DATA_0__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4068     4.9515 f
  n408 (net)                   2   0.8935 
  U272/A2 (AO22X1_HVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9515 f
  U272/Y (AO22X1_HVT)                                0.1948   1.0000            0.6240     5.5755 f
  n743 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_143/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5755 f
  I_SDRAM_TOP/HFSBUF_23_143/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.9028 f
  I_SDRAM_TOP/HFSNET_50 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[16] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.9028 f
  data arrival time                                                                        5.9028

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.9028
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1642


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[1] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[1] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_142/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_142/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_142 (net)
                               1   0.9037 
  I_RISC_CORE/U188/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U188/SO (HADDX1_HVT)                   0.2424   1.0000            0.8176     4.5447 f
  I_RISC_CORE/RESULT_DATA[1] (net)
                               2   0.8868 
  RESULT_DATA_1__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2424   1.0000   0.0000   0.0000     4.5447 f
  RESULT_DATA_1__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4068     4.9515 f
  n407 (net)                   2   0.8935 
  U271/A2 (AO22X1_HVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9515 f
  U271/Y (AO22X1_HVT)                                0.1948   1.0000            0.6240     5.5755 f
  n752 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_66_136/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5755 f
  I_SDRAM_TOP/HFSBUF_66_136/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.9028 f
  I_SDRAM_TOP/HFSNET_43 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[17] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.9028 f
  data arrival time                                                                        5.9028

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.9028
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1642


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[13] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[13] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_130/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_130/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_130 (net)
                               1   0.9037 
  I_RISC_CORE/U195/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U195/SO (HADDX1_HVT)                   0.2424   1.0000            0.8176     4.5447 f
  I_RISC_CORE/RESULT_DATA[13] (net)
                               2   0.8868 
  RESULT_DATA_13__UPF_LS/A (LSDNSSX4_RVT)   0.0000   0.2424   1.0000   0.0000   0.0000     4.5447 f
  RESULT_DATA_13__UPF_LS/Y (LSDNSSX4_RVT)            0.1430   1.0000            0.4068     4.9515 f
  n395 (net)                   2   0.8935 
  U259/A2 (AO22X1_HVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9515 f
  U259/Y (AO22X1_HVT)                                0.1948   1.0000            0.6240     5.5755 f
  n739 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_150/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5755 f
  I_SDRAM_TOP/HFSBUF_23_150/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.9028 f
  I_SDRAM_TOP/HFSNET_57 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[29] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.9028 f
  data arrival time                                                                        5.9028

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.9028
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1642


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8658     2.0284 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0284 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1996   1.0000            0.2938     2.3223 f
  I_RISC_CORE/PSW[9] (net)    12   5.0664 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/D (SDFFX1_HVT)
                                            0.0000   0.1996   1.0000   0.0000   0.0000     2.3223 f
  data arrival time                                                                        2.3223

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2950     2.1600
  data required time                                                                       2.1600
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1600
  data arrival time                                                                       -2.3223
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1623


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8658     2.0284 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0284 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1996   1.0000            0.2938     2.3223 f
  I_RISC_CORE/PSW[9] (net)    12   5.0664 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/D (SDFFX1_HVT)
                                            0.0000   0.1996   1.0000   0.0000   0.0000     2.3223 f
  data arrival time                                                                        2.3223

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2950     2.1600
  data required time                                                                       2.1600
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1600
  data arrival time                                                                       -2.3223
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1623


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8658     2.0284 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0284 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1996   1.0000            0.2938     2.3223 f
  I_RISC_CORE/PSW[9] (net)    12   5.0664 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/D (SDFFX1_HVT)
                                            0.0000   0.1996   1.0000   0.0000   0.0000     2.3223 f
  data arrival time                                                                        2.3223

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2950     2.1600
  data required time                                                                       2.1600
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1600
  data arrival time                                                                       -2.3223
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1623


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8658     2.0284 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0284 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1996   1.0000            0.2938     2.3223 f
  I_RISC_CORE/PSW[9] (net)    12   5.0664 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/D (SDFFX1_HVT)
                                            0.0000   0.1996   1.0000   0.0000   0.0000     2.3223 f
  data arrival time                                                                        2.3223

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2950     2.1600
  data required time                                                                       2.1600
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1600
  data arrival time                                                                       -2.3223
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1623


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8658     2.0284 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0284 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1996   1.0000            0.2938     2.3223 f
  I_RISC_CORE/PSW[9] (net)    12   5.0664 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/D (SDFFX1_HVT)
                                            0.0000   0.1996   1.0000   0.0000   0.0000     2.3223 f
  data arrival time                                                                        2.3223

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2950     2.1600
  data required time                                                                       2.1600
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1600
  data arrival time                                                                       -2.3223
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1623


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8658     2.0284 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0284 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1996   1.0000            0.2938     2.3223 f
  I_RISC_CORE/PSW[9] (net)    12   5.0664 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/D (SDFFX1_HVT)
                                            0.0000   0.1996   1.0000   0.0000   0.0000     2.3223 f
  data arrival time                                                                        2.3223

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2950     2.1600
  data required time                                                                       2.1600
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1600
  data arrival time                                                                       -2.3223
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1623


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8658     2.0284 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0284 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1996   1.0000            0.2938     2.3223 f
  I_RISC_CORE/PSW[9] (net)    12   5.0664 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/D (SDFFX1_HVT)
                                            0.0000   0.1996   1.0000   0.0000   0.0000     2.3223 f
  data arrival time                                                                        2.3223

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2950     2.1600
  data required time                                                                       2.1600
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1600
  data arrival time                                                                       -2.3223
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1623


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1626     1.1626
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.0568                     0.0000     1.1626 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8658     2.0284 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0284 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1996   1.0000            0.2938     2.3223 f
  I_RISC_CORE/PSW[9] (net)    12   5.0664 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/D (SDFFX1_HVT)
                                            0.0000   0.1996   1.0000   0.0000   0.0000     2.3223 f
  data arrival time                                                                        2.3223

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0675     3.4675
  clock reconvergence pessimism                                                 0.0875     3.5550
  clock uncertainty                                                            -0.1000     3.4550
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)                3.4550 r
  library setup time                                          1.0000           -1.2950     2.1600
  data required time                                                                       2.1600
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1600
  data arrival time                                                                       -2.3223
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1623


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[3] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[3] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_140/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_140/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_140 (net)
                               1   0.9037 
  I_RISC_CORE/U186/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U186/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5398 f
  I_RISC_CORE/RESULT_DATA[3] (net)
                               2   0.7793 
  RESULT_DATA_3__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5398 f
  RESULT_DATA_3__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4040     4.9438 f
  n405 (net)                   2   0.8935 
  U269/A2 (AO22X1_HVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9438 f
  U269/Y (AO22X1_HVT)                                0.1948   1.0000            0.6240     5.5678 f
  n731 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_60_155/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5678 f
  I_SDRAM_TOP/HFSBUF_60_155/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8951 f
  I_SDRAM_TOP/HFSNET_62 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[19] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8951 f
  data arrival time                                                                        5.8951

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8951
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1565


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[9] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[9] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_134/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_134/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_134 (net)
                               1   0.9037 
  I_RISC_CORE/U185/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U185/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5398 f
  I_RISC_CORE/RESULT_DATA[9] (net)
                               2   0.7793 
  RESULT_DATA_9__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5398 f
  RESULT_DATA_9__UPF_LS/Y (LSDNSSX4_RVT)             0.1430   1.0000            0.4040     4.9438 f
  n399 (net)                   2   0.8935 
  U263/A2 (AO22X1_HVT)                      0.0000   0.1430   1.0000   0.0000   0.0000     4.9438 f
  U263/Y (AO22X1_HVT)                                0.1948   1.0000            0.6240     5.5678 f
  n744 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_141/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5678 f
  I_SDRAM_TOP/HFSBUF_23_141/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8951 f
  I_SDRAM_TOP/HFSNET_48 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[25] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8951 f
  data arrival time                                                                        5.8951

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8951
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1565


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[7] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[7] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_136/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_136/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_136 (net)
                               1   0.9037 
  I_RISC_CORE/U187/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U187/SO (HADDX1_HVT)                   0.2390   1.0000            0.8127     4.5398 f
  I_RISC_CORE/RESULT_DATA[7] (net)
                               2   0.7793 
  RESULT_DATA_7__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2390   1.0000   0.0000   0.0000     4.5398 f
  RESULT_DATA_7__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9433 f
  n401 (net)                   2   0.8460 
  U265/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9433 f
  U265/Y (AO22X1_HVT)                                0.1948   1.0000            0.6237     5.5669 f
  n735 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_60_151/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5669 f
  I_SDRAM_TOP/HFSBUF_60_151/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8942 f
  I_SDRAM_TOP/HFSNET_58 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[23] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8942 f
  data arrival time                                                                        5.8942

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8942
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1556


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[4] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[4] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_139/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_139/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_139 (net)
                               1   0.9037 
  I_RISC_CORE/U189/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U189/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5398 f
  I_RISC_CORE/RESULT_DATA[4] (net)
                               2   0.7793 
  RESULT_DATA_4__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5398 f
  RESULT_DATA_4__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9432 f
  n404 (net)                   2   0.8460 
  U268/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9432 f
  U268/Y (AO22X1_HVT)                                0.1948   1.0000            0.6237     5.5669 f
  n742 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_146/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5669 f
  I_SDRAM_TOP/HFSBUF_23_146/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8942 f
  I_SDRAM_TOP/HFSNET_53 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[20] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8942 f
  data arrival time                                                                        5.8942

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8942
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1556


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[5] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[5] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_138/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_138/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_138 (net)
                               1   0.9037 
  I_RISC_CORE/U190/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U190/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5398 f
  I_RISC_CORE/RESULT_DATA[5] (net)
                               2   0.7793 
  RESULT_DATA_5__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5398 f
  RESULT_DATA_5__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9432 f
  n403 (net)                   2   0.8460 
  U267/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9432 f
  U267/Y (AO22X1_HVT)                                0.1948   1.0000            0.6237     5.5669 f
  n746 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_139/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5669 f
  I_SDRAM_TOP/HFSBUF_23_139/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8942 f
  I_SDRAM_TOP/HFSNET_46 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[21] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8942 f
  data arrival time                                                                        5.8942

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8942
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1556


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[6] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[6] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_137/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_137/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_137 (net)
                               1   0.9037 
  I_RISC_CORE/U191/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U191/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5398 f
  I_RISC_CORE/RESULT_DATA[6] (net)
                               2   0.7793 
  RESULT_DATA_6__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5398 f
  RESULT_DATA_6__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9432 f
  n402 (net)                   2   0.8460 
  U266/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9432 f
  U266/Y (AO22X1_HVT)                                0.1948   1.0000            0.6237     5.5669 f
  n736 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_154/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5669 f
  I_SDRAM_TOP/HFSBUF_23_154/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8942 f
  I_SDRAM_TOP/HFSNET_61 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[22] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8942 f
  data arrival time                                                                        5.8942

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8942
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1556


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX2_HVT)
                                                     0.2016   1.0000            1.2489     4.8463 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               5   2.4329 
  Xecutng_Instrn_6__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.2016   1.0000   0.0000   0.0000     4.8463 f
  Xecutng_Instrn_6__UPF_LS/Y (LSDNSSX4_LVT)          0.0533   1.0000            0.2175     5.0638 f
  n373 (net)                   4   2.1477 
  U252/A2 (AO22X1_HVT)                      0.0000   0.0533   1.0000   0.0000   0.0000     5.0638 f
  U252/Y (AO22X1_HVT)                                0.1800   1.0000            0.5352     5.5990 f
  n729 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_23_159/A (NBUFFX8_HVT)
                                            0.0000   0.1800   1.0000   0.0000   0.0000     5.5990 f
  I_SDRAM_TOP/HFSBUF_23_159/Y (NBUFFX8_HVT)          0.1100   1.0000            0.3006     5.8996 f
  I_SDRAM_TOP/HFSNET_66 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[6] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     5.8996 f
  data arrival time                                                                        5.8996

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1168     5.7442
  data required time                                                                       5.7442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7442
  data arrival time                                                                       -5.8996
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1554


  Startpoint: sd_DQ_in[16]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[16] (in)                                  0.0402                     0.0060     2.6560 f
  sd_DQ_in[16] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_55021/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000     2.6560 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_55021/Y (NBUFFX2_LVT)
                                                     0.0269   1.0000            0.0682     2.7242 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41661 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54885/A (NBUFFX2_HVT)
                                            0.0000   0.0269   1.0000   0.0000   0.0000     2.7242 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54885/Y (NBUFFX2_HVT)
                                                     0.1265   1.0000            0.2032     2.9273 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41567 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54886/A (NBUFFX2_HVT)
                                            0.0000   0.1265   1.0000   0.0000   0.0000     2.9273 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54886/Y (NBUFFX2_HVT)
                                                     0.1254   1.0000            0.2779     3.2052 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41568 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54884/A (DELLN1X2_LVT)
                                            0.0000   0.1254   1.0000   0.0000   0.0000     3.2052 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54884/Y (DELLN1X2_LVT)
                                                     0.0343   1.0000            0.3641     3.5693 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41566 (net)
                               2   0.9844 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_55002/A (NBUFFX2_LVT)
                                            0.0000   0.0343   1.0000   0.0000   0.0000     3.5693 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_55002/Y (NBUFFX2_LVT)
                                                     0.0315   1.0000            0.0704     3.6396 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41650 (net)
                               1   1.7125 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_55001/A (NBUFFX16_RVT)
                                            0.0000   0.0315   1.0000   0.0000   0.0000     3.6396 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_55001/Y (NBUFFX16_RVT)
                                                     0.0580   1.0000            0.1126     3.7522 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41649 (net)
                               1   0.3973 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/D (SDFFX2_HVT)
                                            0.0000   0.0580   1.0000   0.0000   0.0000     3.7522 f
  data arrival time                                                                        3.7522

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.8415     4.9415
  clock reconvergence pessimism                                                 0.0000     4.9415
  clock uncertainty                                                            -0.1000     4.8415
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/CLK (SDFFX2_HVT)                                  4.8415 r
  library setup time                                          1.0000           -1.2361     3.6054
  data required time                                                                       3.6054
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6054
  data arrival time                                                                       -3.7522
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1468


  Startpoint: sd_DQ_in[2]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[2] (in)                                   0.0374                     0.0046     2.6546 f
  sd_DQ_in[2] (net)            1   0.4033 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_55116/A (DELLN1X2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     2.6546 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_55116/Y (DELLN1X2_LVT)
                                                     0.0338   1.0000            0.3068     2.9614 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_102 (net)
                               2   0.8526 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54967/A (NBUFFX2_RVT)
                                            0.0000   0.0338   1.0000   0.0000   0.0000     2.9614 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54967/Y (NBUFFX2_RVT)
                                                     0.0568   1.0000            0.1141     3.0754 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41619 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54968/A (NBUFFX2_HVT)
                                            0.0000   0.0568   1.0000   0.0000   0.0000     3.0754 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54968/Y (NBUFFX2_HVT)
                                                     0.1270   1.0000            0.2256     3.3011 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41620 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54969/A (NBUFFX2_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     3.3011 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54969/Y (NBUFFX2_HVT)
                                                     0.1270   1.0000            0.2801     3.5812 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41621 (net)
                               1   0.4886 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54970/A (NBUFFX2_RVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     3.5812 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54970/Y (NBUFFX2_RVT)
                                                     0.0569   1.0000            0.1817     3.7630 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41622 (net)
                               1   0.3979 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/D (SDFFX1_HVT)
                                            0.0000   0.0569   1.0000   0.0000   0.0000     3.7630 f
  data arrival time                                                                        3.7630

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.8415     4.9415
  clock reconvergence pessimism                                                 0.0000     4.9415
  clock uncertainty                                                            -0.1000     4.8415
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/CLK (SDFFX1_HVT)                                   4.8415 r
  library setup time                                          1.0000           -1.2125     3.6290
  data required time                                                                       3.6290
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6290
  data arrival time                                                                       -3.7630
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1339


  Startpoint: sd_DQ_in[7]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[7] (in)                                   0.0385                     0.0051     2.6551 f
  sd_DQ_in[7] (net)            1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54944/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54944/Y (NBUFFX2_HVT)
                                                     0.1258   1.0000            0.2108     2.8660 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41596 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54943/A (DELLN1X2_LVT)
                                            0.0000   0.1258   1.0000   0.0000   0.0000     2.8660 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54943/Y (DELLN1X2_LVT)
                                                     0.0323   1.0000            0.3611     3.2271 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41595 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54942/A (NBUFFX2_HVT)
                                            0.0000   0.0323   1.0000   0.0000   0.0000     3.2271 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54942/Y (NBUFFX2_HVT)
                                                     0.1281   1.0000            0.2087     3.4357 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41594 (net)
                               1   0.5302 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54997/A (NBUFFX2_LVT)
                                            0.0000   0.1281   1.0000   0.0000   0.0000     3.4357 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54997/Y (NBUFFX2_LVT)
                                                     0.0404   1.0000            0.1242     3.5599 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41645 (net)
                               2   0.9844 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54996/A (NBUFFX2_LVT)
                                            0.0000   0.0404   1.0000   0.0000   0.0000     3.5599 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54996/Y (NBUFFX2_LVT)
                                                     0.0298   1.0000            0.0720     3.6319 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41644 (net)
                               1   1.1928 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54995/A (NBUFFX8_RVT)
                                            0.0000   0.0298   1.0000   0.0000   0.0000     3.6319 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54995/Y (NBUFFX8_RVT)
                                                     0.0516   1.0000            0.1038     3.7357 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41643 (net)
                               1   0.3973 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/D (SDFFX2_HVT)
                                            0.0000   0.0516   1.0000   0.0000   0.0000     3.7357 f
  data arrival time                                                                        3.7357

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.8415     4.9415
  clock reconvergence pessimism                                                 0.0000     4.9415
  clock uncertainty                                                            -0.1000     4.8415
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/CLK (SDFFX2_HVT)                                   4.8415 r
  library setup time                                          1.0000           -1.2327     3.6088
  data required time                                                                       3.6088
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6088
  data arrival time                                                                       -3.7357
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1269


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.2282     4.8256 f
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   1.5389 
  Xecutng_Instrn_3__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     4.8256 f
  Xecutng_Instrn_3__UPF_LS/Y (LSDNSSX4_LVT)          0.0516   1.0000            0.2072     5.0328 f
  n376 (net)                   4   2.1749 
  U251/A2 (AO22X1_HVT)                      0.0000   0.0516   1.0000   0.0000   0.0000     5.0328 f
  U251/Y (AO22X1_HVT)                                0.1800   1.0000            0.5339     5.5667 f
  n757 (net)                   1   1.0990 
  I_SDRAM_TOP/HFSBUF_4_133/A (NBUFFX8_HVT)
                                            0.0000   0.1800   1.0000   0.0000   0.0000     5.5667 f
  I_SDRAM_TOP/HFSBUF_4_133/Y (NBUFFX8_HVT)           0.1100   1.0000            0.3006     5.8673 f
  I_SDRAM_TOP/HFSNET_40 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[3] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     5.8673 f
  data arrival time                                                                        5.8673

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1168     5.7442
  data required time                                                                       5.7442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7442
  data arrival time                                                                       -5.8673
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1231


  Startpoint: sd_DQ_in[29]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[29] (in)                                  0.0385                     0.0051     2.6551 f
  sd_DQ_in[29] (net)           1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54937/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54937/Y (NBUFFX2_HVT)
                                                     0.1267   1.0000            0.2119     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41589 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54938/A (NBUFFX2_HVT)
                                            0.0000   0.1267   1.0000   0.0000   0.0000     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54938/Y (NBUFFX2_HVT)
                                                     0.1253   1.0000            0.2778     3.1448 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41590 (net)
                               1   0.3925 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54939/A (DELLN2X2_LVT)
                                            0.0000   0.1253   1.0000   0.0000   0.0000     3.1448 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54939/Y (DELLN2X2_LVT)
                                                     0.0390   1.0000            0.4852     3.6300 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41591 (net)
                               2   2.2303 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/D (SDFFX2_HVT)
                                            0.0000   0.0390   1.0000   0.0000   0.0000     3.6300 f
  data arrival time                                                                        3.6300

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.7334     4.8334
  clock reconvergence pessimism                                                 0.0000     4.8334
  clock uncertainty                                                            -0.1000     4.7334
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/CLK (SDFFX2_HVT)                                  4.7334 r
  library setup time                                          1.0000           -1.2259     3.5075
  data required time                                                                       3.5075
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5075
  data arrival time                                                                       -3.6300
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1225


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[10] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[10] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_133/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_133/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7269 r
  I_RISC_CORE/sram_fixnet_133 (net)
                               1   0.8843 
  I_RISC_CORE/U198/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7269 r
  I_RISC_CORE/U198/SO (HADDX2_HVT)                   0.3209   1.0000            0.9923     4.7192 f
  I_RISC_CORE/RESULT_DATA[10] (net)
                               2   2.4520 
  RESULT_DATA_10__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0000   0.0000   0.0000     4.7192 f
  RESULT_DATA_10__UPF_LS/Y (LSDNSSX8_LVT)            0.0555   1.0000            0.2426     4.9618 f
  n398 (net)                   2   0.8460 
  U262/A2 (AO22X1_HVT)                      0.0000   0.0555   1.0000   0.0000   0.0000     4.9618 f
  U262/Y (AO22X1_HVT)                                0.1948   1.0000            0.5530     5.5148 f
  n738 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_149/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5148 f
  I_SDRAM_TOP/HFSBUF_23_149/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8421 f
  I_SDRAM_TOP/HFSNET_56 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[26] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8421 f
  data arrival time                                                                        5.8421

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8421
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1035


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[11] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[11] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_132/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_132/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7269 r
  I_RISC_CORE/sram_fixnet_132 (net)
                               1   0.8843 
  I_RISC_CORE/U196/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7269 r
  I_RISC_CORE/U196/SO (HADDX2_HVT)                   0.3209   1.0000            0.9923     4.7192 f
  I_RISC_CORE/RESULT_DATA[11] (net)
                               2   2.4520 
  RESULT_DATA_11__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0000   0.0000   0.0000     4.7192 f
  RESULT_DATA_11__UPF_LS/Y (LSDNSSX8_LVT)            0.0555   1.0000            0.2426     4.9618 f
  n397 (net)                   2   0.8460 
  U261/A2 (AO22X1_HVT)                      0.0000   0.0555   1.0000   0.0000   0.0000     4.9618 f
  U261/Y (AO22X1_HVT)                                0.1948   1.0000            0.5530     5.5148 f
  n750 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_138/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5148 f
  I_SDRAM_TOP/HFSBUF_23_138/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8421 f
  I_SDRAM_TOP/HFSNET_45 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[27] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8421 f
  data arrival time                                                                        5.8421

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8421
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1035


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[12] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[12] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_131/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_131/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7269 r
  I_RISC_CORE/sram_fixnet_131 (net)
                               1   0.8843 
  I_RISC_CORE/U197/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7269 r
  I_RISC_CORE/U197/SO (HADDX2_HVT)                   0.3209   1.0000            0.9923     4.7192 f
  I_RISC_CORE/RESULT_DATA[12] (net)
                               2   2.4520 
  RESULT_DATA_12__UPF_LS/A (LSDNSSX8_LVT)   0.0000   0.3209   1.0000   0.0000   0.0000     4.7192 f
  RESULT_DATA_12__UPF_LS/Y (LSDNSSX8_LVT)            0.0555   1.0000            0.2426     4.9618 f
  n396 (net)                   2   0.8460 
  U260/A2 (AO22X1_HVT)                      0.0000   0.0555   1.0000   0.0000   0.0000     4.9618 f
  U260/Y (AO22X1_HVT)                                0.1948   1.0000            0.5530     5.5148 f
  n732 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_156/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5148 f
  I_SDRAM_TOP/HFSBUF_23_156/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8421 f
  I_SDRAM_TOP/HFSNET_63 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[28] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8421 f
  data arrival time                                                                        5.8421

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8421
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1035


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[14] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[14] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_129/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_129/Y (NBUFFX4_HVT)       0.1425   1.0000            0.2205     3.7269 r
  I_RISC_CORE/sram_fixnet_129 (net)
                               1   0.8843 
  I_RISC_CORE/U193/A0 (HADDX2_HVT)          0.0000   0.1425   1.0000   0.0000   0.0000     3.7269 r
  I_RISC_CORE/U193/SO (HADDX2_HVT)                   0.2930   1.0000            0.9547     4.6816 f
  I_RISC_CORE/RESULT_DATA[14] (net)
                               2   0.9925 
  RESULT_DATA_14__UPF_LS/A (LSDNSSX4_LVT)   0.0000   0.2930   1.0000   0.0000   0.0000     4.6816 f
  RESULT_DATA_14__UPF_LS/Y (LSDNSSX4_LVT)            0.0625   1.0000            0.2708     4.9524 f
  n394 (net)                   2   0.8460 
  U258/A2 (AO22X1_HVT)                      0.0000   0.0625   1.0000   0.0000   0.0000     4.9524 f
  U258/Y (AO22X1_HVT)                                0.1948   1.0000            0.5585     5.5109 f
  n730 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_157/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5109 f
  I_SDRAM_TOP/HFSBUF_23_157/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8382 f
  I_SDRAM_TOP/HFSNET_64 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[30] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8382 f
  data arrival time                                                                        5.8382

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8382
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0996


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[15] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[15] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell/Y (NBUFFX4_HVT)           0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet (net)
                               1   0.9037 
  I_RISC_CORE/U192/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U192/SO (HADDX1_HVT)                   0.2840   1.0000            0.8635     4.5906 f
  I_RISC_CORE/RESULT_DATA[15] (net)
                               2   2.2096 
  RESULT_DATA_15__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.2840   1.0000   0.0000   0.0000     4.5906 f
  RESULT_DATA_15__UPF_LS/Y (LSDNSSX8_HVT)            0.0749   1.0000            0.3509     4.9415 f
  n393 (net)                   2   0.8935 
  U257/A2 (AO22X1_HVT)                      0.0000   0.0749   1.0000   0.0000   0.0000     4.9415 f
  U257/Y (AO22X1_HVT)                                0.1948   1.0000            0.5685     5.5100 f
  n734 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_153/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5100 f
  I_SDRAM_TOP/HFSBUF_23_153/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.8373 f
  I_SDRAM_TOP/HFSNET_60 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[31] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.8373 f
  data arrival time                                                                        5.8373

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.9262     5.7262
  clock reconvergence pessimism                                                 0.0012     5.7274
  clock uncertainty                                                            -0.1000     5.6274
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)                          5.6274 r
  library setup time                                          1.0000            0.1112     5.7386
  data required time                                                                       5.7386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.7386
  data arrival time                                                                       -5.8373
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0987


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9790     2.1765 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/U43/A (NBUFFX2_HVT)           0.0000   0.1389   1.0000   0.0000   0.0000     2.1765 r
  I_RISC_CORE/U43/Y (NBUFFX2_HVT)                    0.1625   1.0000            0.3045     2.4809 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.2658 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1625   1.0000   0.0000   0.0000     2.4809 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5931     3.0741 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23545/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0741 r
  I_RISC_CORE/ZBUF_81_inst_23545/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4106 r
  I_RISC_CORE/ZBUF_81_102 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4106 r
  data arrival time                                                                        3.4106

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0100     3.3170
  data required time                                                                       3.3170
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3170
  data arrival time                                                                       -3.4106
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0936


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9790     2.1765 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/U43/A (NBUFFX2_HVT)           0.0000   0.1389   1.0000   0.0000   0.0000     2.1765 r
  I_RISC_CORE/U43/Y (NBUFFX2_HVT)                    0.1625   1.0000            0.3045     2.4809 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.2658 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1625   1.0000   0.0000   0.0000     2.4809 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5931     3.0741 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23545/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0741 r
  I_RISC_CORE/ZBUF_81_inst_23545/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4106 r
  I_RISC_CORE/ZBUF_81_102 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4106 r
  data arrival time                                                                        3.4106

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0100     3.3170
  data required time                                                                       3.3170
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3170
  data arrival time                                                                       -3.4106
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0936


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9790     2.1765 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/U43/A (NBUFFX2_HVT)           0.0000   0.1389   1.0000   0.0000   0.0000     2.1765 r
  I_RISC_CORE/U43/Y (NBUFFX2_HVT)                    0.1625   1.0000            0.3045     2.4809 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.2658 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1625   1.0000   0.0000   0.0000     2.4809 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5931     3.0741 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23545/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0741 r
  I_RISC_CORE/ZBUF_81_inst_23545/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4106 r
  I_RISC_CORE/ZBUF_81_102 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4106 r
  data arrival time                                                                        3.4106

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0100     3.3170
  data required time                                                                       3.3170
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3170
  data arrival time                                                                       -3.4106
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0936


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9790     2.1765 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/U43/A (NBUFFX2_HVT)           0.0000   0.1389   1.0000   0.0000   0.0000     2.1765 r
  I_RISC_CORE/U43/Y (NBUFFX2_HVT)                    0.1625   1.0000            0.3045     2.4809 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.2658 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1625   1.0000   0.0000   0.0000     2.4809 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5931     3.0741 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23545/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0741 r
  I_RISC_CORE/ZBUF_81_inst_23545/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4106 r
  I_RISC_CORE/ZBUF_81_102 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4106 r
  data arrival time                                                                        3.4106

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0100     3.3170
  data required time                                                                       3.3170
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3170
  data arrival time                                                                       -3.4106
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0936


  Startpoint: sd_DQ_in[28]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 r
  sd_DQ_in[28] (in)                                  0.0442                     0.0061     2.6561 r
  sd_DQ_in[28] (net)           1   0.5571 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54991/A (NBUFFX2_RVT)
                                            0.0000   0.0442   1.0000   0.0000   0.0000     2.6561 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54991/Y (NBUFFX2_RVT)
                                                     0.0539   1.0000            0.1030     2.7590 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41639 (net)
                               1   0.4083 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54990/A (DELLN2X2_RVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     2.7590 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54990/Y (DELLN2X2_RVT)
                                                     0.0839   1.0000            1.0383     3.7973 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41638 (net)
                               2   2.3096 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/D (SDFFX1_HVT)
                                            0.0000   0.0839   1.0000   0.0000   0.0000     3.7973 r
  data arrival time                                                                        3.7973

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.8415     4.9415
  clock reconvergence pessimism                                                 0.0000     4.9415
  clock uncertainty                                                            -0.1000     4.8415
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/CLK (SDFFX1_HVT)                                  4.8415 r
  library setup time                                          1.0000           -1.1356     3.7059
  data required time                                                                       3.7059
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.7059
  data arrival time                                                                       -3.7973
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0914


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.1510   1.0000            0.9918     2.1892 r
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               2   0.8845 
  I_RISC_CORE/ZBUF_65_inst_23011/A (NBUFFX2_HVT)
                                            0.0000   0.1510   1.0000   0.0000   0.0000     2.1892 r
  I_RISC_CORE/ZBUF_65_inst_23011/Y (NBUFFX2_HVT)     0.1438   1.0000            0.3008     2.4900 r
  I_RISC_CORE/ZBUF_65_39 (net)
                               3   1.3052 
  I_RISC_CORE/U229/A2 (AO22X1_HVT)          0.0000   0.1438   1.0000   0.0000   0.0000     2.4900 r
  I_RISC_CORE/U229/Y (AO22X1_HVT)                    0.1994   1.0000            0.5789     3.0689 r
  I_RISC_CORE/n639 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23972/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0689 r
  I_RISC_CORE/ZBUF_81_inst_23972/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4055 r
  I_RISC_CORE/ZBUF_81_162 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[10] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4055 r
  data arrival time                                                                        3.4055

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0100     3.3170
  data required time                                                                       3.3170
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3170
  data arrival time                                                                       -3.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0884


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.1510   1.0000            0.9918     2.1892 r
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               2   0.8845 
  I_RISC_CORE/ZBUF_65_inst_23011/A (NBUFFX2_HVT)
                                            0.0000   0.1510   1.0000   0.0000   0.0000     2.1892 r
  I_RISC_CORE/ZBUF_65_inst_23011/Y (NBUFFX2_HVT)     0.1438   1.0000            0.3008     2.4900 r
  I_RISC_CORE/ZBUF_65_39 (net)
                               3   1.3052 
  I_RISC_CORE/U229/A2 (AO22X1_HVT)          0.0000   0.1438   1.0000   0.0000   0.0000     2.4900 r
  I_RISC_CORE/U229/Y (AO22X1_HVT)                    0.1994   1.0000            0.5789     3.0689 r
  I_RISC_CORE/n639 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23972/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0689 r
  I_RISC_CORE/ZBUF_81_inst_23972/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4055 r
  I_RISC_CORE/ZBUF_81_162 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[10] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4055 r
  data arrival time                                                                        3.4055

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0100     3.3170
  data required time                                                                       3.3170
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3170
  data arrival time                                                                       -3.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0884


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.1510   1.0000            0.9918     2.1892 r
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               2   0.8845 
  I_RISC_CORE/ZBUF_65_inst_23011/A (NBUFFX2_HVT)
                                            0.0000   0.1510   1.0000   0.0000   0.0000     2.1892 r
  I_RISC_CORE/ZBUF_65_inst_23011/Y (NBUFFX2_HVT)     0.1438   1.0000            0.3008     2.4900 r
  I_RISC_CORE/ZBUF_65_39 (net)
                               3   1.3052 
  I_RISC_CORE/U229/A2 (AO22X1_HVT)          0.0000   0.1438   1.0000   0.0000   0.0000     2.4900 r
  I_RISC_CORE/U229/Y (AO22X1_HVT)                    0.1994   1.0000            0.5789     3.0689 r
  I_RISC_CORE/n639 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23972/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0689 r
  I_RISC_CORE/ZBUF_81_inst_23972/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4055 r
  I_RISC_CORE/ZBUF_81_162 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[10] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4055 r
  data arrival time                                                                        3.4055

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0100     3.3170
  data required time                                                                       3.3170
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3170
  data arrival time                                                                       -3.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0884


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.1510   1.0000            0.9918     2.1892 r
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               2   0.8845 
  I_RISC_CORE/ZBUF_65_inst_23011/A (NBUFFX2_HVT)
                                            0.0000   0.1510   1.0000   0.0000   0.0000     2.1892 r
  I_RISC_CORE/ZBUF_65_inst_23011/Y (NBUFFX2_HVT)     0.1438   1.0000            0.3008     2.4900 r
  I_RISC_CORE/ZBUF_65_39 (net)
                               3   1.3052 
  I_RISC_CORE/U229/A2 (AO22X1_HVT)          0.0000   0.1438   1.0000   0.0000   0.0000     2.4900 r
  I_RISC_CORE/U229/Y (AO22X1_HVT)                    0.1994   1.0000            0.5789     3.0689 r
  I_RISC_CORE/n639 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23972/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0689 r
  I_RISC_CORE/ZBUF_81_inst_23972/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4055 r
  I_RISC_CORE/ZBUF_81_162 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[10] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4055 r
  data arrival time                                                                        3.4055

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0100     3.3170
  data required time                                                                       3.3170
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3170
  data arrival time                                                                       -3.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0884


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX1_HVT)
                                                     0.1589   1.0000            0.9991     2.1965 r
  I_RISC_CORE/n870 (net)       1   1.1433 
  I_RISC_CORE/U30/A (NBUFFX8_HVT)           0.0000   0.1589   1.0000   0.0000   0.0000     2.1965 r
  I_RISC_CORE/U30/Y (NBUFFX8_HVT)                    0.1326   1.0000            0.3041     2.5007 r
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               8   2.4889 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1326   1.0000   0.0000   0.0000     2.5007 r
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1964   1.0000            0.5672     3.0679 r
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23879/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.0679 r
  I_RISC_CORE/ZINV_97_inst_23879/Y (INVX0_HVT)       0.1556   1.0000            0.2175     3.2854 f
  I_RISC_CORE/ZINV_97_146 (net)
                               2   1.6567 
  I_RISC_CORE/ZINV_6_inst_23878/A (INVX0_HVT)
                                            0.0000   0.1556   1.0000   0.0000   0.0000     3.2854 f
  I_RISC_CORE/ZINV_6_inst_23878/Y (INVX0_HVT)        0.0718   1.0000            0.1376     3.4230 r
  I_RISC_CORE/ZINV_6_146 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.0718   1.0000   0.0000   0.0000     3.4230 r
  data arrival time                                                                        3.4230

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0348     3.3418
  data required time                                                                       3.3418
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3418
  data arrival time                                                                       -3.4230
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0812


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX1_HVT)
                                                     0.1589   1.0000            0.9991     2.1965 r
  I_RISC_CORE/n870 (net)       1   1.1433 
  I_RISC_CORE/U30/A (NBUFFX8_HVT)           0.0000   0.1589   1.0000   0.0000   0.0000     2.1965 r
  I_RISC_CORE/U30/Y (NBUFFX8_HVT)                    0.1326   1.0000            0.3041     2.5007 r
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               8   2.4889 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1326   1.0000   0.0000   0.0000     2.5007 r
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1964   1.0000            0.5672     3.0679 r
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23879/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.0679 r
  I_RISC_CORE/ZINV_97_inst_23879/Y (INVX0_HVT)       0.1556   1.0000            0.2175     3.2854 f
  I_RISC_CORE/ZINV_97_146 (net)
                               2   1.6567 
  I_RISC_CORE/ZINV_63_inst_23877/A (INVX2_HVT)
                                            0.0000   0.1556   1.0000   0.0000   0.0000     3.2854 f
  I_RISC_CORE/ZINV_63_inst_23877/Y (INVX2_HVT)       0.0730   1.0000            0.1293     3.4146 r
  I_RISC_CORE/ZINV_63_146 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.0730   1.0000   0.0000   0.0000     3.4146 r
  data arrival time                                                                        3.4146

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0343     3.3413
  data required time                                                                       3.3413
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3413
  data arrival time                                                                       -3.4146
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0733


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX1_HVT)
                                                     0.1589   1.0000            0.9991     2.1965 r
  I_RISC_CORE/n870 (net)       1   1.1433 
  I_RISC_CORE/U30/A (NBUFFX8_HVT)           0.0000   0.1589   1.0000   0.0000   0.0000     2.1965 r
  I_RISC_CORE/U30/Y (NBUFFX8_HVT)                    0.1326   1.0000            0.3041     2.5007 r
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               8   2.4889 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1326   1.0000   0.0000   0.0000     2.5007 r
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1964   1.0000            0.5672     3.0679 r
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23879/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.0679 r
  I_RISC_CORE/ZINV_97_inst_23879/Y (INVX0_HVT)       0.1556   1.0000            0.2175     3.2854 f
  I_RISC_CORE/ZINV_97_146 (net)
                               2   1.6567 
  I_RISC_CORE/ZINV_63_inst_23877/A (INVX2_HVT)
                                            0.0000   0.1556   1.0000   0.0000   0.0000     3.2854 f
  I_RISC_CORE/ZINV_63_inst_23877/Y (INVX2_HVT)       0.0730   1.0000            0.1293     3.4146 r
  I_RISC_CORE/ZINV_63_146 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.0730   1.0000   0.0000   0.0000     3.4146 r
  data arrival time                                                                        3.4146

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0343     3.3413
  data required time                                                                       3.3413
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3413
  data arrival time                                                                       -3.4146
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0733


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: cts_buf_684732564/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.1974     1.1974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX1_HVT)
                                                     0.0544                     0.0000     1.1974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX1_HVT)
                                                     0.1589   1.0000            0.9991     2.1965 r
  I_RISC_CORE/n870 (net)       1   1.1433 
  I_RISC_CORE/U30/A (NBUFFX8_HVT)           0.0000   0.1589   1.0000   0.0000   0.0000     2.1965 r
  I_RISC_CORE/U30/Y (NBUFFX8_HVT)                    0.1326   1.0000            0.3041     2.5007 r
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               8   2.4889 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1326   1.0000   0.0000   0.0000     2.5007 r
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1964   1.0000            0.5672     3.0679 r
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_97_inst_23879/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.0679 r
  I_RISC_CORE/ZINV_97_inst_23879/Y (INVX0_HVT)       0.1556   1.0000            0.2175     3.2854 f
  I_RISC_CORE/ZINV_97_146 (net)
                               2   1.6567 
  I_RISC_CORE/ZINV_63_inst_23877/A (INVX2_HVT)
                                            0.0000   0.1556   1.0000   0.0000   0.0000     3.2854 f
  I_RISC_CORE/ZINV_63_inst_23877/Y (INVX2_HVT)       0.0730   1.0000            0.1293     3.4146 r
  I_RISC_CORE/ZINV_63_146 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.0730   1.0000   0.0000   0.0000     3.4146 r
  data arrival time                                                                        3.4146

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.0875     3.4070
  clock uncertainty                                                            -0.1000     3.3070
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3070 r
  library setup time                                          1.0000            0.0343     3.3413
  data required time                                                                       3.3413
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3413
  data arrival time                                                                       -3.4146
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0733


  Startpoint: sd_DQ_in[11]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[11] (in)                                  0.0385                     0.0051     2.6551 f
  sd_DQ_in[11] (net)           1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54816/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54816/Y (NBUFFX2_HVT)
                                                     0.1252   1.0000            0.2102     2.8653 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41520 (net)
                               1   0.3718 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54815/A (DELLN3X2_LVT)
                                            0.0000   0.1252   1.0000   0.0000   0.0000     2.8653 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54815/Y (DELLN3X2_LVT)
                                                     0.0392   1.0000            0.8172     3.6825 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41519 (net)
                               2   2.2303 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/D (SDFFX2_HVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.6825 f
  data arrival time                                                                        3.6825

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.8415     4.9415
  clock reconvergence pessimism                                                 0.0000     4.9415
  clock uncertainty                                                            -0.1000     4.8415
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/CLK (SDFFX2_HVT)                                  4.8415 r
  library setup time                                          1.0000           -1.2262     3.6153
  data required time                                                                       3.6153
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6153
  data arrival time                                                                       -3.6825
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0672


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFX1_RVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/Q (SDFFX1_RVT)
                                                     0.1113   1.0000            0.5040     4.1014 r
  I_RISC_CORE/Xecutng_Instrn[31] (net)
                               5   2.3580 
  Xecutng_Instrn_31__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1113   1.0000   0.0000   0.0000     4.1014 r
  Xecutng_Instrn_31__UPF_LS/Y (LSDNSSX4_LVT)         0.0378   1.0000            0.0872     4.1886 r
  n348 (net)                   1   0.4180 
  U292/A4 (AOI22X1_HVT)                     0.0000   0.0378   1.0000   0.0000   0.0000     4.1886 r
  U292/Y (AOI22X1_HVT)                               0.1248   1.0000            0.5719     4.7605 f
  n611 (net)                   1   0.3845 
  U341/A2 (NAND3X1_HVT)                     0.0000   0.1248   1.0000   0.0000   0.0000     4.7605 f
  U341/Y (NAND3X1_HVT)                               0.1466   1.0000            0.5939     5.3544 r
  n665 (net)                   1   1.1443 
  I_PCI_TOP/HFSBUF_57_171/A (NBUFFX8_HVT)   0.0000   0.1466   1.0000   0.0000   0.0000     5.3544 r
  I_PCI_TOP/HFSBUF_57_171/Y (NBUFFX8_HVT)            0.1198   1.0000            0.2828     5.6372 r
  I_PCI_TOP/HFSNET_30 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1198   1.0000   0.0000   0.0000     5.6372 r
  data arrival time                                                                        5.6372

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.0150     5.5730
  data required time                                                                       5.5730
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.5730
  data arrival time                                                                       -5.6372
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0642


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.1974     3.5974
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFX2_LVT)
                                                     0.0544                     0.0000     3.5974 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFX2_LVT)
                                                     0.0611   1.0000            0.3353     3.9327 f
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               8   3.6849 
  Xecutng_Instrn_27__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.0611   1.0000   0.0000   0.0000     3.9327 f
  Xecutng_Instrn_27__UPF_LS/Y (LSDNSSX4_RVT)         0.1395   1.0000            0.2554     4.1881 f
  n352 (net)                   1   0.4372 
  U445/A4 (AO22X1_HVT)                      0.0000   0.1395   1.0000   0.0000   0.0000     4.1881 f
  U445/Y (AO22X1_HVT)                                0.1638   1.0000            0.4034     4.5915 f
  n325 (net)                   1   0.5771 
  U327/A (INVX0_LVT)                        0.0000   0.1638   1.0000   0.0000   0.0000     4.5915 f
  U327/Y (INVX0_LVT)                                 0.0762   1.0000            0.0971     4.6886 r
  n584 (net)                   1   0.4035 
  U448/A2 (NAND3X1_HVT)                     0.0000   0.0762   1.0000   0.0000   0.0000     4.6886 r
  U448/Y (NAND3X1_HVT)                               0.1669   1.0000            0.7248     5.4134 f
  n667 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_130_172/A (NBUFFX16_HVT)
                                            0.0000   0.1669   1.0000   0.0000   0.0000     5.4134 f
  I_PCI_TOP/HFSBUF_130_172/Y (NBUFFX16_HVT)          0.1225   1.0000            0.3056     5.7190 f
  I_PCI_TOP/HFSNET_31 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     5.7190 f
  data arrival time                                                                        5.7190

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8556     5.6556
  clock reconvergence pessimism                                                 0.0012     5.6569
  clock uncertainty                                                            -0.1000     5.5569
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/CE1 (SRAM2RW32x4)                              5.5569 r
  library setup time                                          1.0000            0.1062     5.6630
  data required time                                                                       5.6630
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6630
  data arrival time                                                                       -5.7190
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0559


  Startpoint: sd_DQ_in[23]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[23] (in)                                  0.0385                     0.0051     2.6551 f
  sd_DQ_in[23] (net)           1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54810/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54810/Y (NBUFFX2_HVT)
                                                     0.1274   1.0000            0.2126     2.8677 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41514 (net)
                               1   0.4886 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54811/A (NBUFFX2_RVT)
                                            0.0000   0.1274   1.0000   0.0000   0.0000     2.8677 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54811/Y (NBUFFX2_RVT)
                                                     0.0570   1.0000            0.1821     3.0498 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41515 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54809/A (DELLN1X2_LVT)
                                            0.0000   0.0570   1.0000   0.0000   0.0000     3.0498 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54809/Y (DELLN1X2_LVT)
                                                     0.0321   1.0000            0.3169     3.3667 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41513 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54813/A (DELLN1X2_LVT)
                                            0.0000   0.0321   1.0000   0.0000   0.0000     3.3667 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54813/Y (DELLN1X2_LVT)
                                                     0.0338   1.0000            0.3033     3.6700 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41517 (net)
                               2   0.8515 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/D (SDFFX2_HVT)
                                            0.0000   0.0338   1.0000   0.0000   0.0000     3.6700 f
  data arrival time                                                                        3.6700

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.8415     4.9415
  clock reconvergence pessimism                                                 0.0000     4.9415
  clock uncertainty                                                            -0.1000     4.8415
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/CLK (SDFFX2_HVT)                                  4.8415 r
  library setup time                                          1.0000           -1.2234     3.6181
  data required time                                                                       3.6181
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6181
  data arrival time                                                                       -3.6700
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0519


  Startpoint: sd_DQ_in[30]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[30] (in)                                  0.0385                     0.0051     2.6551 f
  sd_DQ_in[30] (net)           1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54950/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54950/Y (NBUFFX2_HVT)
                                                     0.1256   1.0000            0.2106     2.8658 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41602 (net)
                               1   0.3925 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54951/A (DELLN2X2_LVT)
                                            0.0000   0.1256   1.0000   0.0000   0.0000     2.8658 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54951/Y (DELLN2X2_LVT)
                                                     0.0325   1.0000            0.4758     3.3415 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41603 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54949/A (DELLN1X2_LVT)
                                            0.0000   0.0325   1.0000   0.0000   0.0000     3.3415 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54949/Y (DELLN1X2_LVT)
                                                     0.0385   1.0000            0.3105     3.6520 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41601 (net)
                               2   2.2303 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/D (SDFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     3.6520 f
  data arrival time                                                                        3.6520

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.8415     4.9415
  clock reconvergence pessimism                                                 0.0000     4.9415
  clock uncertainty                                                            -0.1000     4.8415
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/CLK (SDFFX2_HVT)                                  4.8415 r
  library setup time                                          1.0000           -1.2259     3.6157
  data required time                                                                       3.6157
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.6157
  data arrival time                                                                       -3.6520
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0364


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[7] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[7] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_136/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_136/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_136 (net)
                               1   0.9037 
  I_RISC_CORE/U187/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U187/SO (HADDX1_HVT)                   0.2390   1.0000            0.8127     4.5398 f
  I_RISC_CORE/RESULT_DATA[7] (net)
                               2   0.7793 
  RESULT_DATA_7__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2390   1.0000   0.0000   0.0000     4.5398 f
  RESULT_DATA_7__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9433 f
  n401 (net)                   2   0.8460 
  U356/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9433 f
  U356/Y (AO22X1_HVT)                                0.1696   1.0000            0.4125     5.3558 f
  n245 (net)                   1   0.7595 
  U393/A (INVX1_LVT)                        0.0000   0.1696   1.0000   0.0000   0.0000     5.3558 f
  U393/Y (INVX1_LVT)                                 0.0784   1.0000            0.0930     5.4487 r
  n598 (net)                   1   0.4777 
  U359/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0000   0.0000   0.0000     5.4487 r
  U359/Y (NAND3X2_RVT)                               0.0616   1.0000            0.2755     5.7242 f
  n662 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/I1[3] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     5.7242 f
  data arrival time                                                                        5.7242

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1359     5.6940
  data required time                                                                       5.6940
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6940
  data arrival time                                                                       -5.7242
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0302


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[6] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[6] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_137/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_137/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_137 (net)
                               1   0.9037 
  I_RISC_CORE/U191/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U191/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5398 f
  I_RISC_CORE/RESULT_DATA[6] (net)
                               2   0.7793 
  RESULT_DATA_6__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5398 f
  RESULT_DATA_6__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9432 f
  n402 (net)                   2   0.8460 
  U286/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9432 f
  U286/Y (AO22X1_HVT)                                0.1696   1.0000            0.4125     5.3557 f
  n186 (net)                   1   0.7595 
  U452/A (INVX1_LVT)                        0.0000   0.1696   1.0000   0.0000   0.0000     5.3557 f
  U452/Y (INVX1_LVT)                                 0.0784   1.0000            0.0930     5.4487 r
  n609 (net)                   1   0.4777 
  U291/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0000   0.0000   0.0000     5.4487 r
  U291/Y (NAND3X2_RVT)                               0.0616   1.0000            0.2755     5.7242 f
  n661 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/I1[2] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     5.7242 f
  data arrival time                                                                        5.7242

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1359     5.6940
  data required time                                                                       5.6940
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6940
  data arrival time                                                                       -5.7242
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0302


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[4] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[4] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_139/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_139/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_139 (net)
                               1   0.9037 
  I_RISC_CORE/U189/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U189/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5398 f
  I_RISC_CORE/RESULT_DATA[4] (net)
                               2   0.7793 
  RESULT_DATA_4__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5398 f
  RESULT_DATA_4__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9432 f
  n404 (net)                   2   0.8460 
  U403/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9432 f
  U403/Y (AO22X1_HVT)                                0.1696   1.0000            0.4125     5.3557 f
  n290 (net)                   1   0.7595 
  U369/A (INVX1_LVT)                        0.0000   0.1696   1.0000   0.0000   0.0000     5.3557 f
  U369/Y (INVX1_LVT)                                 0.0784   1.0000            0.0930     5.4487 r
  n591 (net)                   1   0.4777 
  U406/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0000   0.0000   0.0000     5.4487 r
  U406/Y (NAND3X2_RVT)                               0.0616   1.0000            0.2755     5.7242 f
  n659 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/I1[0] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     5.7242 f
  data arrival time                                                                        5.7242

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1359     5.6940
  data required time                                                                       5.6940
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6940
  data arrival time                                                                       -5.7242
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0302


  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0230     3.4230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                                     0.0376                     0.0000     3.4230 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[5] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0834     3.5064 r
  I_RISC_CORE/I_REG_FILE_data_out_A[5] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_138/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5064 r
  I_RISC_CORE/sram_fixcell_138/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7271 r
  I_RISC_CORE/sram_fixnet_138 (net)
                               1   0.9037 
  I_RISC_CORE/U190/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7271 r
  I_RISC_CORE/U190/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5398 f
  I_RISC_CORE/RESULT_DATA[5] (net)
                               2   0.7793 
  RESULT_DATA_5__UPF_LS/A (LSDNSSX4_RVT)    0.0000   0.2389   1.0000   0.0000   0.0000     4.5398 f
  RESULT_DATA_5__UPF_LS/Y (LSDNSSX4_RVT)             0.1426   1.0000            0.4034     4.9432 f
  n403 (net)                   2   0.8460 
  U344/A4 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9432 f
  U344/Y (AO22X1_HVT)                                0.1696   1.0000            0.4125     5.3557 f
  n235 (net)                   1   0.7595 
  U398/A (INVX1_LVT)                        0.0000   0.1696   1.0000   0.0000   0.0000     5.3557 f
  U398/Y (INVX1_LVT)                                 0.0784   1.0000            0.0930     5.4487 r
  n600 (net)                   1   0.4777 
  U347/A2 (NAND3X2_RVT)                     0.0000   0.0784   1.0000   0.0000   0.0000     5.4487 r
  U347/Y (NAND3X2_RVT)                               0.0616   1.0000            0.2755     5.7242 f
  n658 (net)                   1   0.0048 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/I1[1] (SRAM2RW32x4)
                                            0.0000   0.0616   1.0000   0.0000   0.0000     5.7242 f
  data arrival time                                                                        5.7242

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock network delay (propagated)                                              0.8568     5.6568
  clock reconvergence pessimism                                                 0.0012     5.6581
  clock uncertainty                                                            -0.1000     5.5581
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6/CE1 (SRAM2RW32x4)                              5.5581 r
  library setup time                                          1.0000            0.1359     5.6940
  data required time                                                                       5.6940
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.6940
  data arrival time                                                                       -5.7242
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0302


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9491 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9491 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3147 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3147 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5560 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U225/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5560 r
  I_RISC_CORE/U225/Y (AO22X1_HVT)                    0.1995   1.0000            0.4680     3.0240 r
  I_RISC_CORE/net15707 (net)   1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23969/A (NBUFFX4_HVT)
                                            0.0000   0.1995   1.0000   0.0000   0.0000     3.0240 r
  I_RISC_CORE/ZBUF_81_inst_23969/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3605 r
  I_RISC_CORE/ZBUF_81_161 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[15] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3605 r
  data arrival time                                                                        3.3605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0100     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.3605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0275


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9491 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9491 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3147 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3147 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5560 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U225/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5560 r
  I_RISC_CORE/U225/Y (AO22X1_HVT)                    0.1995   1.0000            0.4680     3.0240 r
  I_RISC_CORE/net15707 (net)   1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23969/A (NBUFFX4_HVT)
                                            0.0000   0.1995   1.0000   0.0000   0.0000     3.0240 r
  I_RISC_CORE/ZBUF_81_inst_23969/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3605 r
  I_RISC_CORE/ZBUF_81_161 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[15] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3605 r
  data arrival time                                                                        3.3605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0100     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.3605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0275


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9491 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9491 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3147 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3147 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5560 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U225/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5560 r
  I_RISC_CORE/U225/Y (AO22X1_HVT)                    0.1995   1.0000            0.4680     3.0240 r
  I_RISC_CORE/net15707 (net)   1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23969/A (NBUFFX4_HVT)
                                            0.0000   0.1995   1.0000   0.0000   0.0000     3.0240 r
  I_RISC_CORE/ZBUF_81_inst_23969/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3605 r
  I_RISC_CORE/ZBUF_81_161 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[15] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3605 r
  data arrival time                                                                        3.3605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0100     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.3605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0275


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9491 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9491 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3147 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3147 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5560 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U225/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5560 r
  I_RISC_CORE/U225/Y (AO22X1_HVT)                    0.1995   1.0000            0.4680     3.0240 r
  I_RISC_CORE/net15707 (net)   1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23969/A (NBUFFX4_HVT)
                                            0.0000   0.1995   1.0000   0.0000   0.0000     3.0240 r
  I_RISC_CORE/ZBUF_81_inst_23969/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3605 r
  I_RISC_CORE/ZBUF_81_161 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[15] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3605 r
  data arrival time                                                                        3.3605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0100     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.3605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0275


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9491 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9491 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3147 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3147 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5560 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U228/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5560 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0240 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23755/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0240 r
  I_RISC_CORE/ZBUF_81_inst_23755/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3605 r
  I_RISC_CORE/ZBUF_81_128 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3605 r
  data arrival time                                                                        3.3605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0100     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.3605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9491 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9491 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3147 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3147 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5560 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U227/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5560 r
  I_RISC_CORE/U227/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0240 r
  I_RISC_CORE/RegPort_C_12 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23963/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0240 r
  I_RISC_CORE/ZBUF_81_inst_23963/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3605 r
  I_RISC_CORE/ZBUF_81_160 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[12] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3605 r
  data arrival time                                                                        3.3605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0100     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.3605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9491 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9491 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3147 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3147 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5560 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U226/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5560 r
  I_RISC_CORE/U226/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0240 r
  I_RISC_CORE/RegPort_C_13 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23791/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0240 r
  I_RISC_CORE/ZBUF_81_inst_23791/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3605 r
  I_RISC_CORE/ZBUF_81_133 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[13] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3605 r
  data arrival time                                                                        3.3605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0100     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.3605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9491 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9491 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3147 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3147 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5560 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U228/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5560 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0240 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23755/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0240 r
  I_RISC_CORE/ZBUF_81_inst_23755/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3605 r
  I_RISC_CORE/ZBUF_81_128 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3605 r
  data arrival time                                                                        3.3605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0100     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.3605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9491 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9491 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3147 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3147 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5560 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U227/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5560 r
  I_RISC_CORE/U227/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0240 r
  I_RISC_CORE/RegPort_C_12 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23963/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0240 r
  I_RISC_CORE/ZBUF_81_inst_23963/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3605 r
  I_RISC_CORE/ZBUF_81_160 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[12] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3605 r
  data arrival time                                                                        3.3605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0100     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.3605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9491 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9491 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3147 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3147 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5560 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U226/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5560 r
  I_RISC_CORE/U226/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0240 r
  I_RISC_CORE/RegPort_C_13 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23791/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0240 r
  I_RISC_CORE/ZBUF_81_inst_23791/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3605 r
  I_RISC_CORE/ZBUF_81_133 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[13] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3605 r
  data arrival time                                                                        3.3605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0100     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.3605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9491 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9491 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3147 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3147 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5560 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U228/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5560 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0240 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23755/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0240 r
  I_RISC_CORE/ZBUF_81_inst_23755/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3605 r
  I_RISC_CORE/ZBUF_81_128 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3605 r
  data arrival time                                                                        3.3605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0100     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.3605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9491 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9491 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3147 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3147 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5560 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U227/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5560 r
  I_RISC_CORE/U227/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0240 r
  I_RISC_CORE/RegPort_C_12 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23963/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0240 r
  I_RISC_CORE/ZBUF_81_inst_23963/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3605 r
  I_RISC_CORE/ZBUF_81_160 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[12] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3605 r
  data arrival time                                                                        3.3605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0100     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.3605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9491 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9491 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3147 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3147 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5560 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U226/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5560 r
  I_RISC_CORE/U226/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0240 r
  I_RISC_CORE/RegPort_C_13 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23791/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0240 r
  I_RISC_CORE/ZBUF_81_inst_23791/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3605 r
  I_RISC_CORE/ZBUF_81_133 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3605 r
  data arrival time                                                                        3.3605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0100     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.3605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9491 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9491 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3147 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3147 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5560 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U228/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5560 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0240 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23755/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0240 r
  I_RISC_CORE/ZBUF_81_inst_23755/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3605 r
  I_RISC_CORE/ZBUF_81_128 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3605 r
  data arrival time                                                                        3.3605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0100     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.3605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9491 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9491 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3147 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3147 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5560 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U227/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5560 r
  I_RISC_CORE/U227/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0240 r
  I_RISC_CORE/RegPort_C_12 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23963/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0240 r
  I_RISC_CORE/ZBUF_81_inst_23963/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3605 r
  I_RISC_CORE/ZBUF_81_160 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[12] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3605 r
  data arrival time                                                                        3.3605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0100     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.3605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9491 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9491 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3147 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3147 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5560 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U226/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5560 r
  I_RISC_CORE/U226/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0240 r
  I_RISC_CORE/RegPort_C_13 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_23791/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0240 r
  I_RISC_CORE/ZBUF_81_inst_23791/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3605 r
  I_RISC_CORE/ZBUF_81_133 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[13] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3605 r
  data arrival time                                                                        3.3605

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0100     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.3605
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0274


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_683132548/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0230     1.0230
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                                     0.0376                     0.0000     1.0230 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.3793   1.0000            0.9260     1.9491 r
  I_RISC_CORE/n1294 (net)      2   3.0051 
  I_RISC_CORE/HFSINV_1028_540/A (INVX0_HVT)
                                            0.0000   0.3793   1.0000   0.0000   0.0000     1.9491 r
  I_RISC_CORE/HFSINV_1028_540/Y (INVX0_HVT)          0.2422   1.0000            0.3656     2.3147 f
  I_RISC_CORE/HFSNET_10 (net)
                               1   2.3053 
  I_RISC_CORE/HFSINV_987_539/A (INVX4_HVT)
                                            0.0000   0.2422   1.0000   0.0000   0.0000     2.3147 f
  I_RISC_CORE/HFSINV_987_539/Y (INVX4_HVT)           0.1563   1.0000            0.2413     2.5560 r
  I_RISC_CORE/HFSNET_9 (net)  19   8.6180 
  I_RISC_CORE/U217/A3 (AO22X1_HVT)          0.0000   0.1563   1.0000   0.0000   0.0000     2.5560 r
  I_RISC_CORE/U217/Y (AO22X1_HVT)                    0.1994   1.0000            0.4680     3.0240 r
  I_RISC_CORE/n319 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_23_inst_23820/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0240 r
  I_RISC_CORE/ZBUF_23_inst_23820/Y (NBUFFX4_HVT)     0.1327   1.0000            0.3364     3.3603 r
  I_RISC_CORE/ZBUF_23_136 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[8] (SRAM2RW128x16)
                                            0.0000   0.1327   1.0000   0.0000   0.0000     3.3603 r
  data arrival time                                                                        3.3603

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9195     3.3195
  clock reconvergence pessimism                                                 0.1035     3.4230
  clock uncertainty                                                            -0.1000     3.3230
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.3230 r
  library setup time                                          1.0000            0.0101     3.3331
  data required time                                                                       3.3331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3331
  data arrival time                                                                       -3.3603
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0272


  Startpoint: sd_DQ_in[18]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_
               (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                     0.0000     0.0000
  clock network delay (ideal)                                                   0.0000     0.0000
  input external delay                                                          0.6000     0.6000 r
  sd_DQ_in[18] (in)                                  0.0785                     0.0221     0.6221 r
  sd_DQ_in[18] (net)           1   2.0613 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_55029/A (NBUFFX16_LVT)
                                            0.0000   0.0785   1.0000   0.0000   0.0000     0.6221 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_55029/Y (NBUFFX16_LVT)
                                                     0.0357   1.0000            0.0957     0.7178 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41666 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_55030/A (NBUFFX2_LVT)
                                            0.0000   0.0357   1.0000   0.0000   0.0000     0.7178 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_55030/Y (NBUFFX2_LVT)
                                                     0.0276   1.0000            0.0569     0.7747 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41667 (net)
                               1   0.4809 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54932/A (NBUFFX2_HVT)
                                            0.0000   0.0276   1.0000   0.0000   0.0000     0.7747 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54932/Y (NBUFFX2_HVT)
                                                     0.1268   1.0000            0.1983     0.9730 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41584 (net)
                               1   0.4809 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54933/A (NBUFFX2_HVT)
                                            0.0000   0.1268   1.0000   0.0000   0.0000     0.9730 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54933/Y (NBUFFX2_HVT)
                                                     0.1261   1.0000            0.2691     1.2421 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41585 (net)
                               1   0.4160 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54934/A (DELLN1X2_RVT)
                                            0.0000   0.1261   1.0000   0.0000   0.0000     1.2421 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54934/Y (DELLN1X2_RVT)
                                                     0.0733   1.0000            0.8348     2.0769 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41586 (net)
                               2   0.9654 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54936/A (NBUFFX2_HVT)
                                            0.0000   0.0733   1.0000   0.0000   0.0000     2.0769 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54936/Y (NBUFFX2_HVT)
                                                     0.1553   1.0000            0.2516     2.3285 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41588 (net)
                               1   1.9059 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/D (SDFFNX1_HVT)
                                            0.0000   0.1553   1.0000   0.0000   0.0000     2.3285 r
  data arrival time                                                                        2.3285

  clock SDRAM_CLK (fall edge)                                                   2.0500     2.0500
  clock network delay (propagated)                                              0.8824     2.9324
  clock reconvergence pessimism                                                 0.0000     2.9324
  clock uncertainty                                                            -0.1000     2.8324
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK (SDFFNX1_HVT)                                 2.8324 f
  library setup time                                          1.0000           -0.5166     2.3158
  data required time                                                                       2.3158
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3158
  data arrival time                                                                       -2.3285
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0126


1
