Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov  9 02:53:53 2022
| Host         : DESKTOP-D1FV9G7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file aic_rv32_timing_summary_routed.rpt -pb aic_rv32_timing_summary_routed.pb -rpx aic_rv32_timing_summary_routed.rpx -warn_on_violation
| Design       : aic_rv32
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 197 register/latch pins with no clock driven by root clock pin: mcu_TCK (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: mode[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: pullup_TCK/O (HIGH)

 There are 984 register/latch pins with no clock driven by root clock pin: rtc_clk_gen/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 6421 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.040    -4909.260                   1086                21398        0.053        0.000                      0                21398        0.264        0.000                       0                  7799  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                      ------------         ----------      --------------
clk                                                                                                                        {0.000 10.000}       20.000          50.000          
  CLK_O_16M_PLL                                                                                                            {0.000 31.255}       62.510          15.998          
  CLK_O_8M388_PLL                                                                                                          {0.000 59.620}       119.240         8.386           
  clkfbout_PLL                                                                                                             {0.000 20.000}       40.000          25.000          
dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                                                                                                       {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_1                                                                                                       {0.000 5.000}        10.000          100.000         
eth_rxc                                                                                                                    {0.000 4.000}        8.000           125.000         
sys_clk_pin                                                                                                                {0.000 10.000}       20.000          50.000          
  CLK_O_16M_PLL_1                                                                                                          {0.000 31.255}       62.510          15.998          
  CLK_O_8M388_PLL_1                                                                                                        {0.000 59.620}       119.240         8.386           
  clkfbout_PLL_1                                                                                                           {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                                                                                          7.000        0.000                       0                     1  
  CLK_O_16M_PLL                                                                                                                 20.934        0.000                      0                12980        0.267        0.000                      0                12980       30.125        0.000                       0                  6415  
  CLK_O_8M388_PLL                                                                                                              116.865        0.000                      0                    8        0.358        0.000                      0                    8       59.120        0.000                       0                    10  
  clkfbout_PLL                                                                                                                                                                                                                                                              38.408        0.000                       0                     3  
dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                                                                                                                         0.264        0.000                       0                     3  
  clkfbout_clk_wiz_1                                                                                                                                                                                                                                                         8.408        0.000                       0                     3  
eth_rxc                                                                                                                          0.113        0.000                      0                 3209        0.072        0.000                      0                 3209        3.146        0.000                       0                  1363  
sys_clk_pin                                                                                                                                                                                                                                                                  7.000        0.000                       0                     1  
  CLK_O_16M_PLL_1                                                                                                               20.975        0.000                      0                12980        0.267        0.000                      0                12980       30.125        0.000                       0                  6415  
  CLK_O_8M388_PLL_1                                                                                                            116.915        0.000                      0                    8        0.358        0.000                      0                    8       59.120        0.000                       0                    10  
  clkfbout_PLL_1                                                                                                                                                                                                                                                            38.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_O_16M_PLL_1    CLK_O_16M_PLL           20.934        0.000                      0                12980        0.053        0.000                      0                12980  
CLK_O_8M388_PLL_1  CLK_O_8M388_PLL        116.865        0.000                      0                    8        0.117        0.000                      0                    8  
CLK_O_16M_PLL      eth_rxc                 -5.040    -1085.379                    251                  251        0.093        0.000                      0                  251  
CLK_O_16M_PLL_1    eth_rxc                 -4.999    -1075.033                    251                  251        0.134        0.000                      0                  251  
CLK_O_16M_PLL      CLK_O_16M_PLL_1         20.934        0.000                      0                12980        0.053        0.000                      0                12980  
CLK_O_8M388_PLL    CLK_O_8M388_PLL_1      116.865        0.000                      0                    8        0.117        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_O_16M_PLL      CLK_O_16M_PLL           45.886        0.000                      0                 4191        0.888        0.000                      0                 4191  
**async_default**  CLK_O_16M_PLL_1    CLK_O_16M_PLL           45.886        0.000                      0                 4191        0.674        0.000                      0                 4191  
**async_default**  CLK_O_16M_PLL      CLK_O_16M_PLL_1         45.886        0.000                      0                 4191        0.674        0.000                      0                 4191  
**async_default**  CLK_O_16M_PLL_1    CLK_O_16M_PLL_1         45.927        0.000                      0                 4191        0.888        0.000                      0                 4191  
**async_default**  CLK_O_16M_PLL      eth_rxc                 -4.803    -3823.881                    835                  835        1.369        0.000                      0                  835  
**async_default**  CLK_O_16M_PLL_1    eth_rxc                 -4.762    -3789.465                    835                  835        1.410        0.000                      0                  835  
**async_default**  eth_rxc            eth_rxc                  5.253        0.000                      0                   47        0.432        0.000                      0                   47  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       20.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.934ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.758ns  (logic 8.341ns (20.465%)  route 32.417ns (79.535%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 61.552 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.991    35.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.105    35.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.638    37.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[0]
    SLICE_X58Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.806    40.256    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y1          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.300    61.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y1          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKBWRCLK
                         clock pessimism              0.342    61.893    
                         clock uncertainty           -0.214    61.680    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.190    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0
  -------------------------------------------------------------------
                         required time                         61.190    
                         arrival time                         -40.256    
  -------------------------------------------------------------------
                         slack                                 20.934    

Slack (MET) :             20.937ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.741ns  (logic 8.341ns (20.473%)  route 32.400ns (79.527%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.920    35.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.105    35.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.821    37.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[6]
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.561 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.677    40.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -40.239    
  -------------------------------------------------------------------
                         slack                                 20.937    

Slack (MET) :             20.945ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.741ns  (logic 8.341ns (20.473%)  route 32.400ns (79.527%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.920    35.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.105    35.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.821    37.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[6]
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.561 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.677    40.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y3          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y3          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/CLKBWRCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -40.239    
  -------------------------------------------------------------------
                         slack                                 20.945    

Slack (MET) :             21.140ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.538ns  (logic 8.341ns (20.576%)  route 32.197ns (79.424%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.979    35.590    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X47Y20         LUT6 (Prop_lut6_I3_O)        0.105    35.695 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=18, routed)          1.661    37.357    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[3]
    SLICE_X58Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.575    40.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -40.036    
  -------------------------------------------------------------------
                         slack                                 21.140    

Slack (MET) :             21.185ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.492ns  (logic 8.341ns (20.599%)  route 32.151ns (79.401%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.999    35.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.105    35.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          1.708    37.423    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[10]
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.528 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.463    39.991    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -39.991    
  -------------------------------------------------------------------
                         slack                                 21.185    

Slack (MET) :             21.224ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.465ns  (logic 8.341ns (20.613%)  route 32.124ns (79.387%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.961ns = ( 61.549 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.991    35.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.105    35.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.638    37.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[0]
    SLICE_X58Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.513    39.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.297    61.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism              0.342    61.890    
                         clock uncertainty           -0.214    61.677    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         61.187    
                         arrival time                         -39.963    
  -------------------------------------------------------------------
                         slack                                 21.224    

Slack (MET) :             21.232ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.448ns  (logic 8.341ns (20.622%)  route 32.107ns (79.378%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 61.540 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.920    35.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.105    35.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.821    37.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[6]
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.561 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.384    39.946    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.288    61.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.342    61.881    
                         clock uncertainty           -0.214    61.668    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.178    
                         arrival time                         -39.946    
  -------------------------------------------------------------------
                         slack                                 21.232    

Slack (MET) :             21.263ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.414ns  (logic 8.341ns (20.639%)  route 32.073ns (79.361%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.833    35.444    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.105    35.549 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.719    37.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[11]
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.372 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.540    39.912    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -39.912    
  -------------------------------------------------------------------
                         slack                                 21.263    

Slack (MET) :             21.271ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.414ns  (logic 8.341ns (20.639%)  route 32.073ns (79.361%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.833    35.444    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.105    35.549 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.719    37.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[11]
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.372 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.540    39.912    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X0Y3          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y3          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/CLKBWRCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -39.912    
  -------------------------------------------------------------------
                         slack                                 21.271    

Slack (MET) :             21.321ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.356ns  (logic 8.341ns (20.668%)  route 32.015ns (79.332%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.907    35.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.105    35.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_7/O
                         net (fo=18, routed)          1.662    37.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[7]
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.464    39.854    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -39.855    
  -------------------------------------------------------------------
                         slack                                 21.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[150]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.293ns (75.933%)  route 0.093ns (24.067%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X2Y37          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[150]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[150]/Q
                         net (fo=1, routed)           0.093    -0.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[150]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.045    -0.245 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[8]_i_7__4/O
                         net (fo=1, routed)           0.000    -0.245    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[8]_i_7__4_n_0
    SLICE_X1Y36          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.180 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[8]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.180    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[8]_i_3__0_n_0
    SLICE_X1Y36          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[8]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[6]
    SLICE_X1Y36          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.861    -0.786    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X1Y36          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/C
                         clock pessimism              0.253    -0.533    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105    -0.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.267ns (65.585%)  route 0.140ns (34.415%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X3Y44          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[15]/Q
                         net (fo=1, routed)           0.140    -0.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[15]
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.045    -0.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[19]_i_6__2/O
                         net (fo=1, routed)           0.000    -0.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[19]_i_6__2_n_0
    SLICE_X5Y44          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.156 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[19]_i_3__0_n_0
    SLICE_X5Y44          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.137 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[15]
    SLICE_X5Y44          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.864    -0.783    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X5Y44          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]/C
                         clock pessimism              0.274    -0.509    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.105    -0.404    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.273ns (62.300%)  route 0.165ns (37.700%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.563    -0.576    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X8Y37          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[15]/Q
                         net (fo=3, routed)           0.165    -0.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[31]_0[15]
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[15]_i_3__13/O
                         net (fo=1, routed)           0.000    -0.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[15]_i_3__13_n_0
    SLICE_X10Y37         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.138 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.138    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_0
    SLICE_X10Y37         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.832    -0.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X10Y37         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.134    -0.407    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.267ns (64.445%)  route 0.147ns (35.555%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X4Y40          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[50]/Q
                         net (fo=1, routed)           0.147    -0.259    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[50]
    SLICE_X1Y40          LUT6 (Prop_lut6_I1_O)        0.045    -0.214 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[2]_i_6__8/O
                         net (fo=1, routed)           0.000    -0.214    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[2]_i_6__8_n_0
    SLICE_X1Y40          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.152 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_3__0_n_0
    SLICE_X1Y40          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[2]
    SLICE_X1Y40          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X1Y40          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/C
                         clock pessimism              0.274    -0.508    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.105    -0.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.752%)  route 0.156ns (51.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.554    -0.585    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/CLK_O_16M
    SLICE_X34Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDCE (Prop_fdce_C_Q)         0.148    -0.437 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_reg[7]/Q
                         net (fo=2, routed)           0.156    -0.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]_4[7]
    SLICE_X35Y18         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.822    -0.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/CLK_O_16M
    SLICE_X35Y18         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]/C
                         clock pessimism              0.255    -0.570    
    SLICE_X35Y18         FDCE (Hold_fdce_C_D)         0.018    -0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[158]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.293ns (74.764%)  route 0.099ns (25.236%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.596    -0.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X2Y48          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[158]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[158]/Q
                         net (fo=1, routed)           0.099    -0.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[158]
    SLICE_X0Y47          LUT6 (Prop_lut6_I1_O)        0.045    -0.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[18]_i_7__3/O
                         net (fo=1, routed)           0.000    -0.235    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[18]_i_7__3_n_0
    SLICE_X0Y47          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_3__0_n_0
    SLICE_X0Y47          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[14]
    SLICE_X0Y47          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.867    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X0Y47          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/C
                         clock pessimism              0.253    -0.527    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.105    -0.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.283ns (72.585%)  route 0.107ns (27.415%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.589    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X5Y13          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[4]/Q
                         net (fo=3, routed)           0.107    -0.302    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_iof[4]
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_5__12/O
                         net (fo=1, routed)           0.000    -0.257    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_5__12_n_0
    SLICE_X4Y13          MUXF7 (Prop_muxf7_I1_O)      0.074    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_2_n_0
    SLICE_X4Y13          MUXF8 (Prop_muxf8_I0_O)      0.023    -0.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[4]
    SLICE_X4Y13          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.859    -0.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X4Y13          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/C
                         clock pessimism              0.251    -0.537    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.105    -0.432    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.267ns (64.611%)  route 0.146ns (35.389%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.587    -0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X4Y32          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[26]/Q
                         net (fo=1, routed)           0.146    -0.265    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[26]
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[2]_i_6__7/O
                         net (fo=1, routed)           0.000    -0.220    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[2]_i_6__7_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    -0.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_3_n_0
    SLICE_X3Y31          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.139 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[2]
    SLICE_X3Y31          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.857    -0.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X3Y31          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/C
                         clock pessimism              0.274    -0.516    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105    -0.411    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_cmd_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.416%)  route 0.168ns (44.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.561    -0.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/CLK_O_16M
    SLICE_X30Y11         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_cmd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.414 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_cmd_reg[6]/Q
                         net (fo=6, routed)           0.168    -0.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cmd_ack_i_1__0/O
                         net (fo=1, routed)           0.000    -0.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack1_out
    SLICE_X31Y11         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.830    -0.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X31Y11         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack_reg/C
                         clock pessimism              0.252    -0.565    
    SLICE_X31Y11         FDCE (Hold_fdce_C_D)         0.091    -0.474    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_inttype1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.273ns (64.475%)  route 0.150ns (35.525%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.556    -0.583    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X10Y28         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_inttype1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_inttype1_reg[14]/Q
                         net (fo=3, routed)           0.150    -0.269    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_inttype1_reg[31]_0[14]
    SLICE_X10Y29         LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[14]_i_3__9/O
                         net (fo=1, routed)           0.000    -0.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[14]_i_3__9_n_0
    SLICE_X10Y29         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]_0
    SLICE_X10Y29         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.825    -0.822    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X10Y29         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]/C
                         clock pessimism              0.254    -0.568    
    SLICE_X10Y29         FDRE (Hold_fdre_C_D)         0.134    -0.434    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_O_16M_PLL
Waveform(ns):       { 0.000 31.255 }
Period(ns):         62.510
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y10     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X0Y8      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X0Y4      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y8      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y9      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X0Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y7      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.510      150.850    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y36     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y36     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_8M388_PLL
  To Clock:  CLK_O_8M388_PLL

Setup :            0  Failing Endpoints,  Worst Slack      116.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.865ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.587ns (28.624%)  route 1.464ns (71.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.348    -0.218 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           1.035     0.816    rtc_clk_gen/counter[3]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.239     1.055 r  rtc_clk_gen/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.429     1.484    rtc_clk_gen/counter_0[4]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.241   118.408    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)       -0.059   118.349    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        118.349    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                116.865    

Slack (MET) :             116.882ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.775ns (36.507%)  route 1.348ns (63.493%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           1.133     0.945    rtc_clk_gen/counter[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.128     1.073 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.215     1.288    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.268     1.556 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.556    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.241   118.408    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.030   118.438    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        118.438    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                116.882    

Slack (MET) :             116.918ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.778ns (36.597%)  route 1.348ns (63.403%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           1.133     0.945    rtc_clk_gen/counter[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.128     1.073 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.215     1.288    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.271     1.559 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.559    rtc_clk_gen/counter_0[6]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.241   118.408    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.069   118.477    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.477    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                116.918    

Slack (MET) :             117.050ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.484ns (24.737%)  route 1.473ns (75.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           1.473     1.285    rtc_clk_gen/counter[0]
    SLICE_X44Y50         LUT3 (Prop_lut3_I2_O)        0.105     1.390 r  rtc_clk_gen/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.390    rtc_clk_gen/counter_0[2]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.241   118.408    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.032   118.440    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        118.440    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                117.050    

Slack (MET) :             117.077ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.494ns (25.120%)  route 1.473ns (74.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           1.473     1.285    rtc_clk_gen/counter[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.115     1.400 r  rtc_clk_gen/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.400    rtc_clk_gen/counter_0[3]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.241   118.408    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.069   118.477    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        118.477    
                         arrival time                          -1.400    
  -------------------------------------------------------------------
                         slack                                117.077    

Slack (MET) :             117.267ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.587ns (33.258%)  route 1.178ns (66.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.348    -0.218 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           1.178     0.960    rtc_clk_gen/counter[3]
    SLICE_X44Y50         LUT6 (Prop_lut6_I3_O)        0.239     1.199 r  rtc_clk_gen/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.199    rtc_clk_gen/counter_0[5]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.446   118.673    
                         clock uncertainty           -0.241   118.432    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.033   118.465    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        118.465    
                         arrival time                          -1.199    
  -------------------------------------------------------------------
                         slack                                117.267    

Slack (MET) :             117.412ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.600ns (36.226%)  route 1.056ns (63.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.348    -0.218 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.056     0.838    rtc_clk_gen/counter[1]
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.252     1.090 r  rtc_clk_gen/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.090    rtc_clk_gen/counter_0[1]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.446   118.673    
                         clock uncertainty           -0.241   118.432    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)        0.069   118.501    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        118.501    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                117.412    

Slack (MET) :             117.722ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.484ns (37.027%)  route 0.823ns (62.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.823     0.636    rtc_clk_gen/counter[0]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.105     0.741 r  rtc_clk_gen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.741    rtc_clk_gen/counter_0[0]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.446   118.673    
                         clock uncertainty           -0.241   118.432    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)        0.030   118.462    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        118.462    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                117.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.576%)  route 0.239ns (51.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.239    -0.209    rtc_clk_gen/counter[3]
    SLICE_X44Y50         LUT4 (Prop_lut4_I0_O)        0.098    -0.111 r  rtc_clk_gen/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.111    rtc_clk_gen/counter_0[3]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.107    -0.469    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.185ns (39.434%)  route 0.284ns (60.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.284    -0.151    rtc_clk_gen/counter[5]
    SLICE_X44Y50         LUT4 (Prop_lut4_I2_O)        0.044    -0.107 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.107    rtc_clk_gen/counter_0[6]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.107    -0.469    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.563%)  route 0.284ns (60.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.284    -0.151    rtc_clk_gen/counter[5]
    SLICE_X44Y50         LUT5 (Prop_lut5_I1_O)        0.045    -0.106 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.106    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.238    -0.576    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.091    -0.485    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.814%)  route 0.348ns (65.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.348    -0.087    rtc_clk_gen/counter[5]
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.042 r  rtc_clk_gen/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.042    rtc_clk_gen/counter_0[5]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.092    -0.484    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.227ns (35.531%)  route 0.412ns (64.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.412    -0.036    rtc_clk_gen/counter[1]
    SLICE_X44Y50         LUT3 (Prop_lut3_I1_O)        0.099     0.063 r  rtc_clk_gen/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.063    rtc_clk_gen/counter_0[2]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.251    -0.563    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.092    -0.471    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.189ns (28.804%)  route 0.467ns (71.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.467     0.032    rtc_clk_gen/counter[0]
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.048     0.080 r  rtc_clk_gen/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.080    rtc_clk_gen/counter_0[1]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.107    -0.469    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.477%)  route 0.467ns (71.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.467     0.032    rtc_clk_gen/counter[0]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.077 r  rtc_clk_gen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.077    rtc_clk_gen/counter_0[0]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.091    -0.485    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.371%)  route 0.547ns (74.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.375    -0.060    rtc_clk_gen/counter[2]
    SLICE_X44Y50         LUT5 (Prop_lut5_I1_O)        0.045    -0.015 r  rtc_clk_gen/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.172     0.157    rtc_clk_gen/counter_0[4]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.251    -0.563    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.066    -0.497    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.654    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_O_8M388_PLL
Waveform(ns):       { 0.000 59.620 }
Period(ns):         119.240
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         119.240     117.647    BUFGCTRL_X0Y6    sys_clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         119.240     117.991    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X44Y50     rtc_clk_gen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X45Y50     rtc_clk_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X45Y50     rtc_clk_gen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X44Y50     rtc_clk_gen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X44Y50     rtc_clk_gen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X45Y50     rtc_clk_gen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X44Y50     rtc_clk_gen/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X44Y50     rtc_clk_gen/counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       119.240     94.120     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X45Y50     rtc_clk_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X45Y50     rtc_clk_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X45Y50     rtc_clk_gen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X45Y50     rtc_clk_gen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X45Y50     rtc_clk_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X45Y50     rtc_clk_gen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X45Y50     rtc_clk_gen/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X45Y50     rtc_clk_gen/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL
  To Clock:  clkfbout_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y8    sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/clk_in1
  To Clock:  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/IDELAYCTRL_inst/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][21]/S
                            (rising edge-triggered cell FDSE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 1.401ns (18.734%)  route 6.077ns (81.266%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 12.440 - 8.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.359     4.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X14Y96         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDCE (Prop_fdce_C_Q)         0.398     4.955 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state_reg[3]/Q
                         net (fo=8, routed)           1.114     6.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[3]
    SLICE_X7Y102         LUT4 (Prop_lut4_I0_O)        0.256     6.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[6]_i_4/O
                         net (fo=1, routed)           0.115     6.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[6]_i_4_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I4_O)        0.267     6.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[6]_i_2__0/O
                         net (fo=35, routed)          0.613     7.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[6]_i_2__0_n_0
    SLICE_X7Y106         LUT4 (Prop_lut4_I3_O)        0.108     7.429 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[2]_i_1__2/O
                         net (fo=15, routed)          0.788     8.216    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[2]_i_1__2_n_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.267     8.483 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head[1][31]_i_1/O
                         net (fo=20, routed)          0.668     9.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]
    SLICE_X12Y110        LUT6 (Prop_lut6_I0_O)        0.105     9.256 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.779    12.035    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X12Y109        FDSE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][21]/S
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.402    12.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X12Y109        FDSE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][21]/C
                         clock pessimism              0.166    12.606    
                         clock uncertainty           -0.035    12.571    
    SLICE_X12Y109        FDSE (Setup_fdse_C_S)       -0.423    12.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][21]
  -------------------------------------------------------------------
                         required time                         12.148    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][3]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 1.401ns (18.734%)  route 6.077ns (81.266%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 12.440 - 8.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.359     4.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X14Y96         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDCE (Prop_fdce_C_Q)         0.398     4.955 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state_reg[3]/Q
                         net (fo=8, routed)           1.114     6.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[3]
    SLICE_X7Y102         LUT4 (Prop_lut4_I0_O)        0.256     6.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[6]_i_4/O
                         net (fo=1, routed)           0.115     6.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[6]_i_4_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I4_O)        0.267     6.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[6]_i_2__0/O
                         net (fo=35, routed)          0.613     7.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[6]_i_2__0_n_0
    SLICE_X7Y106         LUT4 (Prop_lut4_I3_O)        0.108     7.429 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[2]_i_1__2/O
                         net (fo=15, routed)          0.788     8.216    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[2]_i_1__2_n_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.267     8.483 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head[1][31]_i_1/O
                         net (fo=20, routed)          0.668     9.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]
    SLICE_X12Y110        LUT6 (Prop_lut6_I0_O)        0.105     9.256 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.779    12.035    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X12Y109        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.402    12.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X12Y109        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][3]/C
                         clock pessimism              0.166    12.606    
                         clock uncertainty           -0.035    12.571    
    SLICE_X12Y109        FDRE (Setup_fdre_C_R)       -0.423    12.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][3]
  -------------------------------------------------------------------
                         required time                         12.148    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][4]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 1.401ns (18.734%)  route 6.077ns (81.266%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 12.440 - 8.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.359     4.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X14Y96         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDCE (Prop_fdce_C_Q)         0.398     4.955 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state_reg[3]/Q
                         net (fo=8, routed)           1.114     6.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[3]
    SLICE_X7Y102         LUT4 (Prop_lut4_I0_O)        0.256     6.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[6]_i_4/O
                         net (fo=1, routed)           0.115     6.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[6]_i_4_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I4_O)        0.267     6.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[6]_i_2__0/O
                         net (fo=35, routed)          0.613     7.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[6]_i_2__0_n_0
    SLICE_X7Y106         LUT4 (Prop_lut4_I3_O)        0.108     7.429 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[2]_i_1__2/O
                         net (fo=15, routed)          0.788     8.216    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[2]_i_1__2_n_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.267     8.483 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head[1][31]_i_1/O
                         net (fo=20, routed)          0.668     9.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]
    SLICE_X12Y110        LUT6 (Prop_lut6_I0_O)        0.105     9.256 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.779    12.035    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X12Y109        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.402    12.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X12Y109        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][4]/C
                         clock pessimism              0.166    12.606    
                         clock uncertainty           -0.035    12.571    
    SLICE_X12Y109        FDRE (Setup_fdre_C_R)       -0.423    12.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][4]
  -------------------------------------------------------------------
                         required time                         12.148    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][8]/S
                            (rising edge-triggered cell FDSE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 1.401ns (18.734%)  route 6.077ns (81.266%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 12.440 - 8.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.359     4.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X14Y96         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDCE (Prop_fdce_C_Q)         0.398     4.955 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state_reg[3]/Q
                         net (fo=8, routed)           1.114     6.069    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[3]
    SLICE_X7Y102         LUT4 (Prop_lut4_I0_O)        0.256     6.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[6]_i_4/O
                         net (fo=1, routed)           0.115     6.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[6]_i_4_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I4_O)        0.267     6.707 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[6]_i_2__0/O
                         net (fo=35, routed)          0.613     7.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[6]_i_2__0_n_0
    SLICE_X7Y106         LUT4 (Prop_lut4_I3_O)        0.108     7.429 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[2]_i_1__2/O
                         net (fo=15, routed)          0.788     8.216    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/cur_state[2]_i_1__2_n_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.267     8.483 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head[1][31]_i_1/O
                         net (fo=20, routed)          0.668     9.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]
    SLICE_X12Y110        LUT6 (Prop_lut6_I0_O)        0.105     9.256 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.779    12.035    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X12Y109        FDSE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][8]/S
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.402    12.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X12Y109        FDSE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][8]/C
                         clock pessimism              0.166    12.606    
                         clock uncertainty           -0.035    12.571    
    SLICE_X12Y109        FDSE (Setup_fdse_C_S)       -0.423    12.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][8]
  -------------------------------------------------------------------
                         required time                         12.148    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.679ns  (logic 2.447ns (31.866%)  route 5.232ns (68.134%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 12.440 - 8.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.359     4.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X13Y95         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.348     4.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/Q
                         net (fo=3, routed)           1.000     5.904    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num[15]
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.240     6.144 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_104/O
                         net (fo=1, routed)           0.551     6.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_104_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I0_O)        0.105     6.800 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_94/O
                         net (fo=10, routed)          0.448     7.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_94_n_0
    SLICE_X11Y85         LUT2 (Prop_lut2_I1_O)        0.105     7.352 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_95/O
                         net (fo=1, routed)           0.255     7.607    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_tx_data_num[0]
    SLICE_X10Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     8.101 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000     8.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_85_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_67/O[3]
                         net (fo=1, routed)           0.424     8.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_67_n_4
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.250     9.038 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_46/O
                         net (fo=1, routed)           0.000     9.038    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_46_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.478 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.478    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_20_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.576 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           1.832    11.408    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X10Y105        LUT5 (Prop_lut5_I2_O)        0.105    11.513 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.723    12.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt
    SLICE_X22Y107        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.402    12.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X22Y107        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[4]/C
                         clock pessimism              0.166    12.606    
                         clock uncertainty           -0.035    12.571    
    SLICE_X22Y107        FDCE (Setup_fdce_C_CE)      -0.168    12.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.679ns  (logic 2.447ns (31.866%)  route 5.232ns (68.134%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 12.440 - 8.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.359     4.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X13Y95         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.348     4.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/Q
                         net (fo=3, routed)           1.000     5.904    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num[15]
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.240     6.144 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_104/O
                         net (fo=1, routed)           0.551     6.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_104_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I0_O)        0.105     6.800 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_94/O
                         net (fo=10, routed)          0.448     7.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_94_n_0
    SLICE_X11Y85         LUT2 (Prop_lut2_I1_O)        0.105     7.352 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_95/O
                         net (fo=1, routed)           0.255     7.607    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_tx_data_num[0]
    SLICE_X10Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     8.101 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000     8.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_85_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_67/O[3]
                         net (fo=1, routed)           0.424     8.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_67_n_4
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.250     9.038 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_46/O
                         net (fo=1, routed)           0.000     9.038    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_46_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.478 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.478    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_20_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.576 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           1.832    11.408    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X10Y105        LUT5 (Prop_lut5_I2_O)        0.105    11.513 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.723    12.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt
    SLICE_X22Y107        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.402    12.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X22Y107        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[5]/C
                         clock pessimism              0.166    12.606    
                         clock uncertainty           -0.035    12.571    
    SLICE_X22Y107        FDCE (Setup_fdce_C_CE)      -0.168    12.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.679ns  (logic 2.447ns (31.866%)  route 5.232ns (68.134%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 12.440 - 8.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.359     4.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X13Y95         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.348     4.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/Q
                         net (fo=3, routed)           1.000     5.904    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num[15]
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.240     6.144 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_104/O
                         net (fo=1, routed)           0.551     6.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_104_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I0_O)        0.105     6.800 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_94/O
                         net (fo=10, routed)          0.448     7.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_94_n_0
    SLICE_X11Y85         LUT2 (Prop_lut2_I1_O)        0.105     7.352 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_95/O
                         net (fo=1, routed)           0.255     7.607    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_tx_data_num[0]
    SLICE_X10Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     8.101 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000     8.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_85_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_67/O[3]
                         net (fo=1, routed)           0.424     8.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_67_n_4
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.250     9.038 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_46/O
                         net (fo=1, routed)           0.000     9.038    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_46_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.478 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.478    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_20_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.576 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           1.832    11.408    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X10Y105        LUT5 (Prop_lut5_I2_O)        0.105    11.513 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.723    12.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt
    SLICE_X22Y107        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.402    12.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X22Y107        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[6]/C
                         clock pessimism              0.166    12.606    
                         clock uncertainty           -0.035    12.571    
    SLICE_X22Y107        FDCE (Setup_fdce_C_CE)      -0.168    12.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.679ns  (logic 2.447ns (31.866%)  route 5.232ns (68.134%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 12.440 - 8.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.359     4.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X13Y95         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.348     4.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/Q
                         net (fo=3, routed)           1.000     5.904    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num[15]
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.240     6.144 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_104/O
                         net (fo=1, routed)           0.551     6.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_104_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I0_O)        0.105     6.800 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_94/O
                         net (fo=10, routed)          0.448     7.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_94_n_0
    SLICE_X11Y85         LUT2 (Prop_lut2_I1_O)        0.105     7.352 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_95/O
                         net (fo=1, routed)           0.255     7.607    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_tx_data_num[0]
    SLICE_X10Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     8.101 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000     8.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_85_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_67/O[3]
                         net (fo=1, routed)           0.424     8.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_67_n_4
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.250     9.038 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_46/O
                         net (fo=1, routed)           0.000     9.038    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_46_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.478 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.478    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_20_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.576 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           1.832    11.408    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X10Y105        LUT5 (Prop_lut5_I2_O)        0.105    11.513 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.723    12.236    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt
    SLICE_X22Y107        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.402    12.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X22Y107        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[7]/C
                         clock pessimism              0.166    12.606    
                         clock uncertainty           -0.035    12.571    
    SLICE_X22Y107        FDCE (Setup_fdce_C_CE)      -0.168    12.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 2.447ns (31.895%)  route 5.225ns (68.105%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 12.439 - 8.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.359     4.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X13Y95         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.348     4.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/Q
                         net (fo=3, routed)           1.000     5.904    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num[15]
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.240     6.144 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_104/O
                         net (fo=1, routed)           0.551     6.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_104_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I0_O)        0.105     6.800 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_94/O
                         net (fo=10, routed)          0.448     7.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_94_n_0
    SLICE_X11Y85         LUT2 (Prop_lut2_I1_O)        0.105     7.352 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_95/O
                         net (fo=1, routed)           0.255     7.607    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_tx_data_num[0]
    SLICE_X10Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     8.101 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000     8.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_85_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_67/O[3]
                         net (fo=1, routed)           0.424     8.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_67_n_4
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.250     9.038 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_46/O
                         net (fo=1, routed)           0.000     9.038    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_46_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.478 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.478    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_20_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.576 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           1.832    11.408    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X10Y105        LUT5 (Prop_lut5_I2_O)        0.105    11.513 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.716    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt
    SLICE_X22Y109        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.401    12.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X22Y109        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[12]/C
                         clock pessimism              0.166    12.605    
                         clock uncertainty           -0.035    12.570    
    SLICE_X22Y109        FDCE (Setup_fdce_C_CE)      -0.168    12.402    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                         -12.229    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 2.447ns (31.895%)  route 5.225ns (68.105%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 12.439 - 8.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.359     4.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X13Y95         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.348     4.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[15]/Q
                         net (fo=3, routed)           1.000     5.904    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num[15]
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.240     6.144 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_104/O
                         net (fo=1, routed)           0.551     6.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_104_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I0_O)        0.105     6.800 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_94/O
                         net (fo=10, routed)          0.448     7.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_94_n_0
    SLICE_X11Y85         LUT2 (Prop_lut2_I1_O)        0.105     7.352 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_95/O
                         net (fo=1, routed)           0.255     7.607    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_tx_data_num[0]
    SLICE_X10Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     8.101 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000     8.101    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_85_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_67/O[3]
                         net (fo=1, routed)           0.424     8.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_67_n_4
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.250     9.038 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_46/O
                         net (fo=1, routed)           0.000     9.038    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt[4]_i_46_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.478 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.478    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_20_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.576 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7/CO[3]
                         net (fo=8, routed)           1.832    11.408    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/real_add_cnt_reg[4]_i_7_n_0
    SLICE_X10Y105        LUT5 (Prop_lut5_I2_O)        0.105    11.513 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.716    12.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt
    SLICE_X22Y109        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.401    12.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X22Y109        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[13]/C
                         clock pessimism              0.166    12.605    
                         clock uncertainty           -0.035    12.570    
    SLICE_X22Y109        FDCE (Setup_fdce_C_CE)      -0.168    12.402    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/data_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                         -12.229    
  -------------------------------------------------------------------
                         slack                                  0.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.422%)  route 0.191ns (57.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.647     1.567    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_cnt_reg[0]_0
    SLICE_X9Y102         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[1]/Q
                         net (fo=3, routed)           0.191     1.900    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg_n_0_[1]
    SLICE_X11Y97         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.834     2.000    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_cnt_reg[0]_0
    SLICE_X11Y97         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[9]/C
                         clock pessimism             -0.251     1.750    
    SLICE_X11Y97         FDCE (Hold_fdce_C_D)         0.078     1.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.148ns (35.835%)  route 0.265ns (64.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.645     1.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X14Y108        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.148     1.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[1]/Q
                         net (fo=1, routed)           0.265     1.978    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X0Y44         RAMB18E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.955     2.121    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y44         RAMB18E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.484     1.637    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243     1.880    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.597%)  route 0.206ns (59.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.647     1.567    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_cnt_reg[0]_0
    SLICE_X9Y100         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[20]/Q
                         net (fo=2, routed)           0.206     1.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg_n_0_[20]
    SLICE_X8Y93          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.833     1.999    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_cnt_reg[0]_0
    SLICE_X8Y93          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[28]/C
                         clock pessimism             -0.251     1.749    
    SLICE_X8Y93          FDCE (Hold_fdce_C_D)         0.059     1.808    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/rec_byte_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.353%)  route 0.200ns (58.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.647     1.567    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_cnt_reg[0]_0
    SLICE_X17Y100        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/rec_byte_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDCE (Prop_fdce_C_Q)         0.141     1.708 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/rec_byte_num_reg[10]/Q
                         net (fo=3, routed)           0.200     1.908    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/Q[10]
    SLICE_X13Y95         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.833     1.999    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X13Y95         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[10]/C
                         clock pessimism             -0.251     1.749    
    SLICE_X13Y95         FDCE (Hold_fdce_C_D)         0.047     1.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/tx_data_num_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.562     1.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y53         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X47Y53         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.831     1.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y53         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.515     1.482    
    SLICE_X47Y53         FDPE (Hold_fdpe_C_D)         0.075     1.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.562     1.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X43Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.832     1.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X43Y52         FDPE (Hold_fdpe_C_D)         0.075     1.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.562     1.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X9Y61          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.678    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X9Y61          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.831     1.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X9Y61          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.075     1.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_mac_t_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_mac_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.932%)  route 0.241ns (63.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.647     1.567    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X16Y102        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_mac_t_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y102        FDCE (Prop_fdce_C_Q)         0.141     1.708 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_mac_t_reg[43]/Q
                         net (fo=1, routed)           0.241     1.949    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_mac_t__0[43]
    SLICE_X15Y97         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_mac_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.834     2.000    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X15Y97         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_mac_reg[43]/C
                         clock pessimism             -0.251     1.750    
    SLICE_X15Y97         FDCE (Hold_fdce_C_D)         0.078     1.828    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_mac_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.148ns (33.618%)  route 0.292ns (66.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.565     1.485    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X10Y98         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[16]/Q
                         net (fo=2, routed)           0.292     1.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[1]
    RAMB36_X0Y18         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.872     2.038    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y18         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.243     1.802    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.003%)  route 0.240ns (62.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.647     1.567    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_cnt_reg[0]_0
    SLICE_X9Y100         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[21]/Q
                         net (fo=2, routed)           0.240     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg_n_0_[21]
    SLICE_X10Y96         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.833     1.999    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_cnt_reg[0]_0
    SLICE_X10Y96         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[29]/C
                         clock pessimism             -0.251     1.749    
    SLICE_X10Y96         FDCE (Hold_fdce_C_D)         0.076     1.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/des_mac_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y12  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y12  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y11  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y11  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y17  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y17  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y18  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y18  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y20  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y20  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y103  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y103  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y61  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_read_and_out/key_reg[104]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y61  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_read_and_out/key_reg[105]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y61  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_read_and_out/key_reg[107]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y62  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_read_and_out/key_reg[110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y62  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_read_and_out/key_reg[111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y67  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_read_and_out/key_reg[112]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y67  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_read_and_out/key_reg[48]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y67  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_read_and_out/key_reg[49]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y103  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y103  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y64   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X6Y63   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X45Y64  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_read_and_out/key_reg[74]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X47Y64  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_read_and_out/key_reg[76]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X7Y63   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X7Y63   dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X15Y83  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X15Y83  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt2_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       20.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.975ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.758ns  (logic 8.341ns (20.465%)  route 32.417ns (79.535%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 61.552 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.991    35.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.105    35.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.638    37.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[0]
    SLICE_X58Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.806    40.256    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y1          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.300    61.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y1          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKBWRCLK
                         clock pessimism              0.342    61.893    
                         clock uncertainty           -0.172    61.721    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.231    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0
  -------------------------------------------------------------------
                         required time                         61.231    
                         arrival time                         -40.256    
  -------------------------------------------------------------------
                         slack                                 20.975    

Slack (MET) :             20.978ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.741ns  (logic 8.341ns (20.473%)  route 32.400ns (79.527%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.920    35.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.105    35.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.821    37.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[6]
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.561 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.677    40.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.172    61.707    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.217    
                         arrival time                         -40.239    
  -------------------------------------------------------------------
                         slack                                 20.978    

Slack (MET) :             20.986ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.741ns  (logic 8.341ns (20.473%)  route 32.400ns (79.527%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.920    35.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.105    35.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.821    37.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[6]
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.561 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.677    40.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y3          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y3          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/CLKBWRCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.172    61.715    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.225    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1
  -------------------------------------------------------------------
                         required time                         61.225    
                         arrival time                         -40.239    
  -------------------------------------------------------------------
                         slack                                 20.986    

Slack (MET) :             21.181ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.538ns  (logic 8.341ns (20.576%)  route 32.197ns (79.424%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.979    35.590    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X47Y20         LUT6 (Prop_lut6_I3_O)        0.105    35.695 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=18, routed)          1.661    37.357    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[3]
    SLICE_X58Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.575    40.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.172    61.707    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    61.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.217    
                         arrival time                         -40.036    
  -------------------------------------------------------------------
                         slack                                 21.181    

Slack (MET) :             21.226ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.492ns  (logic 8.341ns (20.599%)  route 32.151ns (79.401%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.999    35.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.105    35.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          1.708    37.423    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[10]
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.528 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.463    39.991    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.172    61.707    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    61.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.217    
                         arrival time                         -39.991    
  -------------------------------------------------------------------
                         slack                                 21.226    

Slack (MET) :             21.265ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.465ns  (logic 8.341ns (20.613%)  route 32.124ns (79.387%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.961ns = ( 61.549 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.991    35.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.105    35.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.638    37.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[0]
    SLICE_X58Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.513    39.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.297    61.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism              0.342    61.890    
                         clock uncertainty           -0.172    61.718    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         61.228    
                         arrival time                         -39.963    
  -------------------------------------------------------------------
                         slack                                 21.265    

Slack (MET) :             21.273ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.448ns  (logic 8.341ns (20.622%)  route 32.107ns (79.378%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 61.540 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.920    35.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.105    35.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.821    37.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[6]
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.561 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.384    39.946    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.288    61.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.342    61.881    
                         clock uncertainty           -0.172    61.709    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.219    
                         arrival time                         -39.946    
  -------------------------------------------------------------------
                         slack                                 21.273    

Slack (MET) :             21.304ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.414ns  (logic 8.341ns (20.639%)  route 32.073ns (79.361%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.833    35.444    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.105    35.549 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.719    37.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[11]
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.372 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.540    39.912    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.172    61.707    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    61.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.217    
                         arrival time                         -39.912    
  -------------------------------------------------------------------
                         slack                                 21.304    

Slack (MET) :             21.312ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.414ns  (logic 8.341ns (20.639%)  route 32.073ns (79.361%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.833    35.444    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.105    35.549 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.719    37.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[11]
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.372 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.540    39.912    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X0Y3          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y3          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/CLKBWRCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.172    61.715    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    61.225    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1
  -------------------------------------------------------------------
                         required time                         61.225    
                         arrival time                         -39.912    
  -------------------------------------------------------------------
                         slack                                 21.312    

Slack (MET) :             21.362ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.356ns  (logic 8.341ns (20.668%)  route 32.015ns (79.332%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.907    35.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.105    35.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_7/O
                         net (fo=18, routed)          1.662    37.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[7]
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.464    39.854    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.172    61.707    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.217    
                         arrival time                         -39.855    
  -------------------------------------------------------------------
                         slack                                 21.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[150]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.293ns (75.933%)  route 0.093ns (24.067%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X2Y37          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[150]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[150]/Q
                         net (fo=1, routed)           0.093    -0.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[150]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.045    -0.245 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[8]_i_7__4/O
                         net (fo=1, routed)           0.000    -0.245    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[8]_i_7__4_n_0
    SLICE_X1Y36          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.180 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[8]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.180    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[8]_i_3__0_n_0
    SLICE_X1Y36          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[8]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[6]
    SLICE_X1Y36          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.861    -0.786    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X1Y36          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/C
                         clock pessimism              0.253    -0.533    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105    -0.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.267ns (65.585%)  route 0.140ns (34.415%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X3Y44          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[15]/Q
                         net (fo=1, routed)           0.140    -0.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[15]
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.045    -0.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[19]_i_6__2/O
                         net (fo=1, routed)           0.000    -0.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[19]_i_6__2_n_0
    SLICE_X5Y44          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.156 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[19]_i_3__0_n_0
    SLICE_X5Y44          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.137 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[15]
    SLICE_X5Y44          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.864    -0.783    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X5Y44          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]/C
                         clock pessimism              0.274    -0.509    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.105    -0.404    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.273ns (62.300%)  route 0.165ns (37.700%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.563    -0.576    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X8Y37          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[15]/Q
                         net (fo=3, routed)           0.165    -0.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[31]_0[15]
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[15]_i_3__13/O
                         net (fo=1, routed)           0.000    -0.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[15]_i_3__13_n_0
    SLICE_X10Y37         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.138 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.138    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_0
    SLICE_X10Y37         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.832    -0.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X10Y37         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/C
                         clock pessimism              0.274    -0.541    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.134    -0.407    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.267ns (64.445%)  route 0.147ns (35.555%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X4Y40          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[50]/Q
                         net (fo=1, routed)           0.147    -0.259    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[50]
    SLICE_X1Y40          LUT6 (Prop_lut6_I1_O)        0.045    -0.214 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[2]_i_6__8/O
                         net (fo=1, routed)           0.000    -0.214    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[2]_i_6__8_n_0
    SLICE_X1Y40          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.152 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_3__0_n_0
    SLICE_X1Y40          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[2]
    SLICE_X1Y40          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X1Y40          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/C
                         clock pessimism              0.274    -0.508    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.105    -0.403    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.752%)  route 0.156ns (51.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.554    -0.585    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/CLK_O_16M
    SLICE_X34Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDCE (Prop_fdce_C_Q)         0.148    -0.437 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_reg[7]/Q
                         net (fo=2, routed)           0.156    -0.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]_4[7]
    SLICE_X35Y18         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.822    -0.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/CLK_O_16M
    SLICE_X35Y18         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]/C
                         clock pessimism              0.255    -0.570    
    SLICE_X35Y18         FDCE (Hold_fdce_C_D)         0.018    -0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[158]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.293ns (74.764%)  route 0.099ns (25.236%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.596    -0.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X2Y48          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[158]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[158]/Q
                         net (fo=1, routed)           0.099    -0.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[158]
    SLICE_X0Y47          LUT6 (Prop_lut6_I1_O)        0.045    -0.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[18]_i_7__3/O
                         net (fo=1, routed)           0.000    -0.235    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[18]_i_7__3_n_0
    SLICE_X0Y47          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_3__0_n_0
    SLICE_X0Y47          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[14]
    SLICE_X0Y47          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.867    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X0Y47          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/C
                         clock pessimism              0.253    -0.527    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.105    -0.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.283ns (72.585%)  route 0.107ns (27.415%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.589    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X5Y13          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[4]/Q
                         net (fo=3, routed)           0.107    -0.302    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_iof[4]
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_5__12/O
                         net (fo=1, routed)           0.000    -0.257    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_5__12_n_0
    SLICE_X4Y13          MUXF7 (Prop_muxf7_I1_O)      0.074    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_2_n_0
    SLICE_X4Y13          MUXF8 (Prop_muxf8_I0_O)      0.023    -0.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[4]
    SLICE_X4Y13          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.859    -0.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X4Y13          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/C
                         clock pessimism              0.251    -0.537    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.105    -0.432    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.267ns (64.611%)  route 0.146ns (35.389%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.587    -0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X4Y32          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[26]/Q
                         net (fo=1, routed)           0.146    -0.265    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[26]
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[2]_i_6__7/O
                         net (fo=1, routed)           0.000    -0.220    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[2]_i_6__7_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    -0.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_3_n_0
    SLICE_X3Y31          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.139 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[2]
    SLICE_X3Y31          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.857    -0.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X3Y31          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/C
                         clock pessimism              0.274    -0.516    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105    -0.411    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_cmd_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.416%)  route 0.168ns (44.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.561    -0.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/CLK_O_16M
    SLICE_X30Y11         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_cmd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.414 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_cmd_reg[6]/Q
                         net (fo=6, routed)           0.168    -0.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cmd_ack_i_1__0/O
                         net (fo=1, routed)           0.000    -0.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack1_out
    SLICE_X31Y11         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.830    -0.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X31Y11         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack_reg/C
                         clock pessimism              0.252    -0.565    
    SLICE_X31Y11         FDCE (Hold_fdce_C_D)         0.091    -0.474    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_inttype1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.273ns (64.475%)  route 0.150ns (35.525%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.556    -0.583    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X10Y28         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_inttype1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_inttype1_reg[14]/Q
                         net (fo=3, routed)           0.150    -0.269    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_inttype1_reg[31]_0[14]
    SLICE_X10Y29         LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[14]_i_3__9/O
                         net (fo=1, routed)           0.000    -0.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[14]_i_3__9_n_0
    SLICE_X10Y29         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]_0
    SLICE_X10Y29         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.825    -0.822    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X10Y29         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]/C
                         clock pessimism              0.254    -0.568    
    SLICE_X10Y29         FDRE (Hold_fdre_C_D)         0.134    -0.434    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_O_16M_PLL_1
Waveform(ns):       { 0.000 31.255 }
Period(ns):         62.510
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y10     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X0Y8      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X0Y4      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y8      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X2Y9      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X0Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y7      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         62.510      60.038     RAMB36_X1Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.510      150.850    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y37     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y36     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         31.255      30.125     SLICE_X30Y36     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_8M388_PLL_1
  To Clock:  CLK_O_8M388_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack      116.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.915ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.587ns (28.624%)  route 1.464ns (71.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.348    -0.218 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           1.035     0.816    rtc_clk_gen/counter[3]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.239     1.055 r  rtc_clk_gen/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.429     1.484    rtc_clk_gen/counter_0[4]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.191   118.458    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)       -0.059   118.399    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        118.399    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                116.915    

Slack (MET) :             116.932ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.775ns (36.507%)  route 1.348ns (63.493%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           1.133     0.945    rtc_clk_gen/counter[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.128     1.073 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.215     1.288    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.268     1.556 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.556    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.191   118.458    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.030   118.488    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        118.488    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                116.932    

Slack (MET) :             116.968ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.778ns (36.597%)  route 1.348ns (63.403%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           1.133     0.945    rtc_clk_gen/counter[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.128     1.073 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.215     1.288    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.271     1.559 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.559    rtc_clk_gen/counter_0[6]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.191   118.458    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.069   118.527    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.527    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                116.968    

Slack (MET) :             117.100ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.484ns (24.737%)  route 1.473ns (75.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           1.473     1.285    rtc_clk_gen/counter[0]
    SLICE_X44Y50         LUT3 (Prop_lut3_I2_O)        0.105     1.390 r  rtc_clk_gen/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.390    rtc_clk_gen/counter_0[2]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.191   118.458    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.032   118.490    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        118.490    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                117.100    

Slack (MET) :             117.127ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.494ns (25.120%)  route 1.473ns (74.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           1.473     1.285    rtc_clk_gen/counter[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.115     1.400 r  rtc_clk_gen/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.400    rtc_clk_gen/counter_0[3]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.191   118.458    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.069   118.527    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        118.527    
                         arrival time                          -1.400    
  -------------------------------------------------------------------
                         slack                                117.127    

Slack (MET) :             117.316ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.587ns (33.258%)  route 1.178ns (66.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.348    -0.218 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           1.178     0.960    rtc_clk_gen/counter[3]
    SLICE_X44Y50         LUT6 (Prop_lut6_I3_O)        0.239     1.199 r  rtc_clk_gen/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.199    rtc_clk_gen/counter_0[5]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.446   118.673    
                         clock uncertainty           -0.191   118.482    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.033   118.515    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        118.515    
                         arrival time                          -1.199    
  -------------------------------------------------------------------
                         slack                                117.316    

Slack (MET) :             117.461ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.600ns (36.226%)  route 1.056ns (63.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.348    -0.218 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.056     0.838    rtc_clk_gen/counter[1]
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.252     1.090 r  rtc_clk_gen/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.090    rtc_clk_gen/counter_0[1]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.446   118.673    
                         clock uncertainty           -0.191   118.482    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)        0.069   118.551    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        118.551    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                117.461    

Slack (MET) :             117.771ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.484ns (37.027%)  route 0.823ns (62.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.823     0.636    rtc_clk_gen/counter[0]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.105     0.741 r  rtc_clk_gen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.741    rtc_clk_gen/counter_0[0]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.446   118.673    
                         clock uncertainty           -0.191   118.482    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)        0.030   118.512    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        118.512    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                117.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.576%)  route 0.239ns (51.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.239    -0.209    rtc_clk_gen/counter[3]
    SLICE_X44Y50         LUT4 (Prop_lut4_I0_O)        0.098    -0.111 r  rtc_clk_gen/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.111    rtc_clk_gen/counter_0[3]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.107    -0.469    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.185ns (39.434%)  route 0.284ns (60.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.284    -0.151    rtc_clk_gen/counter[5]
    SLICE_X44Y50         LUT4 (Prop_lut4_I2_O)        0.044    -0.107 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.107    rtc_clk_gen/counter_0[6]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.107    -0.469    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.563%)  route 0.284ns (60.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.284    -0.151    rtc_clk_gen/counter[5]
    SLICE_X44Y50         LUT5 (Prop_lut5_I1_O)        0.045    -0.106 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.106    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.238    -0.576    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.091    -0.485    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.814%)  route 0.348ns (65.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.348    -0.087    rtc_clk_gen/counter[5]
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.042 r  rtc_clk_gen/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.042    rtc_clk_gen/counter_0[5]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.092    -0.484    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.227ns (35.531%)  route 0.412ns (64.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.412    -0.036    rtc_clk_gen/counter[1]
    SLICE_X44Y50         LUT3 (Prop_lut3_I1_O)        0.099     0.063 r  rtc_clk_gen/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.063    rtc_clk_gen/counter_0[2]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.251    -0.563    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.092    -0.471    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.189ns (28.804%)  route 0.467ns (71.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.467     0.032    rtc_clk_gen/counter[0]
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.048     0.080 r  rtc_clk_gen/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.080    rtc_clk_gen/counter_0[1]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.107    -0.469    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.477%)  route 0.467ns (71.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.467     0.032    rtc_clk_gen/counter[0]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.077 r  rtc_clk_gen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.077    rtc_clk_gen/counter_0[0]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.091    -0.485    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.371%)  route 0.547ns (74.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.375    -0.060    rtc_clk_gen/counter[2]
    SLICE_X44Y50         LUT5 (Prop_lut5_I1_O)        0.045    -0.015 r  rtc_clk_gen/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.172     0.157    rtc_clk_gen/counter_0[4]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.251    -0.563    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.066    -0.497    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.654    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_O_8M388_PLL_1
Waveform(ns):       { 0.000 59.620 }
Period(ns):         119.240
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         119.240     117.647    BUFGCTRL_X0Y6    sys_clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         119.240     117.991    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X44Y50     rtc_clk_gen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X45Y50     rtc_clk_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X45Y50     rtc_clk_gen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X44Y50     rtc_clk_gen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X44Y50     rtc_clk_gen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X45Y50     rtc_clk_gen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X44Y50     rtc_clk_gen/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.240     118.240    SLICE_X44Y50     rtc_clk_gen/counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       119.240     94.120     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X45Y50     rtc_clk_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X45Y50     rtc_clk_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X45Y50     rtc_clk_gen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X45Y50     rtc_clk_gen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X45Y50     rtc_clk_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X45Y50     rtc_clk_gen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X45Y50     rtc_clk_gen/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X44Y50     rtc_clk_gen/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.620      59.120     SLICE_X45Y50     rtc_clk_gen/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_1
  To Clock:  clkfbout_PLL_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y8    sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       20.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.934ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.758ns  (logic 8.341ns (20.465%)  route 32.417ns (79.535%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 61.552 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.991    35.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.105    35.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.638    37.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[0]
    SLICE_X58Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.806    40.256    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y1          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.300    61.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y1          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKBWRCLK
                         clock pessimism              0.342    61.893    
                         clock uncertainty           -0.214    61.680    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.190    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0
  -------------------------------------------------------------------
                         required time                         61.190    
                         arrival time                         -40.256    
  -------------------------------------------------------------------
                         slack                                 20.934    

Slack (MET) :             20.937ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.741ns  (logic 8.341ns (20.473%)  route 32.400ns (79.527%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.920    35.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.105    35.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.821    37.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[6]
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.561 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.677    40.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -40.239    
  -------------------------------------------------------------------
                         slack                                 20.937    

Slack (MET) :             20.945ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.741ns  (logic 8.341ns (20.473%)  route 32.400ns (79.527%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.920    35.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.105    35.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.821    37.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[6]
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.561 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.677    40.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y3          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y3          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/CLKBWRCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -40.239    
  -------------------------------------------------------------------
                         slack                                 20.945    

Slack (MET) :             21.140ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.538ns  (logic 8.341ns (20.576%)  route 32.197ns (79.424%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.979    35.590    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X47Y20         LUT6 (Prop_lut6_I3_O)        0.105    35.695 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=18, routed)          1.661    37.357    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[3]
    SLICE_X58Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.575    40.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -40.036    
  -------------------------------------------------------------------
                         slack                                 21.140    

Slack (MET) :             21.185ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.492ns  (logic 8.341ns (20.599%)  route 32.151ns (79.401%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.999    35.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.105    35.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          1.708    37.423    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[10]
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.528 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.463    39.991    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -39.991    
  -------------------------------------------------------------------
                         slack                                 21.185    

Slack (MET) :             21.224ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.465ns  (logic 8.341ns (20.613%)  route 32.124ns (79.387%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.961ns = ( 61.549 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.991    35.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.105    35.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.638    37.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[0]
    SLICE_X58Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.513    39.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.297    61.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism              0.342    61.890    
                         clock uncertainty           -0.214    61.677    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         61.187    
                         arrival time                         -39.963    
  -------------------------------------------------------------------
                         slack                                 21.224    

Slack (MET) :             21.232ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.448ns  (logic 8.341ns (20.622%)  route 32.107ns (79.378%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 61.540 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.920    35.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.105    35.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.821    37.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[6]
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.561 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.384    39.946    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.288    61.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.342    61.881    
                         clock uncertainty           -0.214    61.668    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.178    
                         arrival time                         -39.946    
  -------------------------------------------------------------------
                         slack                                 21.232    

Slack (MET) :             21.263ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.414ns  (logic 8.341ns (20.639%)  route 32.073ns (79.361%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.833    35.444    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.105    35.549 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.719    37.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[11]
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.372 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.540    39.912    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -39.912    
  -------------------------------------------------------------------
                         slack                                 21.263    

Slack (MET) :             21.271ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.414ns  (logic 8.341ns (20.639%)  route 32.073ns (79.361%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.833    35.444    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.105    35.549 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.719    37.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[11]
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.372 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.540    39.912    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X0Y3          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y3          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/CLKBWRCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -39.912    
  -------------------------------------------------------------------
                         slack                                 21.271    

Slack (MET) :             21.321ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        40.356ns  (logic 8.341ns (20.668%)  route 32.015ns (79.332%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.907    35.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.105    35.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_7/O
                         net (fo=18, routed)          1.662    37.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[7]
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.464    39.854    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -39.855    
  -------------------------------------------------------------------
                         slack                                 21.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[150]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.293ns (75.933%)  route 0.093ns (24.067%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X2Y37          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[150]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[150]/Q
                         net (fo=1, routed)           0.093    -0.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[150]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.045    -0.245 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[8]_i_7__4/O
                         net (fo=1, routed)           0.000    -0.245    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[8]_i_7__4_n_0
    SLICE_X1Y36          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.180 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[8]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.180    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[8]_i_3__0_n_0
    SLICE_X1Y36          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[8]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[6]
    SLICE_X1Y36          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.861    -0.786    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X1Y36          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/C
                         clock pessimism              0.253    -0.533    
                         clock uncertainty            0.214    -0.320    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105    -0.215    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.267ns (65.585%)  route 0.140ns (34.415%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X3Y44          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[15]/Q
                         net (fo=1, routed)           0.140    -0.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[15]
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.045    -0.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[19]_i_6__2/O
                         net (fo=1, routed)           0.000    -0.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[19]_i_6__2_n_0
    SLICE_X5Y44          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.156 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[19]_i_3__0_n_0
    SLICE_X5Y44          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.137 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[15]
    SLICE_X5Y44          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.864    -0.783    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X5Y44          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]/C
                         clock pessimism              0.274    -0.509    
                         clock uncertainty            0.214    -0.296    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.105    -0.191    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.273ns (62.300%)  route 0.165ns (37.700%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.563    -0.576    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X8Y37          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[15]/Q
                         net (fo=3, routed)           0.165    -0.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[31]_0[15]
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[15]_i_3__13/O
                         net (fo=1, routed)           0.000    -0.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[15]_i_3__13_n_0
    SLICE_X10Y37         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.138 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.138    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_0
    SLICE_X10Y37         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.832    -0.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X10Y37         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/C
                         clock pessimism              0.274    -0.541    
                         clock uncertainty            0.214    -0.328    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.134    -0.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.267ns (64.445%)  route 0.147ns (35.555%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X4Y40          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[50]/Q
                         net (fo=1, routed)           0.147    -0.259    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[50]
    SLICE_X1Y40          LUT6 (Prop_lut6_I1_O)        0.045    -0.214 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[2]_i_6__8/O
                         net (fo=1, routed)           0.000    -0.214    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[2]_i_6__8_n_0
    SLICE_X1Y40          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.152 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_3__0_n_0
    SLICE_X1Y40          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[2]
    SLICE_X1Y40          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X1Y40          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/C
                         clock pessimism              0.274    -0.508    
                         clock uncertainty            0.214    -0.295    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.105    -0.190    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.752%)  route 0.156ns (51.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.554    -0.585    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/CLK_O_16M
    SLICE_X34Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDCE (Prop_fdce_C_Q)         0.148    -0.437 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_reg[7]/Q
                         net (fo=2, routed)           0.156    -0.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]_4[7]
    SLICE_X35Y18         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.822    -0.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/CLK_O_16M
    SLICE_X35Y18         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]/C
                         clock pessimism              0.255    -0.570    
                         clock uncertainty            0.214    -0.357    
    SLICE_X35Y18         FDCE (Hold_fdce_C_D)         0.018    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[158]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.293ns (74.764%)  route 0.099ns (25.236%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.596    -0.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X2Y48          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[158]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[158]/Q
                         net (fo=1, routed)           0.099    -0.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[158]
    SLICE_X0Y47          LUT6 (Prop_lut6_I1_O)        0.045    -0.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[18]_i_7__3/O
                         net (fo=1, routed)           0.000    -0.235    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[18]_i_7__3_n_0
    SLICE_X0Y47          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_3__0_n_0
    SLICE_X0Y47          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[14]
    SLICE_X0Y47          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.867    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X0Y47          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/C
                         clock pessimism              0.253    -0.527    
                         clock uncertainty            0.214    -0.314    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.105    -0.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.283ns (72.585%)  route 0.107ns (27.415%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.589    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X5Y13          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[4]/Q
                         net (fo=3, routed)           0.107    -0.302    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_iof[4]
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_5__12/O
                         net (fo=1, routed)           0.000    -0.257    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_5__12_n_0
    SLICE_X4Y13          MUXF7 (Prop_muxf7_I1_O)      0.074    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_2_n_0
    SLICE_X4Y13          MUXF8 (Prop_muxf8_I0_O)      0.023    -0.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[4]
    SLICE_X4Y13          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.859    -0.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X4Y13          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/C
                         clock pessimism              0.251    -0.537    
                         clock uncertainty            0.214    -0.324    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.105    -0.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.267ns (64.611%)  route 0.146ns (35.389%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.587    -0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X4Y32          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[26]/Q
                         net (fo=1, routed)           0.146    -0.265    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[26]
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[2]_i_6__7/O
                         net (fo=1, routed)           0.000    -0.220    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[2]_i_6__7_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    -0.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_3_n_0
    SLICE_X3Y31          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.139 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[2]
    SLICE_X3Y31          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.857    -0.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X3Y31          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/C
                         clock pessimism              0.274    -0.516    
                         clock uncertainty            0.214    -0.303    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105    -0.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_cmd_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.416%)  route 0.168ns (44.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.561    -0.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/CLK_O_16M
    SLICE_X30Y11         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_cmd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.414 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_cmd_reg[6]/Q
                         net (fo=6, routed)           0.168    -0.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cmd_ack_i_1__0/O
                         net (fo=1, routed)           0.000    -0.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack1_out
    SLICE_X31Y11         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.830    -0.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X31Y11         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack_reg/C
                         clock pessimism              0.252    -0.565    
                         clock uncertainty            0.214    -0.352    
    SLICE_X31Y11         FDCE (Hold_fdce_C_D)         0.091    -0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack_reg
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_inttype1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.273ns (64.475%)  route 0.150ns (35.525%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.556    -0.583    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X10Y28         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_inttype1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_inttype1_reg[14]/Q
                         net (fo=3, routed)           0.150    -0.269    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_inttype1_reg[31]_0[14]
    SLICE_X10Y29         LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[14]_i_3__9/O
                         net (fo=1, routed)           0.000    -0.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[14]_i_3__9_n_0
    SLICE_X10Y29         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]_0
    SLICE_X10Y29         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.825    -0.822    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X10Y29         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]/C
                         clock pessimism              0.254    -0.568    
                         clock uncertainty            0.214    -0.355    
    SLICE_X10Y29         FDRE (Hold_fdre_C_D)         0.134    -0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_8M388_PLL_1
  To Clock:  CLK_O_8M388_PLL

Setup :            0  Failing Endpoints,  Worst Slack      116.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.865ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.587ns (28.624%)  route 1.464ns (71.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.348    -0.218 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           1.035     0.816    rtc_clk_gen/counter[3]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.239     1.055 r  rtc_clk_gen/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.429     1.484    rtc_clk_gen/counter_0[4]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.241   118.408    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)       -0.059   118.349    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        118.349    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                116.865    

Slack (MET) :             116.882ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.775ns (36.507%)  route 1.348ns (63.493%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           1.133     0.945    rtc_clk_gen/counter[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.128     1.073 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.215     1.288    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.268     1.556 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.556    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.241   118.408    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.030   118.438    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        118.438    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                116.882    

Slack (MET) :             116.918ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.778ns (36.597%)  route 1.348ns (63.403%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           1.133     0.945    rtc_clk_gen/counter[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.128     1.073 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.215     1.288    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.271     1.559 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.559    rtc_clk_gen/counter_0[6]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.241   118.408    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.069   118.477    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.477    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                116.918    

Slack (MET) :             117.050ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.484ns (24.737%)  route 1.473ns (75.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           1.473     1.285    rtc_clk_gen/counter[0]
    SLICE_X44Y50         LUT3 (Prop_lut3_I2_O)        0.105     1.390 r  rtc_clk_gen/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.390    rtc_clk_gen/counter_0[2]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.241   118.408    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.032   118.440    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        118.440    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                117.050    

Slack (MET) :             117.077ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.494ns (25.120%)  route 1.473ns (74.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           1.473     1.285    rtc_clk_gen/counter[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.115     1.400 r  rtc_clk_gen/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.400    rtc_clk_gen/counter_0[3]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.241   118.408    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.069   118.477    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        118.477    
                         arrival time                          -1.400    
  -------------------------------------------------------------------
                         slack                                117.077    

Slack (MET) :             117.267ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.587ns (33.258%)  route 1.178ns (66.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.348    -0.218 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           1.178     0.960    rtc_clk_gen/counter[3]
    SLICE_X44Y50         LUT6 (Prop_lut6_I3_O)        0.239     1.199 r  rtc_clk_gen/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.199    rtc_clk_gen/counter_0[5]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.446   118.673    
                         clock uncertainty           -0.241   118.432    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.033   118.465    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        118.465    
                         arrival time                          -1.199    
  -------------------------------------------------------------------
                         slack                                117.267    

Slack (MET) :             117.412ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.600ns (36.226%)  route 1.056ns (63.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.348    -0.218 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.056     0.838    rtc_clk_gen/counter[1]
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.252     1.090 r  rtc_clk_gen/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.090    rtc_clk_gen/counter_0[1]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.446   118.673    
                         clock uncertainty           -0.241   118.432    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)        0.069   118.501    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        118.501    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                117.412    

Slack (MET) :             117.722ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL rise@119.240ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.484ns (37.027%)  route 0.823ns (62.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.823     0.636    rtc_clk_gen/counter[0]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.105     0.741 r  rtc_clk_gen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.741    rtc_clk_gen/counter_0[0]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.446   118.673    
                         clock uncertainty           -0.241   118.432    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)        0.030   118.462    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        118.462    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                117.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.576%)  route 0.239ns (51.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.239    -0.209    rtc_clk_gen/counter[3]
    SLICE_X44Y50         LUT4 (Prop_lut4_I0_O)        0.098    -0.111 r  rtc_clk_gen/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.111    rtc_clk_gen/counter_0[3]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.107    -0.228    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.185ns (39.434%)  route 0.284ns (60.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.284    -0.151    rtc_clk_gen/counter[5]
    SLICE_X44Y50         LUT4 (Prop_lut4_I2_O)        0.044    -0.107 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.107    rtc_clk_gen/counter_0[6]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.107    -0.228    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.563%)  route 0.284ns (60.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.284    -0.151    rtc_clk_gen/counter[5]
    SLICE_X44Y50         LUT5 (Prop_lut5_I1_O)        0.045    -0.106 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.106    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.091    -0.244    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.814%)  route 0.348ns (65.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.348    -0.087    rtc_clk_gen/counter[5]
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.042 r  rtc_clk_gen/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.042    rtc_clk_gen/counter_0[5]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.092    -0.243    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.227ns (35.531%)  route 0.412ns (64.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.412    -0.036    rtc_clk_gen/counter[1]
    SLICE_X44Y50         LUT3 (Prop_lut3_I1_O)        0.099     0.063 r  rtc_clk_gen/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.063    rtc_clk_gen/counter_0[2]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.251    -0.563    
                         clock uncertainty            0.241    -0.322    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.092    -0.230    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.189ns (28.804%)  route 0.467ns (71.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.467     0.032    rtc_clk_gen/counter[0]
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.048     0.080 r  rtc_clk_gen/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.080    rtc_clk_gen/counter_0[1]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.107    -0.228    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.477%)  route 0.467ns (71.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.467     0.032    rtc_clk_gen/counter[0]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.077 r  rtc_clk_gen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.077    rtc_clk_gen/counter_0[0]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.091    -0.244    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL rise@0.000ns - CLK_O_8M388_PLL_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.371%)  route 0.547ns (74.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.375    -0.060    rtc_clk_gen/counter[2]
    SLICE_X44Y50         LUT5 (Prop_lut5_I1_O)        0.045    -0.015 r  rtc_clk_gen/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.172     0.157    rtc_clk_gen/counter_0[4]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.251    -0.563    
                         clock uncertainty            0.241    -0.322    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.066    -0.256    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.413    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL
  To Clock:  eth_rxc

Setup :          251  Failing Endpoints,  Worst Slack       -5.040ns,  Total Violation    -1085.379ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.040ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        9.519ns  (logic 0.538ns (5.652%)  route 8.981ns (94.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 6380.441 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          8.981  6384.980    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[3]_0[0]
    SLICE_X12Y105        LUT6 (Prop_lut6_I2_O)        0.105  6385.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0[0]_i_1/O
                         net (fo=1, routed)           0.000  6385.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0[0]_i_1_n_0
    SLICE_X12Y105        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.403  6380.441    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X12Y105        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[0]/C
                         clock pessimism              0.000  6380.441    
                         clock uncertainty           -0.471  6379.971    
    SLICE_X12Y105        FDRE (Setup_fdre_C_D)        0.074  6380.045    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[0]
  -------------------------------------------------------------------
                         required time                       6380.045    
                         arrival time                       -6385.085    
  -------------------------------------------------------------------
                         slack                                 -5.040    

Slack (VIOLATED) :        -4.982ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        9.415ns  (logic 0.538ns (5.715%)  route 8.877ns (94.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 6380.439 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          8.877  6384.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[3]_0[0]
    SLICE_X13Y110        LUT6 (Prop_lut6_I2_O)        0.105  6384.981 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0[2]_i_1/O
                         net (fo=1, routed)           0.000  6384.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0[2]_i_1_n_0
    SLICE_X13Y110        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.401  6380.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X13Y110        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[2]/C
                         clock pessimism              0.000  6380.439    
                         clock uncertainty           -0.471  6379.969    
    SLICE_X13Y110        FDRE (Setup_fdre_C_D)        0.030  6379.999    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[2]
  -------------------------------------------------------------------
                         required time                       6379.999    
                         arrival time                       -6384.980    
  -------------------------------------------------------------------
                         slack                                 -4.982    

Slack (VIOLATED) :        -4.845ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[122]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.671ns  (logic 0.538ns (6.204%)  route 8.133ns (93.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.664  6384.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/rst
    SLICE_X8Y98          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[122]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X8Y98          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[122]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.471  6379.816    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.423  6379.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[122]
  -------------------------------------------------------------------
                         required time                       6379.393    
                         arrival time                       -6384.238    
  -------------------------------------------------------------------
                         slack                                 -4.845    

Slack (VIOLATED) :        -4.845ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.671ns  (logic 0.538ns (6.204%)  route 8.133ns (93.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.664  6384.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/rst
    SLICE_X8Y98          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X8Y98          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[2]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.471  6379.816    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.423  6379.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[2]
  -------------------------------------------------------------------
                         required time                       6379.393    
                         arrival time                       -6384.238    
  -------------------------------------------------------------------
                         slack                                 -4.845    

Slack (VIOLATED) :        -4.845ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.671ns  (logic 0.538ns (6.204%)  route 8.133ns (93.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.664  6384.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/rst
    SLICE_X8Y98          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X8Y98          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[36]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.471  6379.816    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.423  6379.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[36]
  -------------------------------------------------------------------
                         required time                       6379.393    
                         arrival time                       -6384.238    
  -------------------------------------------------------------------
                         slack                                 -4.845    

Slack (VIOLATED) :        -4.845ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[88]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.671ns  (logic 0.538ns (6.204%)  route 8.133ns (93.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.664  6384.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/rst
    SLICE_X8Y98          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[88]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X8Y98          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[88]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.471  6379.816    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.423  6379.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[88]
  -------------------------------------------------------------------
                         required time                       6379.393    
                         arrival time                       -6384.238    
  -------------------------------------------------------------------
                         slack                                 -4.845    

Slack (VIOLATED) :        -4.843ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[108]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.670ns  (logic 0.538ns (6.205%)  route 8.132ns (93.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.663  6384.237    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/rst
    SLICE_X10Y98         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[108]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X10Y98         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[108]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.471  6379.816    
    SLICE_X10Y98         FDRE (Setup_fdre_C_R)       -0.423  6379.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[108]
  -------------------------------------------------------------------
                         required time                       6379.393    
                         arrival time                       -6384.236    
  -------------------------------------------------------------------
                         slack                                 -4.843    

Slack (VIOLATED) :        -4.843ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[113]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.670ns  (logic 0.538ns (6.205%)  route 8.132ns (93.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.663  6384.237    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/rst
    SLICE_X10Y98         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[113]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X10Y98         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[113]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.471  6379.816    
    SLICE_X10Y98         FDRE (Setup_fdre_C_R)       -0.423  6379.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[113]
  -------------------------------------------------------------------
                         required time                       6379.393    
                         arrival time                       -6384.236    
  -------------------------------------------------------------------
                         slack                                 -4.843    

Slack (VIOLATED) :        -4.843ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.670ns  (logic 0.538ns (6.205%)  route 8.132ns (93.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.663  6384.237    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/rst
    SLICE_X10Y98         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X10Y98         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[11]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.471  6379.816    
    SLICE_X10Y98         FDRE (Setup_fdre_C_R)       -0.423  6379.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[11]
  -------------------------------------------------------------------
                         required time                       6379.393    
                         arrival time                       -6384.236    
  -------------------------------------------------------------------
                         slack                                 -4.843    

Slack (VIOLATED) :        -4.843ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.670ns  (logic 0.538ns (6.205%)  route 8.132ns (93.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.663  6384.237    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/rst
    SLICE_X10Y98         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X10Y98         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[16]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.471  6379.816    
    SLICE_X10Y98         FDRE (Setup_fdre_C_R)       -0.423  6379.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[16]
  -------------------------------------------------------------------
                         required time                       6379.393    
                         arrival time                       -6384.236    
  -------------------------------------------------------------------
                         slack                                 -4.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/enable_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/ide_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 0.515ns (8.111%)  route 5.834ns (91.889%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        5.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.554ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.246    -1.012    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/CLK_O_16M
    SLICE_X46Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.347    -0.665 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/enable_reg/Q
                         net (fo=2, routed)           3.581     2.916    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_read_and_out/enable
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.084     3.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_read_and_out/ide_i_2/O
                         net (fo=1, routed)           2.253     5.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/ide_reg_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.084     5.337 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/ide_i_1/O
                         net (fo=1, routed)           0.000     5.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/ide_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/ide_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.356     4.554    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X47Y50         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/ide_reg/C
                         clock pessimism              0.000     4.554    
                         clock uncertainty            0.471     5.024    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.220     5.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/ide_reg
  -------------------------------------------------------------------
                         required time                         -5.244    
                         arrival time                           5.337    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][0]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 0.431ns (6.517%)  route 6.182ns (93.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.717ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.027     3.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]_0[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.084     3.600 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.155     5.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X11Y110        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.520     4.717    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X11Y110        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][0]/C
                         clock pessimism              0.000     4.717    
                         clock uncertainty            0.471     5.188    
    SLICE_X11Y110        FDRE (Hold_fdre_C_R)        -0.022     5.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -5.166    
                         arrival time                           5.756    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][17]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 0.431ns (6.517%)  route 6.182ns (93.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.717ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.027     3.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]_0[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.084     3.600 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.155     5.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X11Y110        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.520     4.717    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X11Y110        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][17]/C
                         clock pessimism              0.000     4.717    
                         clock uncertainty            0.471     5.188    
    SLICE_X11Y110        FDRE (Hold_fdre_C_R)        -0.022     5.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][17]
  -------------------------------------------------------------------
                         required time                         -5.166    
                         arrival time                           5.756    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][18]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 0.431ns (6.517%)  route 6.182ns (93.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.717ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.027     3.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]_0[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.084     3.600 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.155     5.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X11Y110        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.520     4.717    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X11Y110        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][18]/C
                         clock pessimism              0.000     4.717    
                         clock uncertainty            0.471     5.188    
    SLICE_X11Y110        FDRE (Hold_fdre_C_R)        -0.022     5.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][18]
  -------------------------------------------------------------------
                         required time                         -5.166    
                         arrival time                           5.756    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/enable_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/go_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 0.431ns (6.247%)  route 6.469ns (93.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.554ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.246    -1.012    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/CLK_O_16M
    SLICE_X46Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.347    -0.665 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/enable_reg/Q
                         net (fo=2, routed)           6.469     5.803    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/enable
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.084     5.887 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/go_i_1/O
                         net (fo=1, routed)           0.000     5.887    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/go_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/go_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.356     4.554    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X47Y50         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/go_reg/C
                         clock pessimism              0.000     4.554    
                         clock uncertainty            0.471     5.024    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.223     5.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/go_reg
  -------------------------------------------------------------------
                         required time                         -5.247    
                         arrival time                           5.887    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][28]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 0.431ns (6.455%)  route 6.246ns (93.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.720ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.027     3.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]_0[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.084     3.600 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.219     5.819    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X11Y104        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.523     4.720    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X11Y104        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][28]/C
                         clock pessimism              0.000     4.720    
                         clock uncertainty            0.471     5.191    
    SLICE_X11Y104        FDRE (Hold_fdre_C_R)        -0.022     5.169    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][28]
  -------------------------------------------------------------------
                         required time                         -5.169    
                         arrival time                           5.819    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][29]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 0.431ns (6.455%)  route 6.246ns (93.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.720ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.027     3.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]_0[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.084     3.600 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.219     5.819    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X11Y104        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.523     4.720    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X11Y104        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][29]/C
                         clock pessimism              0.000     4.720    
                         clock uncertainty            0.471     5.191    
    SLICE_X11Y104        FDRE (Hold_fdre_C_R)        -0.022     5.169    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][29]
  -------------------------------------------------------------------
                         required time                         -5.169    
                         arrival time                           5.819    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][2]/S
                            (rising edge-triggered cell FDSE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 0.431ns (6.455%)  route 6.246ns (93.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.720ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.027     3.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]_0[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.084     3.600 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.219     5.819    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X11Y104        FDSE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.523     4.720    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X11Y104        FDSE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][2]/C
                         clock pessimism              0.000     4.720    
                         clock uncertainty            0.471     5.191    
    SLICE_X11Y104        FDSE (Hold_fdse_C_S)        -0.022     5.169    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -5.169    
                         arrival time                           5.819    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][30]/S
                            (rising edge-triggered cell FDSE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 0.431ns (6.455%)  route 6.246ns (93.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.720ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.027     3.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]_0[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.084     3.600 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.219     5.819    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X11Y104        FDSE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][30]/S
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.523     4.720    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X11Y104        FDSE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][30]/C
                         clock pessimism              0.000     4.720    
                         clock uncertainty            0.471     5.191    
    SLICE_X11Y104        FDSE (Hold_fdse_C_S)        -0.022     5.169    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][30]
  -------------------------------------------------------------------
                         required time                         -5.169    
                         arrival time                           5.819    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][10]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 0.431ns (6.359%)  route 6.347ns (93.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.717ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.027     3.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]_0[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.084     3.600 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.320     5.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X12Y108        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.520     4.717    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X12Y108        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][10]/C
                         clock pessimism              0.000     4.717    
                         clock uncertainty            0.471     5.188    
    SLICE_X12Y108        FDRE (Hold_fdre_C_R)         0.030     5.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][10]
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.920    
  -------------------------------------------------------------------
                         slack                                  0.702    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL_1
  To Clock:  eth_rxc

Setup :          251  Failing Endpoints,  Worst Slack       -4.999ns,  Total Violation    -1075.033ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.999ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        9.519ns  (logic 0.538ns (5.652%)  route 8.981ns (94.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 6380.441 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          8.981  6384.980    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[3]_0[0]
    SLICE_X12Y105        LUT6 (Prop_lut6_I2_O)        0.105  6385.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0[0]_i_1/O
                         net (fo=1, routed)           0.000  6385.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0[0]_i_1_n_0
    SLICE_X12Y105        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.403  6380.441    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X12Y105        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[0]/C
                         clock pessimism              0.000  6380.441    
                         clock uncertainty           -0.429  6380.012    
    SLICE_X12Y105        FDRE (Setup_fdre_C_D)        0.074  6380.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[0]
  -------------------------------------------------------------------
                         required time                       6380.086    
                         arrival time                       -6385.085    
  -------------------------------------------------------------------
                         slack                                 -4.999    

Slack (VIOLATED) :        -4.941ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        9.415ns  (logic 0.538ns (5.715%)  route 8.877ns (94.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 6380.439 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          8.877  6384.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[3]_0[0]
    SLICE_X13Y110        LUT6 (Prop_lut6_I2_O)        0.105  6384.981 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0[2]_i_1/O
                         net (fo=1, routed)           0.000  6384.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0[2]_i_1_n_0
    SLICE_X13Y110        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.401  6380.439    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X13Y110        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[2]/C
                         clock pessimism              0.000  6380.439    
                         clock uncertainty           -0.429  6380.010    
    SLICE_X13Y110        FDRE (Setup_fdre_C_D)        0.030  6380.040    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/cnt0_reg[2]
  -------------------------------------------------------------------
                         required time                       6380.040    
                         arrival time                       -6384.980    
  -------------------------------------------------------------------
                         slack                                 -4.941    

Slack (VIOLATED) :        -4.803ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[122]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.671ns  (logic 0.538ns (6.204%)  route 8.133ns (93.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.664  6384.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/rst
    SLICE_X8Y98          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[122]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X8Y98          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[122]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.429  6379.857    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.423  6379.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[122]
  -------------------------------------------------------------------
                         required time                       6379.434    
                         arrival time                       -6384.238    
  -------------------------------------------------------------------
                         slack                                 -4.803    

Slack (VIOLATED) :        -4.803ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.671ns  (logic 0.538ns (6.204%)  route 8.133ns (93.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.664  6384.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/rst
    SLICE_X8Y98          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X8Y98          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[2]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.429  6379.857    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.423  6379.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[2]
  -------------------------------------------------------------------
                         required time                       6379.434    
                         arrival time                       -6384.238    
  -------------------------------------------------------------------
                         slack                                 -4.803    

Slack (VIOLATED) :        -4.803ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.671ns  (logic 0.538ns (6.204%)  route 8.133ns (93.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.664  6384.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/rst
    SLICE_X8Y98          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X8Y98          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[36]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.429  6379.857    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.423  6379.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[36]
  -------------------------------------------------------------------
                         required time                       6379.434    
                         arrival time                       -6384.238    
  -------------------------------------------------------------------
                         slack                                 -4.803    

Slack (VIOLATED) :        -4.803ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[88]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.671ns  (logic 0.538ns (6.204%)  route 8.133ns (93.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.664  6384.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/rst
    SLICE_X8Y98          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[88]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X8Y98          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[88]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.429  6379.857    
    SLICE_X8Y98          FDRE (Setup_fdre_C_R)       -0.423  6379.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[88]
  -------------------------------------------------------------------
                         required time                       6379.434    
                         arrival time                       -6384.238    
  -------------------------------------------------------------------
                         slack                                 -4.803    

Slack (VIOLATED) :        -4.802ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[108]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.670ns  (logic 0.538ns (6.205%)  route 8.132ns (93.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.663  6384.237    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/rst
    SLICE_X10Y98         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[108]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X10Y98         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[108]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.429  6379.857    
    SLICE_X10Y98         FDRE (Setup_fdre_C_R)       -0.423  6379.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[108]
  -------------------------------------------------------------------
                         required time                       6379.434    
                         arrival time                       -6384.236    
  -------------------------------------------------------------------
                         slack                                 -4.802    

Slack (VIOLATED) :        -4.802ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[113]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.670ns  (logic 0.538ns (6.205%)  route 8.132ns (93.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.663  6384.237    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/rst
    SLICE_X10Y98         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[113]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X10Y98         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[113]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.429  6379.857    
    SLICE_X10Y98         FDRE (Setup_fdre_C_R)       -0.423  6379.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[113]
  -------------------------------------------------------------------
                         required time                       6379.434    
                         arrival time                       -6384.236    
  -------------------------------------------------------------------
                         slack                                 -4.802    

Slack (VIOLATED) :        -4.802ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.670ns  (logic 0.538ns (6.205%)  route 8.132ns (93.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.663  6384.237    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/rst
    SLICE_X10Y98         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X10Y98         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[11]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.429  6379.857    
    SLICE_X10Y98         FDRE (Setup_fdre_C_R)       -0.423  6379.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[11]
  -------------------------------------------------------------------
                         required time                       6379.434    
                         arrival time                       -6384.236    
  -------------------------------------------------------------------
                         slack                                 -4.802    

Slack (VIOLATED) :        -4.802ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.670ns  (logic 0.538ns (6.205%)  route 8.132ns (93.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.663  6384.237    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/rst
    SLICE_X10Y98         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X10Y98         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[16]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.429  6379.857    
    SLICE_X10Y98         FDRE (Setup_fdre_C_R)       -0.423  6379.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[16]
  -------------------------------------------------------------------
                         required time                       6379.434    
                         arrival time                       -6384.236    
  -------------------------------------------------------------------
                         slack                                 -4.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/enable_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/ide_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 0.515ns (8.111%)  route 5.834ns (91.889%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        5.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.554ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.246    -1.012    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/CLK_O_16M
    SLICE_X46Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.347    -0.665 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/enable_reg/Q
                         net (fo=2, routed)           3.581     2.916    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_read_and_out/enable
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.084     3.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_read_and_out/ide_i_2/O
                         net (fo=1, routed)           2.253     5.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/ide_reg_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.084     5.337 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/ide_i_1/O
                         net (fo=1, routed)           0.000     5.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/ide_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/ide_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.356     4.554    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X47Y50         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/ide_reg/C
                         clock pessimism              0.000     4.554    
                         clock uncertainty            0.429     4.983    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.220     5.203    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/ide_reg
  -------------------------------------------------------------------
                         required time                         -5.203    
                         arrival time                           5.337    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][0]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 0.431ns (6.517%)  route 6.182ns (93.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.717ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.027     3.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]_0[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.084     3.600 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.155     5.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X11Y110        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.520     4.717    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X11Y110        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][0]/C
                         clock pessimism              0.000     4.717    
                         clock uncertainty            0.429     5.147    
    SLICE_X11Y110        FDRE (Hold_fdre_C_R)        -0.022     5.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -5.125    
                         arrival time                           5.756    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][17]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 0.431ns (6.517%)  route 6.182ns (93.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.717ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.027     3.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]_0[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.084     3.600 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.155     5.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X11Y110        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.520     4.717    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X11Y110        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][17]/C
                         clock pessimism              0.000     4.717    
                         clock uncertainty            0.429     5.147    
    SLICE_X11Y110        FDRE (Hold_fdre_C_R)        -0.022     5.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][17]
  -------------------------------------------------------------------
                         required time                         -5.125    
                         arrival time                           5.756    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][18]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 0.431ns (6.517%)  route 6.182ns (93.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.717ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.027     3.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]_0[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.084     3.600 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.155     5.756    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X11Y110        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.520     4.717    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X11Y110        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][18]/C
                         clock pessimism              0.000     4.717    
                         clock uncertainty            0.429     5.147    
    SLICE_X11Y110        FDRE (Hold_fdre_C_R)        -0.022     5.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][18]
  -------------------------------------------------------------------
                         required time                         -5.125    
                         arrival time                           5.756    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/enable_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/go_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 0.431ns (6.247%)  route 6.469ns (93.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.554ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.246    -1.012    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/CLK_O_16M
    SLICE_X46Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.347    -0.665 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/enable_reg/Q
                         net (fo=2, routed)           6.469     5.803    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/enable
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.084     5.887 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/go_i_1/O
                         net (fo=1, routed)           0.000     5.887    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/go_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/go_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.356     4.554    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/out_reg[127]_1
    SLICE_X47Y50         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/go_reg/C
                         clock pessimism              0.000     4.554    
                         clock uncertainty            0.429     4.983    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.223     5.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_des_aes_top/go_reg
  -------------------------------------------------------------------
                         required time                         -5.206    
                         arrival time                           5.887    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][28]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 0.431ns (6.455%)  route 6.246ns (93.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.720ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.027     3.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]_0[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.084     3.600 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.219     5.819    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X11Y104        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.523     4.720    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X11Y104        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][28]/C
                         clock pessimism              0.000     4.720    
                         clock uncertainty            0.429     5.150    
    SLICE_X11Y104        FDRE (Hold_fdre_C_R)        -0.022     5.128    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][28]
  -------------------------------------------------------------------
                         required time                         -5.128    
                         arrival time                           5.819    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][29]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 0.431ns (6.455%)  route 6.246ns (93.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.720ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.027     3.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]_0[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.084     3.600 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.219     5.819    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X11Y104        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.523     4.720    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X11Y104        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][29]/C
                         clock pessimism              0.000     4.720    
                         clock uncertainty            0.429     5.150    
    SLICE_X11Y104        FDRE (Hold_fdre_C_R)        -0.022     5.128    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][29]
  -------------------------------------------------------------------
                         required time                         -5.128    
                         arrival time                           5.819    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][2]/S
                            (rising edge-triggered cell FDSE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 0.431ns (6.455%)  route 6.246ns (93.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.720ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.027     3.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]_0[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.084     3.600 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.219     5.819    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X11Y104        FDSE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.523     4.720    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X11Y104        FDSE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][2]/C
                         clock pessimism              0.000     4.720    
                         clock uncertainty            0.429     5.150    
    SLICE_X11Y104        FDSE (Hold_fdse_C_S)        -0.022     5.128    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -5.128    
                         arrival time                           5.819    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][30]/S
                            (rising edge-triggered cell FDSE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 0.431ns (6.455%)  route 6.246ns (93.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.720ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.027     3.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]_0[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.084     3.600 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.219     5.819    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X11Y104        FDSE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][30]/S
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.523     4.720    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X11Y104        FDSE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][30]/C
                         clock pessimism              0.000     4.720    
                         clock uncertainty            0.429     5.150    
    SLICE_X11Y104        FDSE (Hold_fdse_C_S)        -0.022     5.128    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][30]
  -------------------------------------------------------------------
                         required time                         -5.128    
                         arrival time                           5.819    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][10]/R
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 0.431ns (6.359%)  route 6.347ns (93.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.717ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.027     3.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head_reg[4][1]_0[0]
    SLICE_X12Y110        LUT6 (Prop_lut6_I1_O)        0.084     3.600 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/ip_head[4][29]_i_1/O
                         net (fo=32, routed)          2.320     5.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][1]_0
    SLICE_X12Y108        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.520     4.717    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X12Y108        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][10]/C
                         clock pessimism              0.000     4.717    
                         clock uncertainty            0.429     5.147    
    SLICE_X12Y108        FDRE (Hold_fdre_C_R)         0.030     5.177    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/ip_head_reg[4][10]
  -------------------------------------------------------------------
                         required time                         -5.177    
                         arrival time                           5.920    
  -------------------------------------------------------------------
                         slack                                  0.744    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       20.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.934ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.758ns  (logic 8.341ns (20.465%)  route 32.417ns (79.535%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 61.552 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.991    35.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.105    35.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.638    37.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[0]
    SLICE_X58Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.806    40.256    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y1          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.300    61.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y1          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKBWRCLK
                         clock pessimism              0.342    61.893    
                         clock uncertainty           -0.214    61.680    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.190    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0
  -------------------------------------------------------------------
                         required time                         61.190    
                         arrival time                         -40.256    
  -------------------------------------------------------------------
                         slack                                 20.934    

Slack (MET) :             20.937ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.741ns  (logic 8.341ns (20.473%)  route 32.400ns (79.527%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.920    35.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.105    35.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.821    37.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[6]
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.561 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.677    40.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -40.239    
  -------------------------------------------------------------------
                         slack                                 20.937    

Slack (MET) :             20.945ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.741ns  (logic 8.341ns (20.473%)  route 32.400ns (79.527%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.920    35.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.105    35.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.821    37.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[6]
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.561 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.677    40.239    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y3          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y3          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/CLKBWRCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -40.239    
  -------------------------------------------------------------------
                         slack                                 20.945    

Slack (MET) :             21.140ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.538ns  (logic 8.341ns (20.576%)  route 32.197ns (79.424%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.979    35.590    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X47Y20         LUT6 (Prop_lut6_I3_O)        0.105    35.695 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_11/O
                         net (fo=18, routed)          1.661    37.357    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[3]
    SLICE_X58Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.462 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.575    40.036    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -40.036    
  -------------------------------------------------------------------
                         slack                                 21.140    

Slack (MET) :             21.185ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.492ns  (logic 8.341ns (20.599%)  route 32.151ns (79.401%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.999    35.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.105    35.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          1.708    37.423    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[10]
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.528 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.463    39.991    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -39.991    
  -------------------------------------------------------------------
                         slack                                 21.185    

Slack (MET) :             21.224ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.465ns  (logic 8.341ns (20.613%)  route 32.124ns (79.387%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.961ns = ( 61.549 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.991    35.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.105    35.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.638    37.345    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[0]
    SLICE_X58Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.450 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          2.513    39.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.297    61.549    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y2          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism              0.342    61.890    
                         clock uncertainty           -0.214    61.677    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.490    61.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         61.187    
                         arrival time                         -39.963    
  -------------------------------------------------------------------
                         slack                                 21.224    

Slack (MET) :             21.232ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.448ns  (logic 8.341ns (20.622%)  route 32.107ns (79.378%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 61.540 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.920    35.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.105    35.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=18, routed)          1.821    37.456    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[6]
    SLICE_X60Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.561 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.384    39.946    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.288    61.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y4          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.342    61.881    
                         clock uncertainty           -0.214    61.668    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    61.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.178    
                         arrival time                         -39.946    
  -------------------------------------------------------------------
                         slack                                 21.232    

Slack (MET) :             21.263ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.414ns  (logic 8.341ns (20.639%)  route 32.073ns (79.361%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.833    35.444    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.105    35.549 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.719    37.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[11]
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.372 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.540    39.912    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -39.912    
  -------------------------------------------------------------------
                         slack                                 21.263    

Slack (MET) :             21.271ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.414ns  (logic 8.341ns (20.639%)  route 32.073ns (79.361%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 61.546 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.833    35.444    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.105    35.549 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_3/O
                         net (fo=18, routed)          1.719    37.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[11]
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.372 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_16/O
                         net (fo=16, routed)          2.540    39.912    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[11]
    RAMB36_X0Y3          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.294    61.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y3          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1/CLKBWRCLK
                         clock pessimism              0.342    61.887    
                         clock uncertainty           -0.214    61.674    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    61.184    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1
  -------------------------------------------------------------------
                         required time                         61.184    
                         arrival time                         -39.912    
  -------------------------------------------------------------------
                         slack                                 21.271    

Slack (MET) :             21.321ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        40.356ns  (logic 8.341ns (20.668%)  route 32.015ns (79.332%))
  Logic Levels:           50  (CARRY4=12 LUT2=2 LUT3=8 LUT4=5 LUT5=7 LUT6=16)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.972ns = ( 61.538 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.421    -0.502    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CLK_O_16M
    SLICE_X61Y23         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.379    -0.123 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]/Q
                         net (fo=35, routed)          1.202     1.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_0[3]
    SLICE_X59Y11         LUT4 (Prop_lut4_I2_O)        0.119     1.198 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19/O
                         net (fo=5, routed)           0.750     1.948    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/brchmis_flush_pc1_carry__1_i_19_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.275     2.223 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_37/O
                         net (fo=3, routed)           0.487     2.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_6
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.105     2.815 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/alu_o_wbck_err_i_22/O
                         net (fo=2, routed)           1.151     3.965    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_2
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.105     4.070 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6/O
                         net (fo=9, routed)           1.248     5.318    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_6_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.105     5.423 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_11__0/O
                         net (fo=9, routed)           0.337     5.760    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X65Y17         LUT3 (Prop_lut3_I1_O)        0.105     5.865 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13/O
                         net (fo=6, routed)           0.476     6.341    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__13_n_0
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.105     6.446 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__2/O
                         net (fo=85, routed)          2.157     8.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_61
    SLICE_X57Y45         LUT2 (Prop_lut2_I0_O)        0.128     8.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_8/O
                         net (fo=65, routed)          1.297    10.028    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I2_O)        0.288    10.316 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=3, routed)           0.788    11.104    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_58
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.275    11.379 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_5__0/O
                         net (fo=112, routed)         0.746    12.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[3]_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.126    12.251 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0/O
                         net (fo=32, routed)          1.056    13.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_61__0_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.267    13.574 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[7]_i_22/O
                         net (fo=1, routed)           0.952    14.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_119[5]
    SLICE_X60Y37         LUT4 (Prop_lut4_I3_O)        0.105    14.631 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_13/O
                         net (fo=2, routed)           0.466    15.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[5]
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.105    15.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17/O
                         net (fo=1, routed)           0.000    15.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[7]_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.659 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_6_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.757 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_i_6_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.855    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_6__0_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.953 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    15.953    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_6__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.051 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.051    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_6__0_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.149 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    16.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[27]_i_6__0_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.438 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.129    17.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__7_0[32]
    SLICE_X65Y29         LUT3 (Prop_lut3_I1_O)        0.272    17.840 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0/O
                         net (fo=33, routed)          0.495    18.335    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_15__0_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I2_O)        0.268    18.603 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0/O
                         net (fo=1, routed)           0.258    18.860    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__0_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.105    18.965 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1/O
                         net (fo=1, routed)           0.328    19.294    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_18__1_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.105    19.399 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1/O
                         net (fo=1, routed)           0.477    19.875    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_15__1_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.105    19.980 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__2/O
                         net (fo=4, routed)           0.607    20.588    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.125    20.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_26__0/O
                         net (fo=1, routed)           0.679    21.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_buserr
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.264    21.655 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_23__0/O
                         net (fo=1, routed)           0.234    21.890    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/p_27_in
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.105    21.995 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[31]_i_16__1/O
                         net (fo=2, routed)           0.562    22.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_4__5
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.105    22.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_7__3/O
                         net (fo=11, routed)          0.600    23.262    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]_2
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.367 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_7__2/O
                         net (fo=3, routed)           0.331    23.699    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/excpirq_flush_add_op12__0
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.105    23.804 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[2]_i_3__4/O
                         net (fo=31, routed)          1.136    24.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_19
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.105    25.045 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_2__9/O
                         net (fo=1, routed)           0.744    25.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[17]
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.105    25.894 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__0/O
                         net (fo=3, routed)           0.814    26.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_10[14]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.105    26.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    26.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    27.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    27.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=6, routed)           0.882    28.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_102[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.275    28.542 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8/O
                         net (fo=2, routed)           0.445    28.987    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_8_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.105    29.092 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4/O
                         net (fo=32, routed)          1.082    30.175    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry__0_i_4_n_0
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.105    30.280 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_14/O
                         net (fo=2, routed)           0.770    31.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu2biu_icb_cmd_addr[16]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.105    31.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    31.155    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    31.595 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.008    31.603    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.735 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=65, routed)          0.844    32.580    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/CO[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I2_O)        0.275    32.855 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[1]_i_4/O
                         net (fo=8, routed)           0.615    33.470    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_5
    SLICE_X59Y15         LUT5 (Prop_lut5_I3_O)        0.105    33.575 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[15]_i_10/O
                         net (fo=1, routed)           0.204    33.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_4
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.105    33.884 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[15]_i_5/O
                         net (fo=7, routed)           0.622    34.506    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_101
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.105    34.611 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2/O
                         net (fo=14, routed)          0.907    35.518    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_7_1
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.105    35.623 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_i_7/O
                         net (fo=18, routed)          1.662    37.285    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_7_1[7]
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.105    37.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.464    39.854    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.286    61.538    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/CLK_O_16M
    RAMB36_X0Y5          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism              0.342    61.879    
                         clock uncertainty           -0.214    61.666    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.490    61.176    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         61.176    
                         arrival time                         -39.855    
  -------------------------------------------------------------------
                         slack                                 21.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[150]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.293ns (75.933%)  route 0.093ns (24.067%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X2Y37          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[150]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[150]/Q
                         net (fo=1, routed)           0.093    -0.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[150]
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.045    -0.245 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[8]_i_7__4/O
                         net (fo=1, routed)           0.000    -0.245    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[8]_i_7__4_n_0
    SLICE_X1Y36          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.180 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[8]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.180    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[8]_i_3__0_n_0
    SLICE_X1Y36          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[8]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[6]
    SLICE_X1Y36          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.861    -0.786    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X1Y36          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]/C
                         clock pessimism              0.253    -0.533    
                         clock uncertainty            0.214    -0.320    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105    -0.215    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.267ns (65.585%)  route 0.140ns (34.415%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X3Y44          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[15]/Q
                         net (fo=1, routed)           0.140    -0.263    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[15]
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.045    -0.218 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[19]_i_6__2/O
                         net (fo=1, routed)           0.000    -0.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[19]_i_6__2_n_0
    SLICE_X5Y44          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.156 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.156    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[19]_i_3__0_n_0
    SLICE_X5Y44          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.137 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[15]
    SLICE_X5Y44          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.864    -0.783    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X5Y44          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]/C
                         clock pessimism              0.274    -0.509    
                         clock uncertainty            0.214    -0.296    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.105    -0.191    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.273ns (62.300%)  route 0.165ns (37.700%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.563    -0.576    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X8Y37          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[15]/Q
                         net (fo=3, routed)           0.165    -0.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_inttype0_reg[31]_0[15]
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.202 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[15]_i_3__13/O
                         net (fo=1, routed)           0.000    -0.202    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[15]_i_3__13_n_0
    SLICE_X10Y37         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.138 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.138    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]_0
    SLICE_X10Y37         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.832    -0.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X10Y37         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]/C
                         clock pessimism              0.274    -0.541    
                         clock uncertainty            0.214    -0.328    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.134    -0.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.267ns (64.445%)  route 0.147ns (35.555%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.592    -0.547    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X4Y40          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[50]/Q
                         net (fo=1, routed)           0.147    -0.259    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[50]
    SLICE_X1Y40          LUT6 (Prop_lut6_I1_O)        0.045    -0.214 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[2]_i_6__8/O
                         net (fo=1, routed)           0.000    -0.214    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[2]_i_6__8_n_0
    SLICE_X1Y40          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.152 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_3__0_n_0
    SLICE_X1Y40          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[2]
    SLICE_X1Y40          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.865    -0.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X1Y40          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/C
                         clock pessimism              0.274    -0.508    
                         clock uncertainty            0.214    -0.295    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.105    -0.190    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.752%)  route 0.156ns (51.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.554    -0.585    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/CLK_O_16M
    SLICE_X34Y19         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDCE (Prop_fdce_C_Q)         0.148    -0.437 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_reg[7]/Q
                         net (fo=2, routed)           0.156    -0.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]_4[7]
    SLICE_X35Y18         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.822    -0.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/CLK_O_16M
    SLICE_X35Y18         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]/C
                         clock pessimism              0.255    -0.570    
                         clock uncertainty            0.214    -0.357    
    SLICE_X35Y18         FDCE (Hold_fdce_C_D)         0.018    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_trgt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[158]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.293ns (74.764%)  route 0.099ns (25.236%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.596    -0.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/CLK_O_16M
    SLICE_X2Y48          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[158]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg[158]/Q
                         net (fo=1, routed)           0.099    -0.280    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/gpio_padcfg_reg_n_0_[158]
    SLICE_X0Y47          LUT6 (Prop_lut6_I1_O)        0.045    -0.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[18]_i_7__3/O
                         net (fo=1, routed)           0.000    -0.235    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[18]_i_7__3_n_0
    SLICE_X0Y47          MUXF7 (Prop_muxf7_I1_O)      0.065    -0.170 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.170    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_3__0_n_0
    SLICE_X0Y47          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[14]
    SLICE_X0Y47          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.867    -0.780    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X0Y47          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]/C
                         clock pessimism              0.253    -0.527    
                         clock uncertainty            0.214    -0.314    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.105    -0.209    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.283ns (72.585%)  route 0.107ns (27.415%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.589    -0.550    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X5Y13          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[4]/Q
                         net (fo=3, routed)           0.107    -0.302    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_iof[4]
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_5__12/O
                         net (fo=1, routed)           0.000    -0.257    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[4]_i_5__12_n_0
    SLICE_X4Y13          MUXF7 (Prop_muxf7_I1_O)      0.074    -0.183 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_2_n_0
    SLICE_X4Y13          MUXF8 (Prop_muxf8_I0_O)      0.023    -0.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[4]
    SLICE_X4Y13          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.859    -0.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X4Y13          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]/C
                         clock pessimism              0.251    -0.537    
                         clock uncertainty            0.214    -0.324    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.105    -0.219    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.267ns (64.611%)  route 0.146ns (35.389%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.587    -0.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X4Y32          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[26]/Q
                         net (fo=1, routed)           0.146    -0.265    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[26]
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[2]_i_6__7/O
                         net (fo=1, routed)           0.000    -0.220    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[2]_i_6__7_n_0
    SLICE_X3Y31          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.158 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    -0.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_3_n_0
    SLICE_X3Y31          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.139 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/apb_prdata[2]
    SLICE_X3Y31          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.857    -0.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X3Y31          FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]/C
                         clock pessimism              0.274    -0.516    
                         clock uncertainty            0.214    -0.303    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105    -0.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_cmd_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.416%)  route 0.168ns (44.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.561    -0.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/CLK_O_16M
    SLICE_X30Y11         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_cmd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.414 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_cmd_reg[6]/Q
                         net (fo=6, routed)           0.168    -0.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cmd_ack_i_1__0/O
                         net (fo=1, routed)           0.000    -0.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack1_out
    SLICE_X31Y11         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.830    -0.817    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/CLK_O_16M
    SLICE_X31Y11         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack_reg/C
                         clock pessimism              0.252    -0.565    
                         clock uncertainty            0.214    -0.352    
    SLICE_X31Y11         FDCE (Hold_fdce_C_D)         0.091    -0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/cmd_ack_reg
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_inttype1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             CLK_O_16M_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.273ns (64.475%)  route 0.150ns (35.525%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.556    -0.583    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/CLK_O_16M
    SLICE_X10Y28         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_inttype1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_inttype1_reg[14]/Q
                         net (fo=3, routed)           0.150    -0.269    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_inttype1_reg[31]_0[14]
    SLICE_X10Y29         LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[14]_i_3__9/O
                         net (fo=1, routed)           0.000    -0.224    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[14]_i_3__9_n_0
    SLICE_X10Y29         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]_0
    SLICE_X10Y29         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.825    -0.822    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/CLK_O_16M
    SLICE_X10Y29         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]/C
                         clock pessimism              0.254    -0.568    
                         clock uncertainty            0.214    -0.355    
    SLICE_X10Y29         FDRE (Hold_fdre_C_D)         0.134    -0.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_O_8M388_PLL
  To Clock:  CLK_O_8M388_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack      116.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.865ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.587ns (28.624%)  route 1.464ns (71.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.348    -0.218 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           1.035     0.816    rtc_clk_gen/counter[3]
    SLICE_X44Y50         LUT5 (Prop_lut5_I2_O)        0.239     1.055 r  rtc_clk_gen/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.429     1.484    rtc_clk_gen/counter_0[4]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.241   118.408    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)       -0.059   118.349    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        118.349    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                116.865    

Slack (MET) :             116.882ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.775ns (36.507%)  route 1.348ns (63.493%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           1.133     0.945    rtc_clk_gen/counter[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.128     1.073 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.215     1.288    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X44Y50         LUT5 (Prop_lut5_I0_O)        0.268     1.556 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.556    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.241   118.408    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.030   118.438    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        118.438    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                116.882    

Slack (MET) :             116.918ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.778ns (36.597%)  route 1.348ns (63.403%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           1.133     0.945    rtc_clk_gen/counter[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.128     1.073 r  rtc_clk_gen/counter[6]_i_3/O
                         net (fo=2, routed)           0.215     1.288    rtc_clk_gen/counter[6]_i_3_n_0
    SLICE_X44Y50         LUT4 (Prop_lut4_I3_O)        0.271     1.559 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000     1.559    rtc_clk_gen/counter_0[6]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.241   118.408    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.069   118.477    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        118.477    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                116.918    

Slack (MET) :             117.050ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.484ns (24.737%)  route 1.473ns (75.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           1.473     1.285    rtc_clk_gen/counter[0]
    SLICE_X44Y50         LUT3 (Prop_lut3_I2_O)        0.105     1.390 r  rtc_clk_gen/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.390    rtc_clk_gen/counter_0[2]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.241   118.408    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.032   118.440    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        118.440    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                117.050    

Slack (MET) :             117.077ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.494ns (25.120%)  route 1.473ns (74.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           1.473     1.285    rtc_clk_gen/counter[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.115     1.400 r  rtc_clk_gen/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.400    rtc_clk_gen/counter_0[3]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.422   118.649    
                         clock uncertainty           -0.241   118.408    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.069   118.477    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        118.477    
                         arrival time                          -1.400    
  -------------------------------------------------------------------
                         slack                                117.077    

Slack (MET) :             117.267ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.587ns (33.258%)  route 1.178ns (66.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.348    -0.218 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           1.178     0.960    rtc_clk_gen/counter[3]
    SLICE_X44Y50         LUT6 (Prop_lut6_I3_O)        0.239     1.199 r  rtc_clk_gen/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.199    rtc_clk_gen/counter_0[5]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.446   118.673    
                         clock uncertainty           -0.241   118.432    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.033   118.465    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        118.465    
                         arrival time                          -1.199    
  -------------------------------------------------------------------
                         slack                                117.267    

Slack (MET) :             117.412ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.600ns (36.226%)  route 1.056ns (63.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.348    -0.218 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           1.056     0.838    rtc_clk_gen/counter[1]
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.252     1.090 r  rtc_clk_gen/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.090    rtc_clk_gen/counter_0[1]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.446   118.673    
                         clock uncertainty           -0.241   118.432    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)        0.069   118.501    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        118.501    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                117.412    

Slack (MET) :             117.722ns  (required time - arrival time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.240ns  (CLK_O_8M388_PLL_1 rise@119.240ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.484ns (37.027%)  route 0.823ns (62.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 118.227 - 119.240 ) 
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.356    -0.566    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.187 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.823     0.636    rtc_clk_gen/counter[0]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.105     0.741 r  rtc_clk_gen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.741    rtc_clk_gen/counter_0[0]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                    119.240   119.240 r  
    R4                                                0.000   119.240 r  clk (IN)
                         net (fo=0)                   0.000   119.240    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366   120.605 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   121.609    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057   115.552 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352   116.904    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077   116.981 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           1.246   118.227    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.446   118.673    
                         clock uncertainty           -0.241   118.432    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)        0.030   118.462    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        118.462    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                117.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.576%)  route 0.239ns (51.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  rtc_clk_gen/counter_reg[3]/Q
                         net (fo=4, routed)           0.239    -0.209    rtc_clk_gen/counter[3]
    SLICE_X44Y50         LUT4 (Prop_lut4_I0_O)        0.098    -0.111 r  rtc_clk_gen/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.111    rtc_clk_gen/counter_0[3]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[3]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.107    -0.228    rtc_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.185ns (39.434%)  route 0.284ns (60.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.284    -0.151    rtc_clk_gen/counter[5]
    SLICE_X44Y50         LUT4 (Prop_lut4_I2_O)        0.044    -0.107 r  rtc_clk_gen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.107    rtc_clk_gen/counter_0[6]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[6]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.107    -0.228    rtc_clk_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.563%)  route 0.284ns (60.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.284    -0.151    rtc_clk_gen/counter[5]
    SLICE_X44Y50         LUT5 (Prop_lut5_I1_O)        0.045    -0.106 r  rtc_clk_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.106    rtc_clk_gen/clk_out_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/clk_out_reg/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.091    -0.244    rtc_clk_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.814%)  route 0.348ns (65.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.348    -0.087    rtc_clk_gen/counter[5]
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.042 r  rtc_clk_gen/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.042    rtc_clk_gen/counter_0[5]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[5]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.092    -0.243    rtc_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.227ns (35.531%)  route 0.412ns (64.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  rtc_clk_gen/counter_reg[1]/Q
                         net (fo=6, routed)           0.412    -0.036    rtc_clk_gen/counter[1]
    SLICE_X44Y50         LUT3 (Prop_lut3_I1_O)        0.099     0.063 r  rtc_clk_gen/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.063    rtc_clk_gen/counter_0[2]
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
                         clock pessimism              0.251    -0.563    
                         clock uncertainty            0.241    -0.322    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.092    -0.230    rtc_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.189ns (28.804%)  route 0.467ns (71.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.467     0.032    rtc_clk_gen/counter[0]
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.048     0.080 r  rtc_clk_gen/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.080    rtc_clk_gen/counter_0[1]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[1]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.107    -0.228    rtc_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.477%)  route 0.467ns (71.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  rtc_clk_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.467     0.032    rtc_clk_gen/counter[0]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.077 r  rtc_clk_gen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.077    rtc_clk_gen/counter_0[0]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[0]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.241    -0.335    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.091    -0.244    rtc_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 rtc_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL  {rise@0.000ns fall@59.620ns period=119.240ns})
  Destination:            rtc_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_O_8M388_PLL_1  {rise@0.000ns fall@59.620ns period=119.240ns})
  Path Group:             CLK_O_8M388_PLL_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_8M388_PLL_1 rise@0.000ns - CLK_O_8M388_PLL rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.371%)  route 0.547ns (74.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.476ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_8M388_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.576    rtc_clk_gen/CLK_O_8M388
    SLICE_X44Y50         FDRE                                         r  rtc_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  rtc_clk_gen/counter_reg[2]/Q
                         net (fo=5, routed)           0.375    -0.060    rtc_clk_gen/counter[2]
    SLICE_X44Y50         LUT5 (Prop_lut5_I1_O)        0.045    -0.015 r  rtc_clk_gen/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.172     0.157    rtc_clk_gen/counter_0[4]
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_8M388_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_8M388_PLL
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=8, routed)           0.833    -0.814    rtc_clk_gen/CLK_O_8M388
    SLICE_X45Y50         FDRE                                         r  rtc_clk_gen/counter_reg[4]/C
                         clock pessimism              0.251    -0.563    
                         clock uncertainty            0.241    -0.322    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.066    -0.256    rtc_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.413    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       45.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.886ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        16.112ns  (logic 0.484ns (3.004%)  route 15.628ns (96.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 61.652 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       15.233    15.630    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/AR[0]
    SLICE_X12Y110        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    61.652    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/C
                         clock pessimism              0.336    61.988    
                         clock uncertainty           -0.214    61.774    
    SLICE_X12Y110        FDCE (Recov_fdce_C_CLR)     -0.258    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.516    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 45.886    

Slack (MET) :             45.886ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        16.112ns  (logic 0.484ns (3.004%)  route 15.628ns (96.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 61.652 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       15.233    15.630    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/AR[0]
    SLICE_X12Y110        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    61.652    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                         clock pessimism              0.336    61.988    
                         clock uncertainty           -0.214    61.774    
    SLICE_X12Y110        FDCE (Recov_fdce_C_CLR)     -0.258    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.516    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 45.886    

Slack (MET) :             45.987ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.785ns  (logic 0.484ns (3.066%)  route 15.301ns (96.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.906    15.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/AR[0]
    SLICE_X13Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/CLK_O_16M
    SLICE_X13Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X13Y50         FDCE (Recov_fdce_C_CLR)     -0.331    61.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.290    
                         arrival time                         -15.303    
  -------------------------------------------------------------------
                         slack                                 45.987    

Slack (MET) :             46.060ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.785ns  (logic 0.484ns (3.066%)  route 15.301ns (96.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.906    15.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/AR[0]
    SLICE_X12Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/CLK_O_16M
    SLICE_X12Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X12Y50         FDCE (Recov_fdce_C_CLR)     -0.258    61.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         61.363    
                         arrival time                         -15.303    
  -------------------------------------------------------------------
                         slack                                 46.060    

Slack (MET) :             46.103ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.669ns  (logic 0.484ns (3.089%)  route 15.185ns (96.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.790    15.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/AR[0]
    SLICE_X13Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/CLK_O_16M
    SLICE_X13Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X13Y51         FDCE (Recov_fdce_C_CLR)     -0.331    61.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.290    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                 46.103    

Slack (MET) :             46.103ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.669ns  (logic 0.484ns (3.089%)  route 15.185ns (96.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.790    15.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/AR[0]
    SLICE_X13Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/CLK_O_16M
    SLICE_X13Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X13Y51         FDCE (Recov_fdce_C_CLR)     -0.331    61.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.290    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                 46.103    

Slack (MET) :             46.103ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.669ns  (logic 0.484ns (3.089%)  route 15.185ns (96.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.790    15.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/AR[0]
    SLICE_X13Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/CLK_O_16M
    SLICE_X13Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X13Y51         FDCE (Recov_fdce_C_CLR)     -0.331    61.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.290    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                 46.103    

Slack (MET) :             46.355ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.417ns  (logic 0.484ns (3.139%)  route 14.933ns (96.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.537    14.935    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/AR[0]
    SLICE_X11Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/CLK_O_16M
    SLICE_X11Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X11Y51         FDCE (Recov_fdce_C_CLR)     -0.331    61.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.290    
                         arrival time                         -14.935    
  -------------------------------------------------------------------
                         slack                                 46.355    

Slack (MET) :             46.452ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 0.484ns (3.146%)  route 14.903ns (96.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 61.566 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.507    14.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/AR[0]
    SLICE_X5Y54          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.315    61.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/CLK_O_16M
    SLICE_X5Y54          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.902    
                         clock uncertainty           -0.214    61.688    
    SLICE_X5Y54          FDCE (Recov_fdce_C_CLR)     -0.331    61.357    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.357    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                 46.452    

Slack (MET) :             46.452ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 0.484ns (3.146%)  route 14.903ns (96.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 61.566 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.507    14.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/AR[0]
    SLICE_X5Y54          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.315    61.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/CLK_O_16M
    SLICE_X5Y54          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.336    61.902    
                         clock uncertainty           -0.214    61.688    
    SLICE_X5Y54          FDCE (Recov_fdce_C_CLR)     -0.331    61.357    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.357    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                 46.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.186ns (22.129%)  route 0.655ns (77.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.499     0.296    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/main_rst
    SLICE_X60Y23         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.849    -0.798    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/CLK_O_16M
    SLICE_X60Y23         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.274    -0.524    
    SLICE_X60Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.591    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[7]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.186ns (22.129%)  route 0.655ns (77.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.499     0.296    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/main_rst
    SLICE_X60Y23         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.849    -0.798    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/CLK_O_16M
    SLICE_X60Y23         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[7]/C
                         clock pessimism              0.274    -0.524    
    SLICE_X60Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.591    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.511%)  route 0.640ns (77.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.485     0.282    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X65Y23         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.851    -0.796    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/CLK_O_16M
    SLICE_X65Y23         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X65Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.635    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.168%)  route 0.693ns (78.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.537     0.334    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X65Y24         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.850    -0.797    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/CLK_O_16M
    SLICE_X65Y24         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X65Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.168%)  route 0.693ns (78.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.537     0.334    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X65Y24         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.850    -0.797    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/CLK_O_16M
    SLICE_X65Y24         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X65Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.186ns (19.897%)  route 0.749ns (80.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.593     0.391    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y24         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.848    -0.799    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/CLK_O_16M
    SLICE_X59Y24         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.274    -0.525    
    SLICE_X59Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.654%)  route 0.811ns (81.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.656     0.453    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/main_rst
    SLICE_X60Y26         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.849    -0.798    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/CLK_O_16M
    SLICE_X60Y26         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.274    -0.524    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.591    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.654%)  route 0.811ns (81.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.656     0.453    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/main_rst
    SLICE_X60Y26         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.849    -0.798    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/CLK_O_16M
    SLICE_X60Y26         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.274    -0.524    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.591    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.905%)  route 0.914ns (83.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.759     0.556    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/main_rst
    SLICE_X59Y27         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.851    -0.796    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/CLK_O_16M
    SLICE_X59Y27         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.274    -0.522    
    SLICE_X59Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[3]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.905%)  route 0.914ns (83.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.759     0.556    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/main_rst
    SLICE_X59Y27         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.851    -0.796    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/CLK_O_16M
    SLICE_X59Y27         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[3]/C
                         clock pessimism              0.274    -0.522    
    SLICE_X59Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  1.170    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL

Setup :            0  Failing Endpoints,  Worst Slack       45.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.886ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        16.112ns  (logic 0.484ns (3.004%)  route 15.628ns (96.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 61.652 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       15.233    15.630    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/AR[0]
    SLICE_X12Y110        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    61.652    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/C
                         clock pessimism              0.336    61.988    
                         clock uncertainty           -0.214    61.774    
    SLICE_X12Y110        FDCE (Recov_fdce_C_CLR)     -0.258    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.516    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 45.886    

Slack (MET) :             45.886ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        16.112ns  (logic 0.484ns (3.004%)  route 15.628ns (96.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 61.652 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       15.233    15.630    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/AR[0]
    SLICE_X12Y110        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    61.652    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                         clock pessimism              0.336    61.988    
                         clock uncertainty           -0.214    61.774    
    SLICE_X12Y110        FDCE (Recov_fdce_C_CLR)     -0.258    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.516    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 45.886    

Slack (MET) :             45.987ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.785ns  (logic 0.484ns (3.066%)  route 15.301ns (96.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.906    15.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/AR[0]
    SLICE_X13Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/CLK_O_16M
    SLICE_X13Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X13Y50         FDCE (Recov_fdce_C_CLR)     -0.331    61.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.290    
                         arrival time                         -15.303    
  -------------------------------------------------------------------
                         slack                                 45.987    

Slack (MET) :             46.060ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.785ns  (logic 0.484ns (3.066%)  route 15.301ns (96.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.906    15.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/AR[0]
    SLICE_X12Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/CLK_O_16M
    SLICE_X12Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X12Y50         FDCE (Recov_fdce_C_CLR)     -0.258    61.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         61.363    
                         arrival time                         -15.303    
  -------------------------------------------------------------------
                         slack                                 46.060    

Slack (MET) :             46.103ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.669ns  (logic 0.484ns (3.089%)  route 15.185ns (96.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.790    15.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/AR[0]
    SLICE_X13Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/CLK_O_16M
    SLICE_X13Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X13Y51         FDCE (Recov_fdce_C_CLR)     -0.331    61.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.290    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                 46.103    

Slack (MET) :             46.103ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.669ns  (logic 0.484ns (3.089%)  route 15.185ns (96.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.790    15.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/AR[0]
    SLICE_X13Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/CLK_O_16M
    SLICE_X13Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X13Y51         FDCE (Recov_fdce_C_CLR)     -0.331    61.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.290    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                 46.103    

Slack (MET) :             46.103ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.669ns  (logic 0.484ns (3.089%)  route 15.185ns (96.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.790    15.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/AR[0]
    SLICE_X13Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/CLK_O_16M
    SLICE_X13Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X13Y51         FDCE (Recov_fdce_C_CLR)     -0.331    61.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.290    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                 46.103    

Slack (MET) :             46.355ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.417ns  (logic 0.484ns (3.139%)  route 14.933ns (96.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.537    14.935    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/AR[0]
    SLICE_X11Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/CLK_O_16M
    SLICE_X11Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X11Y51         FDCE (Recov_fdce_C_CLR)     -0.331    61.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.290    
                         arrival time                         -14.935    
  -------------------------------------------------------------------
                         slack                                 46.355    

Slack (MET) :             46.452ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 0.484ns (3.146%)  route 14.903ns (96.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 61.566 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.507    14.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/AR[0]
    SLICE_X5Y54          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.315    61.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/CLK_O_16M
    SLICE_X5Y54          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.902    
                         clock uncertainty           -0.214    61.688    
    SLICE_X5Y54          FDCE (Recov_fdce_C_CLR)     -0.331    61.357    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.357    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                 46.452    

Slack (MET) :             46.452ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 0.484ns (3.146%)  route 14.903ns (96.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 61.566 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.507    14.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/AR[0]
    SLICE_X5Y54          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.315    61.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/CLK_O_16M
    SLICE_X5Y54          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.336    61.902    
                         clock uncertainty           -0.214    61.688    
    SLICE_X5Y54          FDCE (Recov_fdce_C_CLR)     -0.331    61.357    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.357    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                 46.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.186ns (22.129%)  route 0.655ns (77.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.499     0.296    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/main_rst
    SLICE_X60Y23         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.849    -0.798    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/CLK_O_16M
    SLICE_X60Y23         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.274    -0.524    
                         clock uncertainty            0.214    -0.311    
    SLICE_X60Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.378    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[7]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.186ns (22.129%)  route 0.655ns (77.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.499     0.296    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/main_rst
    SLICE_X60Y23         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.849    -0.798    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/CLK_O_16M
    SLICE_X60Y23         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[7]/C
                         clock pessimism              0.274    -0.524    
                         clock uncertainty            0.214    -0.311    
    SLICE_X60Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.378    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.511%)  route 0.640ns (77.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.485     0.282    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X65Y23         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.851    -0.796    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/CLK_O_16M
    SLICE_X65Y23         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.214    -0.330    
    SLICE_X65Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.168%)  route 0.693ns (78.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.537     0.334    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X65Y24         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.850    -0.797    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/CLK_O_16M
    SLICE_X65Y24         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.253    -0.544    
                         clock uncertainty            0.214    -0.331    
    SLICE_X65Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.168%)  route 0.693ns (78.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.537     0.334    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X65Y24         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.850    -0.797    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/CLK_O_16M
    SLICE_X65Y24         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.253    -0.544    
                         clock uncertainty            0.214    -0.331    
    SLICE_X65Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.186ns (19.897%)  route 0.749ns (80.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.593     0.391    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y24         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.848    -0.799    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/CLK_O_16M
    SLICE_X59Y24         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.274    -0.525    
                         clock uncertainty            0.214    -0.312    
    SLICE_X59Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.654%)  route 0.811ns (81.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.656     0.453    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/main_rst
    SLICE_X60Y26         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.849    -0.798    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/CLK_O_16M
    SLICE_X60Y26         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.274    -0.524    
                         clock uncertainty            0.214    -0.311    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.378    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.654%)  route 0.811ns (81.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.656     0.453    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/main_rst
    SLICE_X60Y26         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.849    -0.798    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/CLK_O_16M
    SLICE_X60Y26         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.274    -0.524    
                         clock uncertainty            0.214    -0.311    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.378    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.905%)  route 0.914ns (83.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.759     0.556    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/main_rst
    SLICE_X59Y27         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.851    -0.796    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/CLK_O_16M
    SLICE_X59Y27         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.274    -0.522    
                         clock uncertainty            0.214    -0.309    
    SLICE_X59Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[3]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.905%)  route 0.914ns (83.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.759     0.556    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/main_rst
    SLICE_X59Y27         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.851    -0.796    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/CLK_O_16M
    SLICE_X59Y27         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[3]/C
                         clock pessimism              0.274    -0.522    
                         clock uncertainty            0.214    -0.309    
    SLICE_X59Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.957    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       45.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.886ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        16.112ns  (logic 0.484ns (3.004%)  route 15.628ns (96.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 61.652 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       15.233    15.630    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/AR[0]
    SLICE_X12Y110        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    61.652    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/C
                         clock pessimism              0.336    61.988    
                         clock uncertainty           -0.214    61.774    
    SLICE_X12Y110        FDCE (Recov_fdce_C_CLR)     -0.258    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.516    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 45.886    

Slack (MET) :             45.886ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        16.112ns  (logic 0.484ns (3.004%)  route 15.628ns (96.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 61.652 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       15.233    15.630    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/AR[0]
    SLICE_X12Y110        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    61.652    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                         clock pessimism              0.336    61.988    
                         clock uncertainty           -0.214    61.774    
    SLICE_X12Y110        FDCE (Recov_fdce_C_CLR)     -0.258    61.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.516    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 45.886    

Slack (MET) :             45.987ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.785ns  (logic 0.484ns (3.066%)  route 15.301ns (96.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.906    15.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/AR[0]
    SLICE_X13Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/CLK_O_16M
    SLICE_X13Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X13Y50         FDCE (Recov_fdce_C_CLR)     -0.331    61.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.290    
                         arrival time                         -15.303    
  -------------------------------------------------------------------
                         slack                                 45.987    

Slack (MET) :             46.060ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.785ns  (logic 0.484ns (3.066%)  route 15.301ns (96.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.906    15.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/AR[0]
    SLICE_X12Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/CLK_O_16M
    SLICE_X12Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X12Y50         FDCE (Recov_fdce_C_CLR)     -0.258    61.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         61.363    
                         arrival time                         -15.303    
  -------------------------------------------------------------------
                         slack                                 46.060    

Slack (MET) :             46.103ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.669ns  (logic 0.484ns (3.089%)  route 15.185ns (96.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.790    15.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/AR[0]
    SLICE_X13Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/CLK_O_16M
    SLICE_X13Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X13Y51         FDCE (Recov_fdce_C_CLR)     -0.331    61.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.290    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                 46.103    

Slack (MET) :             46.103ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.669ns  (logic 0.484ns (3.089%)  route 15.185ns (96.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.790    15.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/AR[0]
    SLICE_X13Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/CLK_O_16M
    SLICE_X13Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X13Y51         FDCE (Recov_fdce_C_CLR)     -0.331    61.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.290    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                 46.103    

Slack (MET) :             46.103ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.669ns  (logic 0.484ns (3.089%)  route 15.185ns (96.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.790    15.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/AR[0]
    SLICE_X13Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/CLK_O_16M
    SLICE_X13Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X13Y51         FDCE (Recov_fdce_C_CLR)     -0.331    61.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.290    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                 46.103    

Slack (MET) :             46.355ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.417ns  (logic 0.484ns (3.139%)  route 14.933ns (96.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.537    14.935    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/AR[0]
    SLICE_X11Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/CLK_O_16M
    SLICE_X11Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.214    61.621    
    SLICE_X11Y51         FDCE (Recov_fdce_C_CLR)     -0.331    61.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.290    
                         arrival time                         -14.935    
  -------------------------------------------------------------------
                         slack                                 46.355    

Slack (MET) :             46.452ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 0.484ns (3.146%)  route 14.903ns (96.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 61.566 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.507    14.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/AR[0]
    SLICE_X5Y54          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.315    61.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/CLK_O_16M
    SLICE_X5Y54          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.902    
                         clock uncertainty           -0.214    61.688    
    SLICE_X5Y54          FDCE (Recov_fdce_C_CLR)     -0.331    61.357    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.357    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                 46.452    

Slack (MET) :             46.452ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 0.484ns (3.146%)  route 14.903ns (96.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 61.566 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.507    14.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/AR[0]
    SLICE_X5Y54          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.315    61.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/CLK_O_16M
    SLICE_X5Y54          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.336    61.902    
                         clock uncertainty           -0.214    61.688    
    SLICE_X5Y54          FDCE (Recov_fdce_C_CLR)     -0.331    61.357    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.357    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                 46.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.186ns (22.129%)  route 0.655ns (77.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.499     0.296    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/main_rst
    SLICE_X60Y23         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.849    -0.798    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/CLK_O_16M
    SLICE_X60Y23         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.274    -0.524    
                         clock uncertainty            0.214    -0.311    
    SLICE_X60Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.378    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[7]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.186ns (22.129%)  route 0.655ns (77.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.499     0.296    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/main_rst
    SLICE_X60Y23         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.849    -0.798    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/CLK_O_16M
    SLICE_X60Y23         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[7]/C
                         clock pessimism              0.274    -0.524    
                         clock uncertainty            0.214    -0.311    
    SLICE_X60Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.378    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.511%)  route 0.640ns (77.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.485     0.282    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X65Y23         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.851    -0.796    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/CLK_O_16M
    SLICE_X65Y23         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.214    -0.330    
    SLICE_X65Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.168%)  route 0.693ns (78.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.537     0.334    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X65Y24         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.850    -0.797    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/CLK_O_16M
    SLICE_X65Y24         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.253    -0.544    
                         clock uncertainty            0.214    -0.331    
    SLICE_X65Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.168%)  route 0.693ns (78.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.537     0.334    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X65Y24         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.850    -0.797    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/CLK_O_16M
    SLICE_X65Y24         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.253    -0.544    
                         clock uncertainty            0.214    -0.331    
    SLICE_X65Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.423    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.186ns (19.897%)  route 0.749ns (80.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.593     0.391    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y24         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.848    -0.799    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/CLK_O_16M
    SLICE_X59Y24         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.274    -0.525    
                         clock uncertainty            0.214    -0.312    
    SLICE_X59Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.404    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.654%)  route 0.811ns (81.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.656     0.453    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/main_rst
    SLICE_X60Y26         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.849    -0.798    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/CLK_O_16M
    SLICE_X60Y26         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.274    -0.524    
                         clock uncertainty            0.214    -0.311    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.378    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.654%)  route 0.811ns (81.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.656     0.453    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/main_rst
    SLICE_X60Y26         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.849    -0.798    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/CLK_O_16M
    SLICE_X60Y26         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.274    -0.524    
                         clock uncertainty            0.214    -0.311    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.378    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.905%)  route 0.914ns (83.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.759     0.556    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/main_rst
    SLICE_X59Y27         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.851    -0.796    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/CLK_O_16M
    SLICE_X59Y27         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.274    -0.522    
                         clock uncertainty            0.214    -0.309    
    SLICE_X59Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[3]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.905%)  route 0.914ns (83.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.759     0.556    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/main_rst
    SLICE_X59Y27         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.851    -0.796    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/CLK_O_16M
    SLICE_X59Y27         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[3]/C
                         clock pessimism              0.274    -0.522    
                         clock uncertainty            0.214    -0.309    
    SLICE_X59Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.957    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL_1
  To Clock:  CLK_O_16M_PLL_1

Setup :            0  Failing Endpoints,  Worst Slack       45.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.927ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        16.112ns  (logic 0.484ns (3.004%)  route 15.628ns (96.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 61.652 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       15.233    15.630    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/AR[0]
    SLICE_X12Y110        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    61.652    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]/C
                         clock pessimism              0.336    61.988    
                         clock uncertainty           -0.172    61.815    
    SLICE_X12Y110        FDCE (Recov_fdce_C_CLR)     -0.258    61.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.557    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 45.927    

Slack (MET) :             45.927ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        16.112ns  (logic 0.484ns (3.004%)  route 15.628ns (96.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 61.652 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       15.233    15.630    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/AR[0]
    SLICE_X12Y110        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    61.652    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                         clock pessimism              0.336    61.988    
                         clock uncertainty           -0.172    61.815    
    SLICE_X12Y110        FDCE (Recov_fdce_C_CLR)     -0.258    61.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.557    
                         arrival time                         -15.630    
  -------------------------------------------------------------------
                         slack                                 45.927    

Slack (MET) :             46.028ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.785ns  (logic 0.484ns (3.066%)  route 15.301ns (96.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.906    15.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/AR[0]
    SLICE_X13Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/CLK_O_16M
    SLICE_X13Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.172    61.662    
    SLICE_X13Y50         FDCE (Recov_fdce_C_CLR)     -0.331    61.331    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[14].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.331    
                         arrival time                         -15.303    
  -------------------------------------------------------------------
                         slack                                 46.028    

Slack (MET) :             46.101ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.785ns  (logic 0.484ns (3.066%)  route 15.301ns (96.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.906    15.303    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/AR[0]
    SLICE_X12Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/CLK_O_16M
    SLICE_X12Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.172    61.662    
    SLICE_X12Y50         FDCE (Recov_fdce_C_CLR)     -0.258    61.404    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         61.404    
                         arrival time                         -15.303    
  -------------------------------------------------------------------
                         slack                                 46.101    

Slack (MET) :             46.144ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.669ns  (logic 0.484ns (3.089%)  route 15.185ns (96.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.790    15.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/AR[0]
    SLICE_X13Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/CLK_O_16M
    SLICE_X13Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.172    61.662    
    SLICE_X13Y51         FDCE (Recov_fdce_C_CLR)     -0.331    61.331    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.331    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                 46.144    

Slack (MET) :             46.144ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.669ns  (logic 0.484ns (3.089%)  route 15.185ns (96.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.790    15.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/AR[0]
    SLICE_X13Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/CLK_O_16M
    SLICE_X13Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.172    61.662    
    SLICE_X13Y51         FDCE (Recov_fdce_C_CLR)     -0.331    61.331    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[13].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.331    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                 46.144    

Slack (MET) :             46.144ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.669ns  (logic 0.484ns (3.089%)  route 15.185ns (96.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.790    15.187    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/AR[0]
    SLICE_X13Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/CLK_O_16M
    SLICE_X13Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.172    61.662    
    SLICE_X13Y51         FDCE (Recov_fdce_C_CLR)     -0.331    61.331    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[15].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.331    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                 46.144    

Slack (MET) :             46.397ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.417ns  (logic 0.484ns (3.139%)  route 14.933ns (96.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.010ns = ( 61.499 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.537    14.935    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/AR[0]
    SLICE_X11Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.248    61.499    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/CLK_O_16M
    SLICE_X11Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.336    61.835    
                         clock uncertainty           -0.172    61.662    
    SLICE_X11Y51         FDCE (Recov_fdce_C_CLR)     -0.331    61.331    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.331    
                         arrival time                         -14.935    
  -------------------------------------------------------------------
                         slack                                 46.397    

Slack (MET) :             46.494ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 0.484ns (3.146%)  route 14.903ns (96.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 61.566 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.507    14.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/AR[0]
    SLICE_X5Y54          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.315    61.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/CLK_O_16M
    SLICE_X5Y54          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.336    61.902    
                         clock uncertainty           -0.172    61.729    
    SLICE_X5Y54          FDCE (Recov_fdce_C_CLR)     -0.331    61.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         61.398    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                 46.494    

Slack (MET) :             46.494ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.510ns  (CLK_O_16M_PLL_1 rise@62.510ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 0.484ns (3.146%)  route 14.903ns (96.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 61.566 - 62.510 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.497    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -3.424 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.004    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.923 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.441    -0.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.379    -0.103 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.395     0.292    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.105     0.397 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)       14.507    14.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/AR[0]
    SLICE_X5Y54          FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                     62.510    62.510 r  
    R4                                                0.000    62.510 r  clk (IN)
                         net (fo=0)                   0.000    62.510    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366    63.875 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    64.879    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    58.822 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    60.174    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    60.251 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.315    61.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/CLK_O_16M
    SLICE_X5Y54          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.336    61.902    
                         clock uncertainty           -0.172    61.729    
    SLICE_X5Y54          FDCE (Recov_fdce_C_CLR)     -0.331    61.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_rw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         61.398    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                 46.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.186ns (22.129%)  route 0.655ns (77.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.499     0.296    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/main_rst
    SLICE_X60Y23         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.849    -0.798    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/CLK_O_16M
    SLICE_X60Y23         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.274    -0.524    
    SLICE_X60Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.591    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[7]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.186ns (22.129%)  route 0.655ns (77.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.499     0.296    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/main_rst
    SLICE_X60Y23         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.849    -0.798    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/CLK_O_16M
    SLICE_X60Y23         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[7]/C
                         clock pessimism              0.274    -0.524    
    SLICE_X60Y23         FDCE (Remov_fdce_C_CLR)     -0.067    -0.591    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.511%)  route 0.640ns (77.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.485     0.282    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X65Y23         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.851    -0.796    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/CLK_O_16M
    SLICE_X65Y23         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X65Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.635    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.168%)  route 0.693ns (78.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.537     0.334    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X65Y24         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.850    -0.797    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/CLK_O_16M
    SLICE_X65Y24         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X65Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.168%)  route 0.693ns (78.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.537     0.334    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/main_rst
    SLICE_X65Y24         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.850    -0.797    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/CLK_O_16M
    SLICE_X65Y24         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X65Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.186ns (19.897%)  route 0.749ns (80.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.593     0.391    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/main_rst
    SLICE_X59Y24         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.848    -0.799    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/CLK_O_16M
    SLICE_X59Y24         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.274    -0.525    
    SLICE_X59Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.617    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.654%)  route 0.811ns (81.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.656     0.453    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/main_rst
    SLICE_X60Y26         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.849    -0.798    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/CLK_O_16M
    SLICE_X60Y26         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.274    -0.524    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.591    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.654%)  route 0.811ns (81.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.656     0.453    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/main_rst
    SLICE_X60Y26         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.849    -0.798    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/CLK_O_16M
    SLICE_X60Y26         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.274    -0.524    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.591    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.905%)  route 0.914ns (83.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.759     0.556    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/main_rst
    SLICE_X59Y27         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.851    -0.796    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/CLK_O_16M
    SLICE_X59Y27         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.274    -0.522    
    SLICE_X59Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[3]/CLR
                            (removal check against rising-edge clock CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_O_16M_PLL_1 rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.905%)  route 0.914ns (83.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.651 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.165    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.139 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.595    -0.544    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/CLK_O_16M
    SLICE_X65Y3          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.155    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/per_rst_n
    SLICE_X65Y3          LUT1 (Prop_lut1_I0_O)        0.045    -0.203 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=3699, routed)        0.759     0.556    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/main_rst
    SLICE_X59Y27         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.205 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.676    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.647 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        0.851    -0.796    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/CLK_O_16M
    SLICE_X59Y27         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[3]/C
                         clock pessimism              0.274    -0.522    
    SLICE_X59Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  1.170    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL
  To Clock:  eth_rxc

Setup :          835  Failing Endpoints,  Worst Slack       -4.803ns,  Total Violation    -3823.881ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.803ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.877ns  (logic 0.538ns (6.061%)  route 8.339ns (93.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 6380.441 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.870  6384.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/rst
    SLICE_X16Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.403  6380.441    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/data_cnt_reg[4]_0
    SLICE_X16Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/cnt_reg[3]/C
                         clock pessimism              0.000  6380.441    
                         clock uncertainty           -0.471  6379.971    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.331  6379.640    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                       6379.640    
                         arrival time                       -6384.443    
  -------------------------------------------------------------------
                         slack                                 -4.803    

Slack (VIOLATED) :        -4.801ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/check_buffer_reg[12]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.873ns  (logic 0.538ns (6.063%)  route 8.335ns (93.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 6380.440 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.866  6384.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/rst
    SLICE_X21Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/check_buffer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.402  6380.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X21Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/check_buffer_reg[12]/C
                         clock pessimism              0.000  6380.440    
                         clock uncertainty           -0.471  6379.970    
    SLICE_X21Y104        FDCE (Recov_fdce_C_CLR)     -0.331  6379.639    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/check_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                       6379.639    
                         arrival time                       -6384.439    
  -------------------------------------------------------------------
                         slack                                 -4.801    

Slack (VIOLATED) :        -4.801ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/check_buffer_reg[2]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.873ns  (logic 0.538ns (6.063%)  route 8.335ns (93.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 6380.440 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.866  6384.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/rst
    SLICE_X21Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/check_buffer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.402  6380.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X21Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/check_buffer_reg[2]/C
                         clock pessimism              0.000  6380.440    
                         clock uncertainty           -0.471  6379.970    
    SLICE_X21Y104        FDCE (Recov_fdce_C_CLR)     -0.331  6379.639    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/check_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                       6379.639    
                         arrival time                       -6384.439    
  -------------------------------------------------------------------
                         slack                                 -4.801    

Slack (VIOLATED) :        -4.799ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/tx_en_d1_reg/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.873ns  (logic 0.538ns (6.063%)  route 8.335ns (93.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 6380.441 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.866  6384.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/rst
    SLICE_X17Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/tx_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.403  6380.441    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/data_cnt_reg[4]_0
    SLICE_X17Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/tx_en_d1_reg/C
                         clock pessimism              0.000  6380.441    
                         clock uncertainty           -0.471  6379.971    
    SLICE_X17Y104        FDCE (Recov_fdce_C_CLR)     -0.331  6379.640    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/tx_en_d1_reg
  -------------------------------------------------------------------
                         required time                       6379.640    
                         arrival time                       -6384.439    
  -------------------------------------------------------------------
                         slack                                 -4.799    

Slack (VIOLATED) :        -4.799ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/start_en_d0_reg/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.873ns  (logic 0.538ns (6.063%)  route 8.335ns (93.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 6380.441 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.866  6384.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/rst
    SLICE_X17Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/start_en_d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.403  6380.441    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X17Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/start_en_d0_reg/C
                         clock pessimism              0.000  6380.441    
                         clock uncertainty           -0.471  6379.971    
    SLICE_X17Y104        FDCE (Recov_fdce_C_CLR)     -0.331  6379.640    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/start_en_d0_reg
  -------------------------------------------------------------------
                         required time                       6379.640    
                         arrival time                       -6384.439    
  -------------------------------------------------------------------
                         slack                                 -4.799    

Slack (VIOLATED) :        -4.799ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/start_en_d1_reg/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.873ns  (logic 0.538ns (6.063%)  route 8.335ns (93.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 6380.441 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.866  6384.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/rst
    SLICE_X17Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/start_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.403  6380.441    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X17Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/start_en_d1_reg/C
                         clock pessimism              0.000  6380.441    
                         clock uncertainty           -0.471  6379.971    
    SLICE_X17Y104        FDCE (Recov_fdce_C_CLR)     -0.331  6379.640    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/start_en_d1_reg
  -------------------------------------------------------------------
                         required time                       6379.640    
                         arrival time                       -6384.439    
  -------------------------------------------------------------------
                         slack                                 -4.799    

Slack (VIOLATED) :        -4.799ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/trig_tx_en_reg/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.873ns  (logic 0.538ns (6.063%)  route 8.335ns (93.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 6380.441 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.866  6384.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/rst
    SLICE_X17Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/trig_tx_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.403  6380.441    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X17Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/trig_tx_en_reg/C
                         clock pessimism              0.000  6380.441    
                         clock uncertainty           -0.471  6379.971    
    SLICE_X17Y104        FDCE (Recov_fdce_C_CLR)     -0.331  6379.640    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/trig_tx_en_reg
  -------------------------------------------------------------------
                         required time                       6379.640    
                         arrival time                       -6384.439    
  -------------------------------------------------------------------
                         slack                                 -4.799    

Slack (VIOLATED) :        -4.798ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[15]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.717ns  (logic 0.538ns (6.172%)  route 8.179ns (93.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.710  6384.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/rst
    SLICE_X13Y97         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X13Y97         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[15]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.471  6379.816    
    SLICE_X13Y97         FDCE (Recov_fdce_C_CLR)     -0.331  6379.485    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[15]
  -------------------------------------------------------------------
                         required time                       6379.485    
                         arrival time                       -6384.283    
  -------------------------------------------------------------------
                         slack                                 -4.798    

Slack (VIOLATED) :        -4.798ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[16]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.717ns  (logic 0.538ns (6.172%)  route 8.179ns (93.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.710  6384.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/rst
    SLICE_X13Y97         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X13Y97         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[16]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.471  6379.816    
    SLICE_X13Y97         FDCE (Recov_fdce_C_CLR)     -0.331  6379.485    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[16]
  -------------------------------------------------------------------
                         required time                       6379.485    
                         arrival time                       -6384.283    
  -------------------------------------------------------------------
                         slack                                 -4.798    

Slack (VIOLATED) :        -4.798ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[17]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL rise@6375.970ns)
  Data Path Delay:        8.717ns  (logic 0.538ns (6.172%)  route 8.179ns (93.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.710  6384.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/rst
    SLICE_X13Y97         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X13Y97         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[17]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.471  6379.816    
    SLICE_X13Y97         FDCE (Recov_fdce_C_CLR)     -0.331  6379.485    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[17]
  -------------------------------------------------------------------
                         required time                       6379.485    
                         arrival time                       -6384.283    
  -------------------------------------------------------------------
                         slack                                 -4.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.369ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_byte_num_reg[0]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 0.431ns (5.926%)  route 6.842ns (94.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.139     6.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/rst
    SLICE_X14Y107        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_byte_num_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.521     4.718    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_cnt_reg[0]_0
    SLICE_X14Y107        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_byte_num_reg[0]/C
                         clock pessimism              0.000     4.718    
                         clock uncertainty            0.471     5.189    
    SLICE_X14Y107        FDCE (Remov_fdce_C_CLR)     -0.142     5.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_byte_num_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.047    
                         arrival time                           6.415    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.369ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_byte_num_reg[1]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 0.431ns (5.926%)  route 6.842ns (94.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.139     6.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/rst
    SLICE_X14Y107        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_byte_num_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.521     4.718    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_cnt_reg[0]_0
    SLICE_X14Y107        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_byte_num_reg[1]/C
                         clock pessimism              0.000     4.718    
                         clock uncertainty            0.471     5.189    
    SLICE_X14Y107        FDCE (Remov_fdce_C_CLR)     -0.142     5.047    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_byte_num_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.047    
                         arrival time                           6.415    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.402ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[14]/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 0.431ns (5.903%)  route 6.870ns (94.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.167     6.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/rst
    SLICE_X14Y106        FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.521     4.718    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[31]_0
    SLICE_X14Y106        FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[14]/C
                         clock pessimism              0.000     4.718    
                         clock uncertainty            0.471     5.189    
    SLICE_X14Y106        FDPE (Remov_fdpe_C_PRE)     -0.148     5.041    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.041    
                         arrival time                           6.443    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.402ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[16]/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 0.431ns (5.903%)  route 6.870ns (94.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.167     6.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/rst
    SLICE_X14Y106        FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.521     4.718    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[31]_0
    SLICE_X14Y106        FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[16]/C
                         clock pessimism              0.000     4.718    
                         clock uncertainty            0.471     5.189    
    SLICE_X14Y106        FDPE (Remov_fdpe_C_PRE)     -0.148     5.041    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.041    
                         arrival time                           6.443    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.402ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[24]/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 0.431ns (5.903%)  route 6.870ns (94.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.167     6.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/rst
    SLICE_X14Y106        FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.521     4.718    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[31]_0
    SLICE_X14Y106        FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[24]/C
                         clock pessimism              0.000     4.718    
                         clock uncertainty            0.471     5.189    
    SLICE_X14Y106        FDPE (Remov_fdpe_C_PRE)     -0.148     5.041    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.041    
                         arrival time                           6.443    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.402ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[6]/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 0.431ns (5.903%)  route 6.870ns (94.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.167     6.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/rst
    SLICE_X14Y106        FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.521     4.718    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[31]_0
    SLICE_X14Y106        FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[6]/C
                         clock pessimism              0.000     4.718    
                         clock uncertainty            0.471     5.189    
    SLICE_X14Y106        FDPE (Remov_fdpe_C_PRE)     -0.148     5.041    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.041    
                         arrival time                           6.443    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.405ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[14]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 0.431ns (6.076%)  route 6.663ns (93.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.553ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        1.960     6.237    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/rst
    SLICE_X13Y88         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X13Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[14]/C
                         clock pessimism              0.000     4.553    
                         clock uncertainty            0.471     5.023    
    SLICE_X13Y88         FDCE (Remov_fdce_C_CLR)     -0.192     4.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.831    
                         arrival time                           6.237    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.405ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[22]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 0.431ns (6.076%)  route 6.663ns (93.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.553ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        1.960     6.237    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/rst
    SLICE_X13Y88         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X13Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[22]/C
                         clock pessimism              0.000     4.553    
                         clock uncertainty            0.471     5.023    
    SLICE_X13Y88         FDCE (Remov_fdce_C_CLR)     -0.192     4.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.831    
                         arrival time                           6.237    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.405ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[28]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 0.431ns (6.076%)  route 6.663ns (93.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.553ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        1.960     6.237    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/rst
    SLICE_X13Y88         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X13Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[28]/C
                         clock pessimism              0.000     4.553    
                         clock uncertainty            0.471     5.023    
    SLICE_X13Y88         FDCE (Remov_fdce_C_CLR)     -0.192     4.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.831    
                         arrival time                           6.237    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.405ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[4]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 0.431ns (6.076%)  route 6.663ns (93.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.553ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        1.960     6.237    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/rst
    SLICE_X13Y88         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X13Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[4]/C
                         clock pessimism              0.000     4.553    
                         clock uncertainty            0.471     5.023    
    SLICE_X13Y88         FDCE (Remov_fdce_C_CLR)     -0.192     4.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.831    
                         arrival time                           6.237    
  -------------------------------------------------------------------
                         slack                                  1.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_O_16M_PLL_1
  To Clock:  eth_rxc

Setup :          835  Failing Endpoints,  Worst Slack       -4.762ns,  Total Violation    -3789.465ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.762ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.877ns  (logic 0.538ns (6.061%)  route 8.339ns (93.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 6380.441 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.870  6384.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/rst
    SLICE_X16Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.403  6380.441    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/data_cnt_reg[4]_0
    SLICE_X16Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/cnt_reg[3]/C
                         clock pessimism              0.000  6380.441    
                         clock uncertainty           -0.429  6380.012    
    SLICE_X16Y104        FDCE (Recov_fdce_C_CLR)     -0.331  6379.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                       6379.681    
                         arrival time                       -6384.443    
  -------------------------------------------------------------------
                         slack                                 -4.762    

Slack (VIOLATED) :        -4.760ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/check_buffer_reg[12]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.873ns  (logic 0.538ns (6.063%)  route 8.335ns (93.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 6380.440 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.866  6384.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/rst
    SLICE_X21Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/check_buffer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.402  6380.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X21Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/check_buffer_reg[12]/C
                         clock pessimism              0.000  6380.440    
                         clock uncertainty           -0.429  6380.011    
    SLICE_X21Y104        FDCE (Recov_fdce_C_CLR)     -0.331  6379.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/check_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                       6379.680    
                         arrival time                       -6384.439    
  -------------------------------------------------------------------
                         slack                                 -4.760    

Slack (VIOLATED) :        -4.760ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/check_buffer_reg[2]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.873ns  (logic 0.538ns (6.063%)  route 8.335ns (93.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 6380.440 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.866  6384.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/rst
    SLICE_X21Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/check_buffer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.402  6380.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X21Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/check_buffer_reg[2]/C
                         clock pessimism              0.000  6380.440    
                         clock uncertainty           -0.429  6380.011    
    SLICE_X21Y104        FDCE (Recov_fdce_C_CLR)     -0.331  6379.680    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/check_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                       6379.680    
                         arrival time                       -6384.439    
  -------------------------------------------------------------------
                         slack                                 -4.760    

Slack (VIOLATED) :        -4.758ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/tx_en_d1_reg/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.873ns  (logic 0.538ns (6.063%)  route 8.335ns (93.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 6380.441 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.866  6384.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/rst
    SLICE_X17Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/tx_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.403  6380.441    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/data_cnt_reg[4]_0
    SLICE_X17Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/tx_en_d1_reg/C
                         clock pessimism              0.000  6380.441    
                         clock uncertainty           -0.429  6380.012    
    SLICE_X17Y104        FDCE (Recov_fdce_C_CLR)     -0.331  6379.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_tx/tx_en_d1_reg
  -------------------------------------------------------------------
                         required time                       6379.681    
                         arrival time                       -6384.439    
  -------------------------------------------------------------------
                         slack                                 -4.758    

Slack (VIOLATED) :        -4.758ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/start_en_d0_reg/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.873ns  (logic 0.538ns (6.063%)  route 8.335ns (93.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 6380.441 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.866  6384.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/rst
    SLICE_X17Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/start_en_d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.403  6380.441    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X17Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/start_en_d0_reg/C
                         clock pessimism              0.000  6380.441    
                         clock uncertainty           -0.429  6380.012    
    SLICE_X17Y104        FDCE (Recov_fdce_C_CLR)     -0.331  6379.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/start_en_d0_reg
  -------------------------------------------------------------------
                         required time                       6379.681    
                         arrival time                       -6384.439    
  -------------------------------------------------------------------
                         slack                                 -4.758    

Slack (VIOLATED) :        -4.758ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/start_en_d1_reg/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.873ns  (logic 0.538ns (6.063%)  route 8.335ns (93.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 6380.441 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.866  6384.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/rst
    SLICE_X17Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/start_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.403  6380.441    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X17Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/start_en_d1_reg/C
                         clock pessimism              0.000  6380.441    
                         clock uncertainty           -0.429  6380.012    
    SLICE_X17Y104        FDCE (Recov_fdce_C_CLR)     -0.331  6379.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/start_en_d1_reg
  -------------------------------------------------------------------
                         required time                       6379.681    
                         arrival time                       -6384.439    
  -------------------------------------------------------------------
                         slack                                 -4.758    

Slack (VIOLATED) :        -4.758ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/trig_tx_en_reg/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.873ns  (logic 0.538ns (6.063%)  route 8.335ns (93.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 6380.441 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.866  6384.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/rst
    SLICE_X17Y104        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/trig_tx_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.403  6380.441    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/gmii_txd_reg[7]_1
    SLICE_X17Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/trig_tx_en_reg/C
                         clock pessimism              0.000  6380.441    
                         clock uncertainty           -0.429  6380.012    
    SLICE_X17Y104        FDCE (Recov_fdce_C_CLR)     -0.331  6379.681    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_tx/trig_tx_en_reg
  -------------------------------------------------------------------
                         required time                       6379.681    
                         arrival time                       -6384.439    
  -------------------------------------------------------------------
                         slack                                 -4.758    

Slack (VIOLATED) :        -4.757ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[15]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.717ns  (logic 0.538ns (6.172%)  route 8.179ns (93.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.710  6384.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/rst
    SLICE_X13Y97         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X13Y97         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[15]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.429  6379.857    
    SLICE_X13Y97         FDCE (Recov_fdce_C_CLR)     -0.331  6379.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[15]
  -------------------------------------------------------------------
                         required time                       6379.526    
                         arrival time                       -6384.283    
  -------------------------------------------------------------------
                         slack                                 -4.757    

Slack (VIOLATED) :        -4.757ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[16]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.717ns  (logic 0.538ns (6.172%)  route 8.179ns (93.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.710  6384.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/rst
    SLICE_X13Y97         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X13Y97         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[16]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.429  6379.857    
    SLICE_X13Y97         FDCE (Recov_fdce_C_CLR)     -0.331  6379.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[16]
  -------------------------------------------------------------------
                         required time                       6379.526    
                         arrival time                       -6384.283    
  -------------------------------------------------------------------
                         slack                                 -4.757    

Slack (VIOLATED) :        -4.757ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[17]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.030ns  (eth_rxc rise@6376.000ns - CLK_O_16M_PLL_1 rise@6375.970ns)
  Data Path Delay:        8.717ns  (logic 0.538ns (6.172%)  route 8.179ns (93.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 6380.287 - 6376.000 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 6375.566 - 6375.970 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                   6375.970  6375.970 r  
    R4                                                0.000  6375.970 r  clk (IN)
                         net (fo=0)                   0.000  6375.970    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.432  6377.402 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065  6378.467    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921  6372.545 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421  6373.966    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081  6374.047 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.519  6375.566    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.433  6376.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          5.469  6381.469    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.105  6381.574 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.710  6384.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/rst
    SLICE_X13Y97         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge) 6376.000  6376.000 r  
    W19                                               0.000  6376.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000  6376.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357  6377.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604  6378.961    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6379.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.248  6380.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X13Y97         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[17]/C
                         clock pessimism              0.000  6380.287    
                         clock uncertainty           -0.429  6379.857    
    SLICE_X13Y97         FDCE (Recov_fdce_C_CLR)     -0.331  6379.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_reg[17]
  -------------------------------------------------------------------
                         required time                       6379.526    
                         arrival time                       -6384.283    
  -------------------------------------------------------------------
                         slack                                 -4.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_byte_num_reg[0]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 0.431ns (5.926%)  route 6.842ns (94.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.139     6.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/rst
    SLICE_X14Y107        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_byte_num_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.521     4.718    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_cnt_reg[0]_0
    SLICE_X14Y107        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_byte_num_reg[0]/C
                         clock pessimism              0.000     4.718    
                         clock uncertainty            0.429     5.148    
    SLICE_X14Y107        FDCE (Remov_fdce_C_CLR)     -0.142     5.006    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_byte_num_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.006    
                         arrival time                           6.415    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_byte_num_reg[1]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 0.431ns (5.926%)  route 6.842ns (94.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.139     6.415    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/rst
    SLICE_X14Y107        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_byte_num_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.521     4.718    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_cnt_reg[0]_0
    SLICE_X14Y107        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_byte_num_reg[1]/C
                         clock pessimism              0.000     4.718    
                         clock uncertainty            0.429     5.148    
    SLICE_X14Y107        FDCE (Remov_fdce_C_CLR)     -0.142     5.006    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_udp_rx/data_byte_num_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.006    
                         arrival time                           6.415    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[14]/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 0.431ns (5.903%)  route 6.870ns (94.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.167     6.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/rst
    SLICE_X14Y106        FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.521     4.718    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[31]_0
    SLICE_X14Y106        FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[14]/C
                         clock pessimism              0.000     4.718    
                         clock uncertainty            0.429     5.148    
    SLICE_X14Y106        FDPE (Remov_fdpe_C_PRE)     -0.148     5.000    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.000    
                         arrival time                           6.443    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[16]/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 0.431ns (5.903%)  route 6.870ns (94.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.167     6.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/rst
    SLICE_X14Y106        FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.521     4.718    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[31]_0
    SLICE_X14Y106        FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[16]/C
                         clock pessimism              0.000     4.718    
                         clock uncertainty            0.429     5.148    
    SLICE_X14Y106        FDPE (Remov_fdpe_C_PRE)     -0.148     5.000    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.000    
                         arrival time                           6.443    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[24]/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 0.431ns (5.903%)  route 6.870ns (94.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.167     6.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/rst
    SLICE_X14Y106        FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.521     4.718    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[31]_0
    SLICE_X14Y106        FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[24]/C
                         clock pessimism              0.000     4.718    
                         clock uncertainty            0.429     5.148    
    SLICE_X14Y106        FDPE (Remov_fdpe_C_PRE)     -0.148     5.000    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.000    
                         arrival time                           6.443    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[6]/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 0.431ns (5.903%)  route 6.870ns (94.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.718ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        2.167     6.443    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/rst
    SLICE_X14Y106        FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.521     4.718    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[31]_0
    SLICE_X14Y106        FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[6]/C
                         clock pessimism              0.000     4.718    
                         clock uncertainty            0.429     5.148    
    SLICE_X14Y106        FDPE (Remov_fdpe_C_PRE)     -0.148     5.000    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_udp/u_crc32_d8/crc_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.000    
                         arrival time                           6.443    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.447ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[14]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 0.431ns (6.076%)  route 6.663ns (93.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.553ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        1.960     6.237    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/rst
    SLICE_X13Y88         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X13Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[14]/C
                         clock pessimism              0.000     4.553    
                         clock uncertainty            0.429     4.982    
    SLICE_X13Y88         FDCE (Remov_fdce_C_CLR)     -0.192     4.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.790    
                         arrival time                           6.237    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.447ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[22]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 0.431ns (6.076%)  route 6.663ns (93.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.553ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        1.960     6.237    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/rst
    SLICE_X13Y88         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X13Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[22]/C
                         clock pessimism              0.000     4.553    
                         clock uncertainty            0.429     4.982    
    SLICE_X13Y88         FDCE (Remov_fdce_C_CLR)     -0.192     4.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.790    
                         arrival time                           6.237    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.447ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[28]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 0.431ns (6.076%)  route 6.663ns (93.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.553ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        1.960     6.237    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/rst
    SLICE_X13Y88         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X13Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[28]/C
                         clock pessimism              0.000     4.553    
                         clock uncertainty            0.429     4.982    
    SLICE_X13Y88         FDCE (Remov_fdce_C_CLR)     -0.192     4.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.790    
                         arrival time                           6.237    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.447ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_O_16M_PLL_1  {rise@0.000ns fall@31.255ns period=62.510ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[4]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - CLK_O_16M_PLL_1 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 0.431ns (6.076%)  route 6.663ns (93.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.553ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.429ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.257ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_O_16M_PLL_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/CLK_I_50M
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.369    sys_clk_gen/inst/CLK_I_50M_PLL
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057    -3.688 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    -2.335    sys_clk_gen/inst/CLK_O_16M_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.258 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=6414, routed)        1.401    -0.857    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/CLK_O_16M
    SLICE_X12Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.347    -0.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]/Q
                         net (fo=12, routed)          4.703     4.193    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/Q[0]
    SLICE_X15Y98         LUT1 (Prop_lut1_I0_O)        0.084     4.277 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_clk_wiz_i_1/O
                         net (fo=1458, routed)        1.960     6.237    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/rst
    SLICE_X13Y88         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[31]_0
    SLICE_X13Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[4]/C
                         clock pessimism              0.000     4.553    
                         clock uncertainty            0.429     4.982    
    SLICE_X13Y88         FDCE (Remov_fdce_C_CLR)     -0.192     4.790    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_arp/u_arp_rx/src_ip_t_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.790    
                         arrival time                           6.237    
  -------------------------------------------------------------------
                         slack                                  1.447    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_rxc
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.590ns (25.083%)  route 1.762ns (74.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 12.284 - 8.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.348     4.901 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.786     5.687    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X48Y52         LUT3 (Prop_lut3_I2_O)        0.242     5.929 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_i_3/O
                         net (fo=44, routed)          0.976     6.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.245    12.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.241    12.525    
                         clock uncertainty           -0.035    12.489    
    SLICE_X43Y54         FDCE (Recov_fdce_C_CLR)     -0.331    12.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.590ns (25.083%)  route 1.762ns (74.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 12.284 - 8.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.348     4.901 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.786     5.687    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X48Y52         LUT3 (Prop_lut3_I2_O)        0.242     5.929 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_i_3/O
                         net (fo=44, routed)          0.976     6.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.245    12.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.241    12.525    
                         clock uncertainty           -0.035    12.489    
    SLICE_X43Y54         FDCE (Recov_fdce_C_CLR)     -0.331    12.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.590ns (25.083%)  route 1.762ns (74.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 12.284 - 8.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.348     4.901 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.786     5.687    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X48Y52         LUT3 (Prop_lut3_I2_O)        0.242     5.929 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_i_3/O
                         net (fo=44, routed)          0.976     6.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.245    12.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.241    12.525    
                         clock uncertainty           -0.035    12.489    
    SLICE_X43Y54         FDCE (Recov_fdce_C_CLR)     -0.331    12.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.590ns (25.083%)  route 1.762ns (74.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 12.284 - 8.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.348     4.901 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.786     5.687    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X48Y52         LUT3 (Prop_lut3_I2_O)        0.242     5.929 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_i_3/O
                         net (fo=44, routed)          0.976     6.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.245    12.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.241    12.525    
                         clock uncertainty           -0.035    12.489    
    SLICE_X43Y54         FDCE (Recov_fdce_C_CLR)     -0.331    12.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.590ns (25.095%)  route 1.761ns (74.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 12.284 - 8.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.348     4.901 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.786     5.687    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X48Y52         LUT3 (Prop_lut3_I2_O)        0.242     5.929 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_i_3/O
                         net (fo=44, routed)          0.975     6.904    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X40Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.245    12.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.241    12.525    
                         clock uncertainty           -0.035    12.489    
    SLICE_X40Y54         FDCE (Recov_fdce_C_CLR)     -0.331    12.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.590ns (25.135%)  route 1.757ns (74.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 12.284 - 8.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.348     4.901 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.786     5.687    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X48Y52         LUT3 (Prop_lut3_I2_O)        0.242     5.929 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_i_3/O
                         net (fo=44, routed)          0.971     6.900    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X41Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.245    12.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.241    12.525    
                         clock uncertainty           -0.035    12.489    
    SLICE_X41Y54         FDCE (Recov_fdce_C_CLR)     -0.331    12.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.590ns (25.135%)  route 1.757ns (74.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 12.284 - 8.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.348     4.901 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.786     5.687    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X48Y52         LUT3 (Prop_lut3_I2_O)        0.242     5.929 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_i_3/O
                         net (fo=44, routed)          0.971     6.900    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X41Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.245    12.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.241    12.525    
                         clock uncertainty           -0.035    12.489    
    SLICE_X41Y54         FDCE (Recov_fdce_C_CLR)     -0.331    12.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.590ns (25.135%)  route 1.757ns (74.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 12.284 - 8.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.348     4.901 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.786     5.687    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X48Y52         LUT3 (Prop_lut3_I2_O)        0.242     5.929 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_i_3/O
                         net (fo=44, routed)          0.971     6.900    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X41Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.245    12.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.241    12.525    
                         clock uncertainty           -0.035    12.489    
    SLICE_X41Y54         FDCE (Recov_fdce_C_CLR)     -0.331    12.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.590ns (25.188%)  route 1.752ns (74.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 12.284 - 8.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.348     4.901 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.786     5.687    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X48Y52         LUT3 (Prop_lut3_I2_O)        0.242     5.929 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_i_3/O
                         net (fo=44, routed)          0.966     6.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y55         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.245    12.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y55         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/C
                         clock pessimism              0.241    12.525    
                         clock uncertainty           -0.035    12.489    
    SLICE_X43Y55         FDCE (Recov_fdce_C_CLR)     -0.331    12.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.590ns (25.188%)  route 1.752ns (74.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 12.284 - 8.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.693     3.116    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.355     4.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.348     4.901 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.786     5.687    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X48Y52         LUT3 (Prop_lut3_I2_O)        0.242     5.929 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_i_3/O
                         net (fo=44, routed)          0.966     6.895    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y55         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    W19                                               0.000     8.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     8.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         1.357     9.357 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.604    10.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.039 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        1.245    12.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y55         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.241    12.525    
                         clock uncertainty           -0.035    12.489    
    SLICE_X43Y55         FDCE (Recov_fdce_C_CLR)     -0.331    12.158    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                  5.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.602%)  route 0.172ns (57.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.562     1.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y53         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.610 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.172     1.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X45Y52         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.833     1.998    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X45Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.499     1.499    
    SLICE_X45Y52         FDPE (Remov_fdpe_C_PRE)     -0.149     1.350    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.602%)  route 0.172ns (57.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.562     1.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y53         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.610 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.172     1.782    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X45Y52         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.833     1.998    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X45Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.499     1.499    
    SLICE_X45Y52         FDPE (Remov_fdpe_C_PRE)     -0.149     1.350    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.096%)  route 0.259ns (66.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.562     1.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.128     1.610 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.259     1.869    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X47Y53         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.831     1.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y53         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.479     1.518    
    SLICE_X47Y53         FDPE (Remov_fdpe_C_PRE)     -0.149     1.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.096%)  route 0.259ns (66.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.562     1.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.128     1.610 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.259     1.869    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X47Y53         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.831     1.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y53         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.479     1.518    
    SLICE_X47Y53         FDPE (Remov_fdpe_C_PRE)     -0.149     1.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.096%)  route 0.259ns (66.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.562     1.482    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y52         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.128     1.610 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.259     1.869    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X47Y53         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.831     1.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y53         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.479     1.518    
    SLICE_X47Y53         FDPE (Remov_fdpe_C_PRE)     -0.149     1.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.133%)  route 0.500ns (72.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.565     1.485    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y52         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.189     1.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X48Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.860 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_i_3/O
                         net (fo=44, routed)          0.310     2.171    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y53         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.831     1.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X45Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.426    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.133%)  route 0.500ns (72.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.565     1.485    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y52         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.189     1.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X48Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.860 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_i_3/O
                         net (fo=44, routed)          0.310     2.171    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y53         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.831     1.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X45Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.426    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.133%)  route 0.500ns (72.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.565     1.485    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y52         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.189     1.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X48Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.860 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_i_3/O
                         net (fo=44, routed)          0.310     2.171    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y53         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.831     1.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X45Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.426    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.133%)  route 0.500ns (72.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.565     1.485    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y52         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.189     1.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X48Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.860 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_i_3/O
                         net (fo=44, routed)          0.310     2.171    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y53         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.831     1.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X45Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.426    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.133%)  route 0.500ns (72.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.894    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.565     1.485    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y52         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.189     1.815    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X48Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.860 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_i_3/O
                         net (fo=44, routed)          0.310     2.171    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y53         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    W19                                               0.000     0.000 r  eth_rxc (IN)
                         net (fo=0)                   0.000     0.000    eth_rxc
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  eth_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/eth_rxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=1357, routed)        0.831     1.997    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y53         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X45Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.426    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/u_eth_udp_loop/u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.745    





