TimeQuest Timing Analyzer report for SYNTH_PROJ
Sun Dec 08 18:39:30 2013
Quartus II 32-bit Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Hold: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Recovery: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Propagation Delay
 30. Minimum Propagation Delay
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. MTBF Summary
 36. Synchronizer Summary
 37. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Hold: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Recovery: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Removal: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Propagation Delay
 65. Minimum Propagation Delay
 66. Output Enable Times
 67. Minimum Output Enable Times
 68. Output Disable Times
 69. Minimum Output Disable Times
 70. MTBF Summary
 71. Synchronizer Summary
 72. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 76. Fast 1200mV 0C Model Setup Summary
 77. Fast 1200mV 0C Model Hold Summary
 78. Fast 1200mV 0C Model Recovery Summary
 79. Fast 1200mV 0C Model Removal Summary
 80. Fast 1200mV 0C Model Minimum Pulse Width Summary
 81. Fast 1200mV 0C Model Setup: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 83. Fast 1200mV 0C Model Hold: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 85. Fast 1200mV 0C Model Recovery: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 86. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 87. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 88. Fast 1200mV 0C Model Removal: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 94. Setup Times
 95. Hold Times
 96. Clock to Output Times
 97. Minimum Clock to Output Times
 98. Propagation Delay
 99. Minimum Propagation Delay
100. Output Enable Times
101. Minimum Output Enable Times
102. Output Disable Times
103. Minimum Output Disable Times
104. MTBF Summary
105. Synchronizer Summary
106. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
110. Multicorner Timing Analysis Summary
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Progagation Delay
116. Minimum Progagation Delay
117. Board Trace Model Assignments
118. Input Transition Times
119. Signal Integrity Metrics (Slow 1200mv 0c Model)
120. Signal Integrity Metrics (Slow 1200mv 85c Model)
121. Signal Integrity Metrics (Fast 1200mv 0c Model)
122. Setup Transfers
123. Hold Transfers
124. Recovery Transfers
125. Removal Transfers
126. Report TCCS
127. Report RSKM
128. Unconstrained Paths
129. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition ;
; Revision Name      ; SYNTH_PROJ                                                      ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE115F29C7                                                   ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; SYNTH_PROJ.sdc ; OK     ; Sun Dec 08 18:39:09 2013 ;
+----------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Clock Name                                                              ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                    ; Targets                                                                     ;
+-------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; altera_reserved_tck                                                     ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                           ; { altera_reserved_tck }                                                     ;
; CLOCK2_50                                                               ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                           ; { CLOCK2_50 }                                                               ;
; CLOCK3_50                                                               ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                           ; { CLOCK3_50 }                                                               ;
; CLOCK_50                                                                ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                           ; { CLOCK_50 }                                                                ;
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] } ;
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                            ;
+-----------+-----------------+-------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name                                                              ; Note                                                  ;
+-----------+-----------------+-------------------------------------------------------------------------+-------------------------------------------------------+
; 66.66 MHz ; 66.66 MHz       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;                                                       ;
; 67.5 MHz  ; 24.05 MHz       ; altera_reserved_tck                                                     ; limit due to high minimum pulse width violation (tch) ;
+-----------+-----------------+-------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                              ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.999  ; 0.000         ;
; altera_reserved_tck                                                     ; 42.593 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                              ;
+-------------------------------------------------------------------------+-------+---------------+
; Clock                                                                   ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------+-------+---------------+
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.263 ; 0.000         ;
; altera_reserved_tck                                                     ; 0.404 ; 0.000         ;
+-------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                           ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.552  ; 0.000         ;
; altera_reserved_tck                                                     ; 42.655 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                            ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; altera_reserved_tck                                                     ; -2.251 ; -2.251        ;
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1.408  ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.614  ; 0.000         ;
; CLOCK_50                                                                ; 9.819  ; 0.000         ;
; CLOCK2_50                                                               ; 16.000 ; 0.000         ;
; CLOCK3_50                                                               ; 16.000 ; 0.000         ;
; altera_reserved_tck                                                     ; 29.213 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                   ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 4.999 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|av_ld_or_div_done ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_status_reg_pie   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 14.938     ;
; 5.130 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|av_ld_or_div_done ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_ienable_reg_irq0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 14.815     ;
; 5.283 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|av_ld_or_div_done ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_estatus_reg_pie  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 14.654     ;
; 5.600 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[29]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 4.274      ;
; 5.631 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[0]    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 4.243      ;
; 5.659 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[25]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 4.215      ;
; 5.679 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[28]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 4.195      ;
; 5.680 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|av_ld_or_div_done ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_bstatus_reg_pie  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 14.277     ;
; 5.696 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|av_ld_or_div_done ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_pipe_flush       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 14.240     ;
; 5.747 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[11]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 14.171     ;
; 5.795 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[22]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 14.106     ;
; 5.825 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[26]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 14.054     ;
; 5.853 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[13]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 4.021      ;
; 5.863 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[21]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 4.011      ;
; 5.863 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[24]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 4.011      ;
; 5.865 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[9]    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 4.009      ;
; 5.872 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[8]    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 4.002      ;
; 5.877 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[5]    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.997      ;
; 5.879 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[4]    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.995      ;
; 5.932 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[16]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.983     ;
; 5.932 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[17]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.983     ;
; 5.932 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[18]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.983     ;
; 5.932 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[19]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.983     ;
; 5.932 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[20]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.983     ;
; 5.932 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[21]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.983     ;
; 5.932 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[22]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.983     ;
; 5.932 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[23]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.983     ;
; 5.932 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[24]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.983     ;
; 5.932 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[25]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.983     ;
; 5.932 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[26]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.983     ;
; 5.932 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[27]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.983     ;
; 5.932 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[28]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.983     ;
; 5.932 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[29]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.983     ;
; 5.932 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[31]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.983     ;
; 5.932 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[30]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.983     ;
; 5.942 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[11]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 13.975     ;
; 5.945 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[0]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 13.955     ;
; 5.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[0]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.949     ;
; 5.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[1]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.949     ;
; 5.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[2]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.949     ;
; 5.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[3]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.949     ;
; 5.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[4]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.949     ;
; 5.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[5]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.949     ;
; 5.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[6]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.949     ;
; 5.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[7]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.949     ;
; 5.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[8]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.949     ;
; 5.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[9]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.949     ;
; 5.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[10]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.949     ;
; 5.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[11]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.949     ;
; 5.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[12]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.949     ;
; 5.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[13]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.949     ;
; 5.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[14]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.949     ;
; 5.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[15]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.949     ;
; 5.990 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[14]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 13.901     ;
; 5.990 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[22]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 13.910     ;
; 6.007 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[19]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 13.884     ;
; 6.007 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[17]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[11]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 13.927     ;
; 6.010 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[30]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 3.865      ;
; 6.013 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[18]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 13.878     ;
; 6.016 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[16]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[28]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.858      ;
; 6.020 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[26]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 13.858     ;
; 6.020 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[12]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.854      ;
; 6.024 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[17]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.850      ;
; 6.030 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[24]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[11]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 13.887     ;
; 6.030 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[1]    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.844      ;
; 6.035 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[16]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.839      ;
; 6.039 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[20]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.835      ;
; 6.040 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[22]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[11]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 13.893     ;
; 6.055 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[17]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[22]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 13.862     ;
; 6.068 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[16]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[11]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 13.866     ;
; 6.070 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[14]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[11]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 13.847     ;
; 6.078 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[24]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[22]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 13.822     ;
; 6.085 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[17]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[26]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 13.810     ;
; 6.088 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[22]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[22]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.828     ;
; 6.108 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[24]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[26]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 13.770     ;
; 6.116 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[16]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[22]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 13.801     ;
; 6.118 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[14]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[22]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 13.782     ;
; 6.118 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[22]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[26]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 13.776     ;
; 6.127 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[16]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.787     ;
; 6.127 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[17]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.787     ;
; 6.127 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[18]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.787     ;
; 6.127 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[19]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.787     ;
; 6.127 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[20]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.787     ;
; 6.127 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[21]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.787     ;
; 6.127 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[22]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.787     ;
; 6.127 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[23]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.787     ;
; 6.127 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[24]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.787     ;
; 6.127 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[25]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.787     ;
; 6.127 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[26]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.787     ;
; 6.127 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[27]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.787     ;
; 6.127 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[28]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.787     ;
; 6.127 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[29]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.787     ;
; 6.127 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[31]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.787     ;
; 6.127 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[30]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.787     ;
; 6.137 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[24]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 13.751     ;
; 6.140 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[0]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 13.759     ;
; 6.146 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[16]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[26]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 13.749     ;
; 6.148 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[14]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[26]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 13.730     ;
; 6.152 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[22]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[30]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 3.723      ;
; 6.161 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[25]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 13.712     ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.593 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.289     ; 7.116      ;
; 43.808 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.474      ; 8.664      ;
; 43.808 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.474      ; 8.664      ;
; 43.808 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.474      ; 8.664      ;
; 43.808 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.474      ; 8.664      ;
; 43.808 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.474      ; 8.664      ;
; 43.916 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.305     ; 5.777      ;
; 44.109 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.476      ; 8.365      ;
; 44.110 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.476      ; 8.364      ;
; 44.110 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.476      ; 8.364      ;
; 44.121 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 6.088      ;
; 44.152 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.459      ; 8.305      ;
; 44.157 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.459      ; 8.300      ;
; 44.189 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.461      ; 8.270      ;
; 44.203 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.459      ; 8.254      ;
; 44.264 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.289     ; 5.445      ;
; 44.331 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.459      ; 8.126      ;
; 44.335 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.459      ; 8.122      ;
; 44.335 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.459      ; 8.122      ;
; 44.354 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.476      ; 8.120      ;
; 44.354 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.476      ; 8.120      ;
; 44.354 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.476      ; 8.120      ;
; 44.354 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.476      ; 8.120      ;
; 44.444 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.476      ; 8.030      ;
; 44.445 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.476      ; 8.029      ;
; 44.527 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.476      ; 7.947      ;
; 44.686 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.287     ; 5.025      ;
; 45.338 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 4.909      ;
; 45.340 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.287     ; 4.371      ;
; 45.354 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 4.893      ;
; 45.420 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 4.829      ;
; 45.487 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 4.762      ;
; 45.748 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 4.499      ;
; 46.305 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.943      ;
; 46.672 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.576      ;
; 47.032 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.218      ;
; 47.060 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.187      ;
; 47.102 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.146      ;
; 47.661 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.589      ;
; 47.730 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.519      ;
; 48.109 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.140      ;
; 48.368 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.879      ;
; 49.439 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 0.805      ;
; 90.979 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 8.930      ;
; 91.529 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.387      ;
; 91.568 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 8.339      ;
; 91.576 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 8.333      ;
; 91.583 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.333      ;
; 91.614 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 8.295      ;
; 91.717 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 8.192      ;
; 91.723 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 8.186      ;
; 91.777 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 8.132      ;
; 91.781 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 8.128      ;
; 91.854 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.062      ;
; 91.976 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 7.935      ;
; 91.977 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.931      ;
; 92.049 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.867      ;
; 92.106 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.811      ;
; 92.118 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.796      ;
; 92.165 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.742      ;
; 92.172 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.742      ;
; 92.203 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.704      ;
; 92.232 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.677      ;
; 92.232 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.677      ;
; 92.232 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.677      ;
; 92.232 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.677      ;
; 92.232 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.677      ;
; 92.232 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.677      ;
; 92.232 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.677      ;
; 92.233 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.683      ;
; 92.306 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.600      ;
; 92.306 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.601      ;
; 92.312 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.595      ;
; 92.331 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 7.580      ;
; 92.357 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.548      ;
; 92.366 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.541      ;
; 92.370 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.537      ;
; 92.443 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.471      ;
; 92.507 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 7.404      ;
; 92.565 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.344      ;
; 92.638 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.276      ;
; 92.741 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 7.170      ;
; 92.741 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 7.170      ;
; 92.741 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 7.170      ;
; 92.741 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 7.170      ;
; 92.779 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.137      ;
; 92.779 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.137      ;
; 92.779 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.137      ;
; 92.779 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.137      ;
; 92.779 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.137      ;
; 92.779 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.137      ;
; 92.779 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.137      ;
; 92.822 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.092      ;
; 92.856 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.057      ;
; 92.864 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.042      ;
; 92.884 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.032      ;
; 92.898 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.018      ;
; 92.903 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.003      ;
; 92.910 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.003      ;
; 92.920 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.989      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 0.263 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                                                                                                                                              ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 0.936      ;
; 0.320 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[4]                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 0.996      ;
; 0.323 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[9]                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 0.999      ;
; 0.327 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[6]                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.003      ;
; 0.329 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[8]                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.005      ;
; 0.339 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[5]                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.015      ;
; 0.339 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 0.998      ;
; 0.342 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.001      ;
; 0.346 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|ic_tag_wraddress[3]                                                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.005      ;
; 0.354 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[7]                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.030      ;
; 0.355 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[2]                                                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.057      ;
; 0.358 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.029      ;
; 0.358 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.028      ;
; 0.358 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.017      ;
; 0.360 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[2]                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.036      ;
; 0.361 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|MonDReg[12]                                                                                                                                                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~portb_datain_reg0      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.025      ;
; 0.361 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.032      ;
; 0.361 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.031      ;
; 0.361 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|cntr_cpf:cntr1|counter_reg_bit[0]                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.027      ;
; 0.361 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|cntr_cpf:cntr1|counter_reg_bit[0]                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.026      ;
; 0.362 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.026      ;
; 0.363 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.027      ;
; 0.363 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|cntr_mqf:cntr1|counter_reg_bit[3] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.023      ;
; 0.363 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|cntr_mqf:cntr1|counter_reg_bit[3] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.022      ;
; 0.364 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|cntr_apf:cntr1|counter_reg_bit[0]                                                                                                                  ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.024      ;
; 0.364 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|cntr_apf:cntr1|counter_reg_bit[0]                                                                                                                  ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.023      ;
; 0.364 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[5]                                                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.066      ;
; 0.365 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.035      ;
; 0.366 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_address_reg0                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.038      ;
; 0.367 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                                             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.024      ;
; 0.367 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                                             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.024      ;
; 0.367 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.026      ;
; 0.367 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.025      ;
; 0.368 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.032      ;
; 0.368 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.032      ;
; 0.368 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                                                                                                                                                                             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.032      ;
; 0.368 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|cntr_mqf:cntr1|counter_reg_bit[2] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.028      ;
; 0.368 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|cntr_mqf:cntr1|counter_reg_bit[2] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.027      ;
; 0.368 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[1] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.033      ;
; 0.368 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[1] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.032      ;
; 0.369 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.039      ;
; 0.371 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.029      ;
; 0.372 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|cntr_tqf:cntr1|counter_reg_bit[1] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.037      ;
; 0.372 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|cntr_tqf:cntr1|counter_reg_bit[1] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.036      ;
; 0.373 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.043      ;
; 0.373 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|cntr_1rf:cntr1|counter_reg_bit[2] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.033      ;
; 0.373 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|cntr_1rf:cntr1|counter_reg_bit[2] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.032      ;
; 0.374 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.038      ;
; 0.374 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[1]                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.050      ;
; 0.375 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.045      ;
; 0.376 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|MonDReg[0]                                                                                                                                                                ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~portb_datain_reg0      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.040      ;
; 0.376 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|MonDReg[1]                                                                                                                                                                ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~portb_datain_reg0      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.040      ;
; 0.377 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.042      ;
; 0.377 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.042      ;
; 0.378 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.043      ;
; 0.378 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[0] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.043      ;
; 0.378 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[0] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.042      ;
; 0.379 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                                                                                                                                                                             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.043      ;
; 0.379 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|MonDReg[10]                                                                                                                                                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~portb_datain_reg0      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.043      ;
; 0.380 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                                                                                                          ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.043      ;
; 0.381 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.051      ;
; 0.382 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|MonDReg[2]                                                                                                                                                                ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~portb_datain_reg0      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.046      ;
; 0.383 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.054      ;
; 0.383 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[3] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.048      ;
; 0.383 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[3] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.047      ;
; 0.384 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe3a[0]                                                                                                                                                   ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~portb_address_reg0                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.057      ;
; 0.384 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.050      ;
; 0.385 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|cntr_tqf:cntr1|counter_reg_bit[2] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.050      ;
; 0.385 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|cntr_tqf:cntr1|counter_reg_bit[2] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.049      ;
; 0.385 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4]                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.056      ;
; 0.385 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4]                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.055      ;
; 0.387 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|cntr_apf:cntr1|counter_reg_bit[1]                                                                                                                  ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.047      ;
; 0.387 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|cntr_apf:cntr1|counter_reg_bit[1]                                                                                                                  ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.046      ;
; 0.388 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.052      ;
; 0.389 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                                                                                          ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.052      ;
; 0.389 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[25]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.060      ;
; 0.389 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                                                                                                                                                                                  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.053      ;
; 0.390 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.054      ;
; 0.390 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|MonDReg[3]                                                                                                                                                                ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~portb_datain_reg0      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.054      ;
; 0.390 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.049      ;
; 0.390 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[2] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.055      ;
; 0.390 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[2] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.054      ;
; 0.391 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|MonDReg[11]                                                                                                                                                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~portb_datain_reg0      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.055      ;
; 0.391 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.049      ;
; 0.392 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.057      ;
; 0.392 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                                                                                                                                                                             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.056      ;
; 0.392 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|cntr_0rf:cntr1|counter_reg_bit[3]                                                                                                                                 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.063      ;
; 0.392 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|cntr_0rf:cntr1|counter_reg_bit[3]                                                                                                                                 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.062      ;
; 0.394 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.058      ;
; 0.394 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.064      ;
; 0.395 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.066      ;
; 0.395 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.066      ;
; 0.395 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.065      ;
; 0.395 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.059      ;
; 0.396 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.060      ;
; 0.396 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.067      ;
; 0.396 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.066      ;
; 0.396 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_r:the_SYNTH_CORE_mc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_r:the_SYNTH_CORE_mc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.060      ;
; 0.397 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.055      ;
; 0.399 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.066      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.404 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[37]                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[37]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                          ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.430 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.432 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.437 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.439 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.440 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.452 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.455 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.720      ;
; 0.524 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.790      ;
; 0.527 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.555 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.261      ; 3.003      ;
; 0.556 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.261      ; 3.003      ;
; 0.556 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.261      ; 3.003      ;
; 0.556 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.261      ; 3.003      ;
; 0.556 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.261      ; 3.003      ;
; 0.556 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.261      ; 3.003      ;
; 0.576 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.245      ; 3.007      ;
; 0.587 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.243      ; 3.016      ;
; 0.587 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.243      ; 3.016      ;
; 0.587 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.243      ; 3.016      ;
; 0.587 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.243      ; 3.016      ;
; 0.587 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.243      ; 3.016      ;
; 0.587 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.243      ; 3.016      ;
; 0.600 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.865      ;
; 0.600 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.865      ;
; 0.601 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.623 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.888      ;
; 0.660 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.928      ;
; 0.744 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.009      ;
; 0.744 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.010      ;
; 0.746 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.012      ;
; 0.767 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.033      ;
; 0.768 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.034      ;
; 0.768 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.034      ;
; 0.774 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.040      ;
; 0.776 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.042      ;
; 0.776 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.041      ;
; 0.777 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.043      ;
; 0.778 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.044      ;
; 0.778 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.043      ;
; 0.779 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.044      ;
; 0.782 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.047      ;
; 0.796 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[5]                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.062      ;
; 0.798 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[4]                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.064      ;
; 0.825 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[32]                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.091      ;
; 0.898 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.164      ;
; 0.903 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.170      ;
; 0.919 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[3]                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.185      ;
; 0.923 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[6]                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.189      ;
; 0.926 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.191      ;
; 0.926 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.191      ;
; 0.930 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.195      ;
; 0.930 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.196      ;
; 0.934 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.199      ;
; 0.935 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.200      ;
; 0.949 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.214      ;
; 0.950 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.216      ;
; 0.951 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.218      ;
; 0.954 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[19]                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.220      ;
; 0.955 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.221      ;
; 0.957 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.222      ;
; 0.963 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.229      ;
; 0.963 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.226      ;
; 0.967 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.235      ;
; 0.971 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.237      ;
; 0.985 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.251      ;
; 0.988 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.253      ;
; 0.989 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.254      ;
; 0.990 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.256      ;
; 0.992 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[18]                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.258      ;
; 0.993 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[26]                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.258      ;
; 0.994 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.259      ;
; 0.999 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.265      ;
; 1.005 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.270      ;
; 1.012 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.277      ;
; 1.018 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.284      ;
; 1.019 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.285      ;
; 1.020 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.286      ;
; 1.022 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.300      ;
; 1.024 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.289      ;
; 1.024 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.289      ;
; 1.024 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.289      ;
; 1.031 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.296      ;
; 1.047 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.313      ;
; 1.057 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.322      ;
; 1.067 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[8]                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.339      ;
; 1.071 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.337      ;
; 1.073 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.339      ;
; 1.079 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.345      ;
; 1.098 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.362      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                     ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 4.552  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[18]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 5.279      ;
; 4.552  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[2]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 5.279      ;
; 4.552  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[27]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 5.279      ;
; 4.552  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[11]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 5.279      ;
; 4.552  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[30]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 5.279      ;
; 4.552  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[14]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 5.279      ;
; 4.552  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[15]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 5.279      ;
; 4.552  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[31]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 5.279      ;
; 4.552  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[26]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 5.279      ;
; 4.552  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[10]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 5.279      ;
; 4.552  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[19]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 5.279      ;
; 4.552  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[3]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 5.279      ;
; 4.552  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[7]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 5.279      ;
; 4.552  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[23]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 5.279      ;
; 4.552  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[22]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 5.279      ;
; 4.553  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[6]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 5.276      ;
; 4.553  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[17]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.277      ;
; 4.553  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[1]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.277      ;
; 4.553  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[25]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.277      ;
; 4.553  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[9]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.277      ;
; 4.553  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[16]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.277      ;
; 4.553  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[0]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.277      ;
; 4.553  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[21]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.277      ;
; 4.553  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[5]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.277      ;
; 4.553  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[29]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.277      ;
; 4.553  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[13]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.277      ;
; 4.553  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[4]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.277      ;
; 4.553  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[24]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.277      ;
; 4.553  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[8]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.277      ;
; 4.553  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[20]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.277      ;
; 4.553  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[28]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.277      ;
; 4.553  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[12]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 5.277      ;
; 12.025 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[23]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 7.583      ;
; 12.026 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[19]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 7.586      ;
; 12.026 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[20]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 7.586      ;
; 12.026 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[18]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.255     ; 7.594      ;
; 12.032 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[21]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.303     ; 7.540      ;
; 12.038 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[1]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 7.607      ;
; 12.039 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[13]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 7.583      ;
; 12.042 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[16]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.260     ; 7.573      ;
; 12.042 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[17]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.271     ; 7.562      ;
; 12.042 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[22]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.260     ; 7.573      ;
; 12.045 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[18]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 7.696      ;
; 12.045 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[19]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.688      ;
; 12.045 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[20]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.688      ;
; 12.046 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[23]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 7.683      ;
; 12.047 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[29]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 7.613      ;
; 12.049 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[3]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 7.591      ;
; 12.050 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[21]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 7.643      ;
; 12.053 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[7]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 7.611      ;
; 12.053 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[30]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 7.611      ;
; 12.053 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[28]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 7.611      ;
; 12.053 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[4]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 7.601      ;
; 12.053 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[2]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 7.601      ;
; 12.053 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[1]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 7.713      ;
; 12.054 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[31]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 7.603      ;
; 12.054 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[5]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 7.597      ;
; 12.054 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[10]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 7.594      ;
; 12.054 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[6]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 7.597      ;
; 12.054 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[12]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 7.594      ;
; 12.056 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[11]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.277     ; 7.542      ;
; 12.056 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[14]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 7.554      ;
; 12.056 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[0]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 7.554      ;
; 12.060 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[16]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 7.676      ;
; 12.060 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[22]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 7.676      ;
; 12.061 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[13]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.682      ;
; 12.061 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[3]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.682      ;
; 12.061 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_dqm[3]                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.682      ;
; 12.062 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[17]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 7.663      ;
; 12.062 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_dqm[2]                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 7.663      ;
; 12.064 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[9]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 7.572      ;
; 12.064 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[15]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 7.572      ;
; 12.064 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[8]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 7.572      ;
; 12.064 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[24]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 7.572      ;
; 12.065 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[25]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 7.598      ;
; 12.065 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[27]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 7.598      ;
; 12.065 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[26]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 7.598      ;
; 12.065 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[18] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 7.830      ;
; 12.067 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[3]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.694      ;
; 12.067 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[5]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 7.705      ;
; 12.067 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[6]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 7.705      ;
; 12.067 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_bank[1]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 7.715      ;
; 12.068 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[2]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 7.707      ;
; 12.068 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[4]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 7.707      ;
; 12.068 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[10]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 7.701      ;
; 12.068 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[12]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 7.701      ;
; 12.068 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[31]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 7.710      ;
; 12.068 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_dqm[0]                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 7.710      ;
; 12.069 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[0]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 7.716      ;
; 12.069 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[7]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 7.716      ;
; 12.069 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[28]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 7.716      ;
; 12.069 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[29]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 7.712      ;
; 12.069 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[30]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 7.716      ;
; 12.069 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[10]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 7.712      ;
; 12.072 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[7]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.678      ;
; 12.074 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[6]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 7.662      ;
; 12.074 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[8]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 7.662      ;
; 12.075 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[9]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 7.656      ;
; 12.075 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[0]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 7.656      ;
; 12.075 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[14]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 7.656      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.655 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 7.081      ; 14.424     ;
; 42.655 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 7.081      ; 14.424     ;
; 42.655 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 7.081      ; 14.424     ;
; 42.655 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 7.081      ; 14.424     ;
; 42.655 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 7.081      ; 14.424     ;
; 42.893 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 7.083      ; 14.188     ;
; 42.893 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 7.083      ; 14.188     ;
; 42.893 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 7.083      ; 14.188     ;
; 42.893 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 7.083      ; 14.188     ;
; 47.174 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.076      ;
; 47.174 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.076      ;
; 47.275 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 7.066      ; 9.789      ;
; 48.646 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.602      ;
; 88.806 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.972     ; 9.220      ;
; 88.806 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.972     ; 9.220      ;
; 88.806 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.972     ; 9.220      ;
; 88.806 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.972     ; 9.220      ;
; 88.806 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.972     ; 9.220      ;
; 89.064 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.970     ; 8.964      ;
; 89.064 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.970     ; 8.964      ;
; 89.064 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.970     ; 8.964      ;
; 89.064 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.970     ; 8.964      ;
; 92.753 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 7.081      ; 14.326     ;
; 92.753 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 7.081      ; 14.326     ;
; 92.753 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 7.081      ; 14.326     ;
; 92.753 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 7.081      ; 14.326     ;
; 92.753 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 7.081      ; 14.326     ;
; 93.011 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 7.083      ; 14.070     ;
; 93.011 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 7.083      ; 14.070     ;
; 93.011 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 7.083      ; 14.070     ;
; 93.011 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 7.083      ; 14.070     ;
; 96.730 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.193      ;
; 96.730 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.193      ;
; 96.730 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.193      ;
; 96.730 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.193      ;
; 96.730 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.193      ;
; 96.730 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.193      ;
; 96.730 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.193      ;
; 96.730 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.193      ;
; 96.730 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.193      ;
; 96.730 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.193      ;
; 96.752 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.169      ;
; 96.752 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.169      ;
; 96.752 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.169      ;
; 96.752 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.169      ;
; 96.752 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.169      ;
; 96.848 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.076      ;
; 96.848 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.076      ;
; 96.848 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.076      ;
; 96.848 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.076      ;
; 96.848 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.076      ;
; 96.848 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.076      ;
; 96.848 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.076      ;
; 96.848 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.076      ;
; 96.848 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.076      ;
; 97.024 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.900      ;
; 97.024 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.900      ;
; 97.024 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.900      ;
; 97.024 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.900      ;
; 97.024 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.900      ;
; 97.024 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.900      ;
; 97.024 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.900      ;
; 97.097 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.826      ;
; 97.097 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.826      ;
; 97.097 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.826      ;
; 97.097 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.826      ;
; 97.097 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.826      ;
; 97.097 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.826      ;
; 97.576 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 7.066      ; 9.488      ;
; 97.735 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.186      ;
; 97.735 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.186      ;
; 97.735 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.186      ;
; 97.735 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.186      ;
; 97.735 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.186      ;
; 97.735 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.186      ;
; 97.735 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.186      ;
; 97.735 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.186      ;
; 97.735 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.186      ;
; 97.735 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.186      ;
; 97.771 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.150      ;
; 97.771 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.150      ;
; 97.771 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.150      ;
; 97.771 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.150      ;
; 97.771 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.150      ;
; 97.771 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.150      ;
; 97.859 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.060      ;
; 97.859 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.060      ;
; 97.859 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.060      ;
; 97.859 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.060      ;
; 97.859 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.060      ;
; 97.859 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.060      ;
; 97.859 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.060      ;
; 97.859 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.060      ;
; 97.859 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.060      ;
; 97.859 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.060      ;
; 97.953 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.966      ;
; 97.953 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.966      ;
; 97.953 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.966      ;
; 97.990 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.944      ;
; 97.990 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.944      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -2.251 ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 9.311      ; 7.246      ;
; 1.015  ; sld_hub:auto_hub|virtual_ir_scan_reg                   ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.280      ;
; 1.024  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.289      ;
; 1.024  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.289      ;
; 1.024  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.289      ;
; 1.310  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.575      ;
; 1.310  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.575      ;
; 1.310  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.575      ;
; 1.310  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.575      ;
; 1.403  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.670      ;
; 1.403  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.670      ;
; 1.403  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.670      ;
; 1.403  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.670      ;
; 1.403  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.670      ;
; 1.403  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.670      ;
; 1.403  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.670      ;
; 1.403  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.670      ;
; 1.403  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.670      ;
; 1.427  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.695      ;
; 1.427  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.695      ;
; 1.427  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.695      ;
; 1.427  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.695      ;
; 1.427  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.695      ;
; 1.453  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.719      ;
; 1.453  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.719      ;
; 1.453  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.719      ;
; 1.453  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.719      ;
; 1.453  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.719      ;
; 1.453  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.719      ;
; 1.516  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.796      ;
; 1.516  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.796      ;
; 1.552  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.817      ;
; 1.552  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.817      ;
; 1.552  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.817      ;
; 1.672  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.937      ;
; 1.672  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.937      ;
; 1.672  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.937      ;
; 1.672  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.937      ;
; 1.672  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.937      ;
; 1.672  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.937      ;
; 1.672  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.937      ;
; 1.672  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.937      ;
; 1.672  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.937      ;
; 1.672  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.937      ;
; 1.757  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.024      ;
; 1.757  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.024      ;
; 1.757  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.024      ;
; 1.757  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.024      ;
; 1.757  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.024      ;
; 1.757  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.024      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.050      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.050      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.050      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.050      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.050      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.050      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.050      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.050      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.050      ;
; 1.783  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.050      ;
; 2.129  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 9.329      ; 11.644     ;
; 2.129  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 9.329      ; 11.644     ;
; 2.129  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 9.329      ; 11.644     ;
; 2.129  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 9.329      ; 11.644     ;
; 2.334  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.652      ;
; 2.334  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.652      ;
; 2.334  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.652      ;
; 2.334  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.652      ;
; 2.334  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.652      ;
; 2.334  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.652      ;
; 2.377  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 9.327      ; 11.890     ;
; 2.377  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 9.327      ; 11.890     ;
; 2.377  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 9.327      ; 11.890     ;
; 2.377  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 9.327      ; 11.890     ;
; 2.377  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 9.327      ; 11.890     ;
; 2.396  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.715      ;
; 2.396  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.715      ;
; 2.396  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.715      ;
; 2.396  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.715      ;
; 2.396  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.715      ;
; 2.396  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.715      ;
; 2.396  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.715      ;
; 2.582  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.901      ;
; 2.582  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.901      ;
; 2.582  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.901      ;
; 2.582  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.901      ;
; 2.582  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.901      ;
; 2.582  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.901      ;
; 2.582  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.901      ;
; 2.582  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.901      ;
; 2.582  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.133      ; 2.901      ;
; 2.674  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 2.990      ;
; 2.674  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 2.990      ;
; 2.674  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 2.990      ;
; 2.674  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 2.990      ;
; 2.674  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 2.990      ;
; 2.689  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.007      ;
; 2.689  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.007      ;
; 2.689  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.007      ;
; 2.689  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.007      ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 1.408 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.436 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a1                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 2.037      ;
; 1.436 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 2.037      ;
; 1.462 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a39                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.011      ;
; 1.462 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a38                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.011      ;
; 1.462 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a37                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.011      ;
; 1.462 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a36                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.011      ;
; 1.462 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a35                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.011      ;
; 1.462 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a34                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.011      ;
; 1.462 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a33                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.011      ;
; 1.462 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a32                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.011      ;
; 1.462 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a31                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.011      ;
; 1.462 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a30                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.011      ;
; 1.462 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a29                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.011      ;
; 1.462 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.011      ;
; 1.478 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.059      ;
; 1.478 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.059      ;
; 1.478 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.059      ;
; 1.546 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.128      ;
; 1.546 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.128      ;
; 1.546 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.128      ;
; 1.607 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 2.211      ;
; 1.607 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 2.211      ;
; 1.607 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 2.211      ;
; 1.652 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.267      ;
; 1.652 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.267      ;
; 1.652 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.267      ;
; 1.652 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.267      ;
; 1.652 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.267      ;
; 1.652 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.267      ;
; 1.652 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.267      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a8                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.331      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a7                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.331      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a6                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.331      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a5                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.331      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a4                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.331      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a3                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.331      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a2                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.331      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a1                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.331      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.331      ;
; 1.740 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a3                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 2.339      ;
; 1.740 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a2                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 2.339      ;
; 1.740 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a1                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 2.339      ;
; 1.740 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 2.339      ;
; 1.761 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.354      ;
; 1.761 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.354      ;
; 1.761 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.354      ;
; 1.765 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.346      ;
; 1.765 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.346      ;
; 1.765 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.346      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a47                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a46                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a45                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a44                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a43                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a42                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a41                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a40                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a27                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a26                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a25                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a24                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a23                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a22                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a21                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a20                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a19                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a18                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a17                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a16                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a15                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a14                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a13                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a12                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a11                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a10                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a9                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a8                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a7                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a6                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a5                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a4                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a3                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a2                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a1                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 1.917 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.504      ;
; 2.364 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|resetrequest                                                                                                                            ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.637      ;
; 2.364 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|resetrequest                                                                                                                            ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.637      ;
; 2.364 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|resetrequest                                                                                                                            ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.637      ;
; 2.407 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 3.011      ;
; 2.407 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 3.011      ;
; 2.407 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 3.011      ;
; 2.980 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 3.619      ;
; 2.980 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 3.619      ;
; 2.980 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 3.619      ;
; 2.980 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 3.619      ;
; 2.980 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 3.619      ;
; 2.980 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 3.619      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                   ; Clock Edge ; Target                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[0]                                                                                                                                                          ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[10]                                                                                                                                                         ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[11]                                                                                                                                                         ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[12]                                                                                                                                                         ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[13]                                                                                                                                                         ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[14]                                                                                                                                                         ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[15]                                                                                                                                                         ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[1]                                                                                                                                                          ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[2]                                                                                                                                                          ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[3]                                                                                                                                                          ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[4]                                                                                                                                                          ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[5]                                                                                                                                                          ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[6]                                                                                                                                                          ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[7]                                                                                                                                                          ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[8]                                                                                                                                                          ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[9]                                                                                                                                                          ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT27 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT28 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT29 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT30 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT31 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10        ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11        ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12        ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13        ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14        ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15        ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT16        ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT17        ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10        ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11        ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12        ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13        ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14        ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15        ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16        ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17        ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8         ;
; 9.616 ; 9.967        ; 0.351          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9         ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                  ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                  ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 29.213 ; 49.819       ; 20.606         ; High Pulse Width ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                  ;
; 29.575 ; 50.181       ; 20.606         ; Low Pulse Width  ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                  ;
; 49.460 ; 49.680       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                            ;
; 49.463 ; 49.683       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                          ;
; 49.463 ; 49.683       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                         ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                  ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                  ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                  ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                  ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                  ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                  ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                    ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                    ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                    ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                    ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                    ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                                                                                                  ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                           ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                           ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                           ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                           ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                           ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                             ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                             ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                             ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                            ;
; 49.511 ; 49.699       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                             ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[0]                                                        ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[15]                                                       ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                        ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                                                                                                  ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                    ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                    ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                               ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                               ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                                               ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                           ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                           ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                           ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                           ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                           ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                                                                           ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                                                                           ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                                                           ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                                                                           ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                                                                           ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                             ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                                        ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                                        ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                        ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                        ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                        ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                                                                                        ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                            ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                            ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                            ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                            ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                            ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                             ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                             ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                             ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                             ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                             ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                             ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                             ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                 ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                            ;
; 49.512 ; 49.700       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                            ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[21]                                                       ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[25]                                                       ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[26]                                                       ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[31]                                                       ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[32]                                                       ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[34]                                                       ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[37]                                                       ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[7]                                                        ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                         ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                         ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                         ;
; 49.513 ; 49.701       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.869 ; -0.723 ; Rise       ; altera_reserved_tck                                                     ;
; altera_reserved_tms ; altera_reserved_tck ; 2.627  ; 2.736  ; Rise       ; altera_reserved_tck                                                     ;
; AUD_ADCDAT          ; CLOCK_50            ; 6.328  ; 6.909  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK         ; CLOCK_50            ; 6.256  ; 6.825  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_BCLK            ; CLOCK_50            ; 6.172  ; 6.693  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK         ; CLOCK_50            ; 6.191  ; 6.745  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.426  ; 1.605  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.378  ; 1.557  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.363  ; 1.542  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.354  ; 1.533  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.378  ; 1.557  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.344  ; 1.523  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.367  ; 1.546  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.377  ; 1.556  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.344  ; 1.523  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.362  ; 1.541  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.372  ; 1.551  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.390  ; 1.569  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.400  ; 1.579  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.370  ; 1.549  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.426  ; 1.605  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.408  ; 1.587  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.392  ; 1.571  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.339  ; 1.518  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.350  ; 1.529  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.354  ; 1.533  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.362  ; 1.541  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.352  ; 1.531  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.392  ; 1.571  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.349  ; 1.528  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.336  ; 1.515  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.332  ; 1.511  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.305  ; 1.484  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.335  ; 1.514  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.335  ; 1.514  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.314  ; 1.493  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.318  ; 1.497  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.344  ; 1.523  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.361  ; 1.540  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 5.855  ; 6.436  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 6.046  ; 6.628  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 6.046  ; 6.628  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 5.762  ; 6.307  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 5.644  ; 6.119  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 5.791  ; 6.336  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 5.262  ; 5.741  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 5.299  ; 5.779  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 5.405  ; 5.889  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 5.521  ; 6.035  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 5.791  ; 6.336  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 5.584  ; 6.021  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 5.429  ; 5.940  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 5.246  ; 5.691  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 5.776  ; 6.323  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK2            ; CLOCK_50            ; 5.650  ; 6.184  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 5.735  ; 6.276  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2            ; CLOCK_50            ; 5.641  ; 6.166  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 6.575  ; 7.178  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.278  ; 6.910  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.575  ; 7.178  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.139  ; 6.713  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.159  ; 6.756  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.330  ; 6.970  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.884  ; 6.471  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.935  ; 6.538  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.440  ; 5.981  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.840  ; 6.375  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.881  ; 6.432  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.847  ; 6.382  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.948  ; 6.493  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.563  ; 6.087  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.803  ; 6.372  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.306  ; 6.943  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.853  ; 6.444  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 6.031  ; 6.583  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 5.717  ; 6.258  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 5.793  ; 6.321  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 5.614  ; 6.093  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 5.739  ; 6.273  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 5.581  ; 6.062  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 5.613  ; 6.118  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; 5.650  ; 6.170  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; 5.848  ; 6.381  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; 5.857  ; 6.390  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; 5.785  ; 6.303  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; 5.710  ; 6.239  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; 6.031  ; 6.583  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; 5.654  ; 6.169  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; 5.794  ; 6.331  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; 5.736  ; 6.271  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; 5.868  ; 6.420  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; 5.909  ; 6.465  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; 5.784  ; 6.331  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.756  ; 4.708  ; Rise       ; altera_reserved_tck                                                     ;
; altera_reserved_tms ; altera_reserved_tck ; 3.885  ; 3.699  ; Rise       ; altera_reserved_tck                                                     ;
; AUD_ADCDAT          ; CLOCK_50            ; -5.414 ; -5.964 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK         ; CLOCK_50            ; -5.379 ; -5.929 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_BCLK            ; CLOCK_50            ; -5.299 ; -5.803 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK         ; CLOCK_50            ; -5.317 ; -5.853 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.668 ; -0.847 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.744 ; -0.923 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.727 ; -0.906 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.718 ; -0.897 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.743 ; -0.922 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.731 ; -0.910 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.741 ; -0.920 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.726 ; -0.905 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.736 ; -0.915 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.754 ; -0.933 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.767 ; -0.946 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.734 ; -0.913 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.792 ; -0.971 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.774 ; -0.953 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.756 ; -0.935 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.704 ; -0.883 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.715 ; -0.894 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.719 ; -0.898 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.727 ; -0.906 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.717 ; -0.896 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.758 ; -0.937 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.714 ; -0.893 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.701 ; -0.880 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.696 ; -0.875 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.668 ; -0.847 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.698 ; -0.877 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.698 ; -0.877 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.678 ; -0.857 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.682 ; -0.861 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.725 ; -0.904 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; -4.973 ; -5.528 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -4.762 ; -5.232 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -5.150 ; -5.722 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -4.877 ; -5.413 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -4.762 ; -5.232 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; -4.394 ; -4.817 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; -4.413 ; -4.867 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; -4.450 ; -4.904 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; -4.551 ; -5.009 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; -4.659 ; -5.148 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; -4.903 ; -5.408 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; -4.723 ; -5.137 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; -4.573 ; -5.058 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; -4.394 ; -4.817 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; -4.904 ; -5.423 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK2            ; CLOCK_50            ; -4.783 ; -5.289 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; -4.865 ; -5.379 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2            ; CLOCK_50            ; -4.775 ; -5.273 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -4.592 ; -5.121 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -5.396 ; -6.012 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -5.681 ; -6.268 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -5.261 ; -5.821 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -5.281 ; -5.863 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -5.445 ; -6.069 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -5.016 ; -5.589 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -5.066 ; -5.653 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -4.592 ; -5.121 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -4.980 ; -5.498 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -5.019 ; -5.552 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -4.989 ; -5.505 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -5.085 ; -5.612 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -4.716 ; -5.222 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -4.941 ; -5.496 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -5.421 ; -6.042 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -4.989 ; -5.565 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -4.720 ; -5.175 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -4.849 ; -5.363 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -4.937 ; -5.447 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -4.751 ; -5.206 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -4.870 ; -5.377 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -4.720 ; -5.175 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -4.748 ; -5.228 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; -4.785 ; -5.278 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; -4.989 ; -5.504 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; -4.999 ; -5.513 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; -4.928 ; -5.429 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; -4.841 ; -5.343 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; -5.164 ; -5.697 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; -4.787 ; -5.275 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; -4.922 ; -5.432 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; -4.879 ; -5.397 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; -4.993 ; -5.516 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; -5.046 ; -5.583 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; -4.926 ; -5.455 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 18.499 ; 18.946 ; Fall       ; altera_reserved_tck                                                     ;
; AUD_DACDAT          ; CLOCK_50            ; 10.163 ; 9.902  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.279  ; 3.181  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.189  ; 3.091  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.036  ; 2.944  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.279  ; 3.181  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.199  ; 3.101  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.072  ; 2.980  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.097  ; 3.005  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.217  ; 3.119  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.212  ; 3.114  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.119  ; 3.027  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.224  ; 3.126  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.046  ; 2.954  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.205  ; 3.107  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.275  ; 3.177  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.312  ; 3.214  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.222  ; 3.124  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.279  ; 3.181  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.283  ; 3.185  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.278  ; 3.180  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.295  ; 3.197  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.305  ; 3.207  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.260  ; 3.162  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.270  ; 3.172  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.312  ; 3.214  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.219  ; 3.121  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.292  ; 3.194  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.294  ; 3.196  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.107  ; 3.015  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.290  ; 3.192  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.242  ; 3.144  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.231  ; 3.133  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.259  ; 3.161  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.249  ; 3.151  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.208  ; 3.110  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.252  ; 3.154  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.225  ; 3.127  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.230  ; 3.132  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.268  ; 3.170  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.264  ; 3.166  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.301  ; 3.203  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.215  ; 3.117  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.251  ; 3.153  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.094  ; 3.002  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.233  ; 3.135  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.201  ; 3.103  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 7.164  ; 7.126  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 6.911  ; 7.006  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 6.735  ; 6.582  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 7.570  ; 7.285  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 5.800  ; 5.730  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 6.372  ; 6.274  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 6.322  ; 6.134  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 6.217  ; 6.206  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 5.610  ; 5.562  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 7.359  ; 7.285  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 5.720  ; 5.639  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 7.570  ; 7.219  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 7.194  ; 7.026  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 9.540  ; 9.055  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 6.285  ; 6.246  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 5.361  ; 5.334  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 8.056  ; 7.906  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 6.228  ; 6.351  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 6.255  ; 6.406  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 6.709  ; 6.764  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 5.963  ; 6.031  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 7.150  ; 7.123  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 8.056  ; 7.906  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 7.766  ; 7.804  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 7.794  ; 7.661  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 7.434  ; 7.482  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 10.894 ; 10.802 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 8.942  ; 8.848  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 9.009  ; 8.854  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 7.193  ; 7.279  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 7.737  ; 7.780  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 8.208  ; 8.147  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 8.512  ; 8.477  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 7.027  ; 7.019  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 7.034  ; 6.912  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 6.824  ; 6.932  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 10.894 ; 10.802 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 7.178  ; 7.082  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 7.887  ; 7.781  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 6.346  ; 6.326  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 7.997  ; 7.861  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 7.774  ; 7.657  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 9.071  ; 9.053  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 8.361  ; 8.283  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 7.182  ; 7.090  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 8.020  ; 8.143  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK2            ; CLOCK_50            ; 6.364  ; 6.314  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 9.441  ; 9.476  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2            ; CLOCK_50            ; 9.818  ; 9.881  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 8.934  ; 8.537  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 5.347  ; 5.327  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 5.720  ; 5.740  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.011  ; 5.974  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 7.497  ; 7.366  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 5.618  ; 5.649  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 8.369  ; 8.396  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 8.193  ; 7.984  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 8.108  ; 7.902  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 7.230  ; 7.136  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 8.530  ; 8.055  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 8.242  ; 8.027  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 6.982  ; 6.795  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 8.934  ; 8.537  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.802  ; 5.704  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 5.267  ; 5.305  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 7.535  ; 7.163  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 6.153  ; 6.023  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 5.826  ; 5.776  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 8.522  ; 8.510  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 8.389  ; 8.125  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 5.701  ; 5.702  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.279  ; 8.262  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.025  ; 6.000  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 8.279  ; 8.262  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.115  ; 6.087  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.923  ; 5.912  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 7.632  ; 7.446  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.650  ; 5.617  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 7.442  ; 7.267  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.659  ; 6.503  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.872  ; 5.772  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.968  ; 5.854  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 6.985  ; 6.978  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.741  ; 6.747  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.104  ; 6.152  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 7.583  ; 7.396  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.616  ; 5.583  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.658  ; 6.704  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 5.841  ; 5.804  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 7.613  ; 7.472  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 8.105  ; 8.047  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 5.899  ; 5.846  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.345 ;        ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.424 ; Fall       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.922 ; 16.376 ; Fall       ; altera_reserved_tck                                                     ;
; AUD_DACDAT          ; CLOCK_50            ; 9.316  ; 9.060  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.553  ; 2.462  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.772  ; 2.675  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.706  ; 2.609  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.553  ; 2.462  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.794  ; 2.697  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.716  ; 2.619  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.730  ; 2.633  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.588  ; 2.497  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.612  ; 2.521  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.733  ; 2.636  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.728  ; 2.631  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.633  ; 2.542  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.755  ; 2.658  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.740  ; 2.643  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.563  ; 2.472  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.563  ; 2.472  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.769  ; 2.672  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.722  ; 2.625  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.789  ; 2.692  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.623  ; 2.532  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.738  ; 2.641  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.793  ; 2.696  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.802  ; 2.705  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.798  ; 2.701  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.792  ; 2.695  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.809  ; 2.712  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.819  ; 2.722  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.812  ; 2.715  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.774  ; 2.677  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.784  ; 2.687  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.826  ; 2.729  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.736  ; 2.639  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.806  ; 2.709  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.810  ; 2.713  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.623  ; 2.532  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.804  ; 2.707  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.757  ; 2.660  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.746  ; 2.649  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.782  ; 2.685  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.774  ; 2.677  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.764  ; 2.667  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.724  ; 2.627  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.767  ; 2.670  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.740  ; 2.643  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.744  ; 2.647  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.771  ; 2.674  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.801  ; 2.704  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.801  ; 2.704  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.782  ; 2.685  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.778  ; 2.681  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.812  ; 2.715  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.815  ; 2.718  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.609  ; 2.518  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.805  ; 2.708  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.732  ; 2.635  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.766  ; 2.669  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.609  ; 2.518  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.748  ; 2.651  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.718  ; 2.621  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 6.016  ; 6.097  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 5.534  ; 5.628  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 6.022  ; 5.872  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 4.944  ; 4.894  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 5.126  ; 5.054  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 5.675  ; 5.577  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 5.627  ; 5.442  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 5.525  ; 5.511  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 4.944  ; 4.894  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 6.623  ; 6.548  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 5.048  ; 4.967  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 6.902  ; 6.549  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 6.463  ; 6.298  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 8.793  ; 8.311  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 5.592  ; 5.551  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 4.706  ; 4.676  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 5.287  ; 5.350  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 5.538  ; 5.655  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 5.564  ; 5.707  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 6.003  ; 6.054  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 5.287  ; 5.350  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 6.425  ; 6.396  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 7.296  ; 7.150  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 7.016  ; 7.050  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 7.044  ; 6.915  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 6.696  ; 6.740  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 5.652  ; 5.631  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 8.146  ; 8.054  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 8.207  ; 8.057  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 6.464  ; 6.545  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 6.987  ; 7.026  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 7.439  ; 7.379  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 7.731  ; 7.695  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 6.306  ; 6.296  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 6.313  ; 6.193  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 6.110  ; 6.212  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 10.072 ; 9.986  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 6.450  ; 6.356  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 7.131  ; 7.027  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 5.652  ; 5.631  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 7.236  ; 7.104  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 7.023  ; 6.909  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 8.321  ; 8.306  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 7.586  ; 7.509  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 6.454  ; 6.364  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 7.251  ; 7.373  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK2            ; CLOCK_50            ; 5.663  ; 5.619  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 6.348  ; 6.449  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2            ; CLOCK_50            ; 6.564  ; 6.498  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 4.614  ; 4.646  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 4.690  ; 4.667  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 5.047  ; 5.062  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 5.329  ; 5.289  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 6.754  ; 6.624  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 4.951  ; 4.977  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 7.592  ; 7.614  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 7.423  ; 7.218  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 7.341  ; 7.140  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.499  ; 6.404  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 7.823  ; 7.351  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 7.471  ; 7.261  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 6.262  ; 6.079  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 8.213  ; 7.815  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.129  ; 5.030  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 4.614  ; 4.646  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 6.873  ; 6.499  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 5.464  ; 5.335  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 5.148  ; 5.096  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 7.737  ; 7.721  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 7.688  ; 7.418  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 5.030  ; 5.027  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.949  ; 4.914  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.342  ; 5.314  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 7.506  ; 7.485  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.429  ; 5.398  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.245  ; 5.230  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.884  ; 6.701  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 4.982  ; 4.946  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.703  ; 6.530  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.950  ; 5.797  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.196  ; 5.096  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.288  ; 5.175  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 6.265  ; 6.254  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.030  ; 6.032  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.418  ; 5.461  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 6.838  ; 6.654  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 4.949  ; 4.914  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.950  ; 5.990  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 5.164  ; 5.124  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 6.866  ; 6.726  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 7.338  ; 7.279  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 5.221  ; 5.166  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.804 ;        ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.884 ; Fall       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; TD_CLK27   ; AUD_XCK     ; 2.854 ;    ;    ; 2.912 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; TD_CLK27   ; AUD_XCK     ; 2.310 ;    ;    ; 2.368 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.959  ; 2.821  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.099  ; 2.954  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.136  ; 2.991  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.145  ; 3.000  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.130  ; 2.985  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.145  ; 3.000  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.142  ; 2.997  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.142  ; 2.997  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.155  ; 3.010  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.127  ; 2.982  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.127  ; 2.982  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.139  ; 2.994  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.086  ; 2.941  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.139  ; 2.994  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.111  ; 2.966  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.959  ; 2.821  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.127  ; 2.982  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.129  ; 2.984  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.118  ; 2.973  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.134  ; 2.989  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.126  ; 2.981  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.126  ; 2.981  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.085  ; 2.940  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.129  ; 2.984  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.122  ; 2.977  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.127  ; 2.982  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.155  ; 3.010  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.155  ; 3.010  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.155  ; 3.010  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.155  ; 3.010  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.151  ; 3.006  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.155  ; 3.010  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.148  ; 3.003  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 9.058  ; 8.905  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 7.717  ; 7.572  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 8.331  ; 8.186  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 7.717  ; 7.572  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 7.717  ; 7.572  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 9.044  ; 8.899  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 8.644  ; 8.499  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 8.334  ; 8.189  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 8.668  ; 8.523  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 10.997 ; 10.545 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT      ; CLOCK_50   ; 7.080  ; 6.942  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2     ; CLOCK_50   ; 8.806  ; 8.661  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.195  ; 5.050  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.213  ; 6.060  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.410  ; 6.257  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.990  ; 5.837  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.990  ; 5.837  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.985  ; 5.832  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.013  ; 5.860  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.013  ; 5.860  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.927  ; 5.774  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.195  ; 5.050  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.569  ; 5.424  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.532  ; 5.387  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.895  ; 5.750  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.518  ; 6.373  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.192  ; 6.039  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.985  ; 5.832  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.192  ; 6.039  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                      ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.477 ; 2.339 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.617 ; 2.472 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.652 ; 2.507 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.661 ; 2.516 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.647 ; 2.502 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.661 ; 2.516 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.658 ; 2.513 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.658 ; 2.513 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.643 ; 2.498 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.643 ; 2.498 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.655 ; 2.510 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.605 ; 2.460 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.655 ; 2.510 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.629 ; 2.484 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.477 ; 2.339 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.643 ; 2.498 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.646 ; 2.501 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.635 ; 2.490 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.651 ; 2.506 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.643 ; 2.498 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.643 ; 2.498 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.603 ; 2.458 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.646 ; 2.501 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.639 ; 2.494 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.643 ; 2.498 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.667 ; 2.522 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.664 ; 2.519 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 8.121 ; 7.968 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 6.543 ; 6.398 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 7.133 ; 6.988 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 6.543 ; 6.398 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 6.543 ; 6.398 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.817 ; 7.672 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.433 ; 7.288 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.135 ; 6.990 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 7.457 ; 7.312 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 9.770 ; 9.318 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT      ; CLOCK_50   ; 5.722 ; 5.584 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2     ; CLOCK_50   ; 6.267 ; 6.122 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.554 ; 4.409 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.496 ; 5.343 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.686 ; 5.533 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.283 ; 5.130 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.283 ; 5.130 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.278 ; 5.125 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.305 ; 5.152 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.305 ; 5.152 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.222 ; 5.069 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.554 ; 4.409 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.912 ; 4.767 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.877 ; 4.732 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.226 ; 5.081 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.824 ; 5.679 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.476 ; 5.323 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.278 ; 5.125 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.476 ; 5.323 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                     ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.889     ; 3.027     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.022     ; 3.167     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.059     ; 3.204     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.068     ; 3.213     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.053     ; 3.198     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.068     ; 3.213     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.065     ; 3.210     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.065     ; 3.210     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.050     ; 3.195     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.050     ; 3.195     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.062     ; 3.207     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.062     ; 3.207     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.034     ; 3.179     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.889     ; 3.027     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.050     ; 3.195     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.052     ; 3.197     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.041     ; 3.186     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.057     ; 3.202     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.049     ; 3.194     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.049     ; 3.194     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.008     ; 3.153     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.052     ; 3.197     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.045     ; 3.190     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.050     ; 3.195     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.074     ; 3.219     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.071     ; 3.216     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 8.766     ; 8.919     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 7.560     ; 7.705     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 8.191     ; 8.336     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 7.560     ; 7.705     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 7.560     ; 7.705     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 8.895     ; 9.040     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 8.487     ; 8.632     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 8.193     ; 8.338     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 8.525     ; 8.670     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 10.539    ; 10.991    ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT      ; CLOCK_50   ; 7.076     ; 7.214     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2     ; CLOCK_50   ; 8.837     ; 8.982     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.163     ; 5.308     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.124     ; 6.277     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.317     ; 6.470     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.915     ; 6.068     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.915     ; 6.068     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.906     ; 6.059     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.931     ; 6.084     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.931     ; 6.084     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.811     ; 5.964     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.163     ; 5.308     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.530     ; 5.675     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.496     ; 5.641     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.841     ; 5.986     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.465     ; 6.610     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.107     ; 6.260     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.906     ; 6.059     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.107     ; 6.260     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                             ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.405     ; 2.543     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.538     ; 2.683     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.573     ; 2.718     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.582     ; 2.727     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.568     ; 2.713     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.582     ; 2.727     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.579     ; 2.724     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.579     ; 2.724     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.592     ; 2.737     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.564     ; 2.709     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.564     ; 2.709     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.576     ; 2.721     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.576     ; 2.721     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.405     ; 2.543     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.564     ; 2.709     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.567     ; 2.712     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.556     ; 2.701     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.572     ; 2.717     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.564     ; 2.709     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.564     ; 2.709     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.524     ; 2.669     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.567     ; 2.712     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.560     ; 2.705     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.564     ; 2.709     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.591     ; 2.736     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.591     ; 2.736     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.591     ; 2.736     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.592     ; 2.737     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.588     ; 2.733     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.592     ; 2.737     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.585     ; 2.730     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 7.811     ; 7.964     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 6.302     ; 6.447     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 6.907     ; 7.052     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 6.302     ; 6.447     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 6.302     ; 6.447     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.583     ; 7.728     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.191     ; 7.336     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 6.909     ; 7.054     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 7.227     ; 7.372     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 9.227     ; 9.679     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT      ; CLOCK_50   ; 5.706     ; 5.844     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2     ; CLOCK_50   ; 6.285     ; 6.430     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.517     ; 4.662     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.405     ; 5.558     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.590     ; 5.743     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.205     ; 5.358     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.205     ; 5.358     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.196     ; 5.349     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.220     ; 5.373     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.220     ; 5.373     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.104     ; 5.257     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.517     ; 4.662     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.869     ; 5.014     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.837     ; 4.982     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.168     ; 5.313     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.767     ; 5.912     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.389     ; 5.542     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.196     ; 5.349     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.389     ; 5.542     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.081 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                              ; Synchronization Node                                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|hbreak_enabled                                                                                                                                    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|monitor_ready ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                           ; 38.081                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 18.966       ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.115       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                           ; 38.245                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.129       ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.116       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                    ; 197.027                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.127       ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.900       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                       ;
; Synchronization Node    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 197.060                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.131       ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.929       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                             ;
+-----------+-----------------+-------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name                                                              ; Note                                                  ;
+-----------+-----------------+-------------------------------------------------------------------------+-------------------------------------------------------+
; 71.18 MHz ; 24.3 MHz        ; altera_reserved_tck                                                     ; limit due to high minimum pulse width violation (tch) ;
; 72.97 MHz ; 72.97 MHz       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;                                                       ;
+-----------+-----------------+-------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                               ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.025  ; 0.000         ;
; altera_reserved_tck                                                     ; 42.976 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                               ;
+-------------------------------------------------------------------------+-------+---------------+
; Clock                                                                   ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------+-------+---------------+
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.262 ; 0.000         ;
; altera_reserved_tck                                                     ; 0.353 ; 0.000         ;
+-------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                            ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 5.066  ; 0.000         ;
; altera_reserved_tck                                                     ; 43.074 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                             ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; altera_reserved_tck                                                     ; -2.237 ; -2.237        ;
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1.277  ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                 ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.633  ; 0.000         ;
; CLOCK_50                                                                ; 9.799  ; 0.000         ;
; CLOCK2_50                                                               ; 16.000 ; 0.000         ;
; CLOCK3_50                                                               ; 16.000 ; 0.000         ;
; altera_reserved_tck                                                     ; 29.426 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                   ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 6.025 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[29]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.853      ;
; 6.034 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[25]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.844      ;
; 6.049 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[0]    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.829      ;
; 6.052 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[28]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.826      ;
; 6.242 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[21]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.636      ;
; 6.243 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[13]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.635      ;
; 6.244 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[24]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.634      ;
; 6.258 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[9]    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.620      ;
; 6.262 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[8]    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.616      ;
; 6.267 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[5]    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.611      ;
; 6.269 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[4]    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.609      ;
; 6.277 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[16]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[28]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.601      ;
; 6.295 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|av_ld_or_div_done ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_status_reg_pie   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 13.653     ;
; 6.338 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[30]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.542      ;
; 6.374 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[1]    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.504      ;
; 6.377 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[16]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.501      ;
; 6.380 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[20]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.498      ;
; 6.397 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|av_ld_or_div_done ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_ienable_reg_irq0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 13.556     ;
; 6.413 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[22]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[30]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.467      ;
; 6.426 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[12]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.452      ;
; 6.429 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[17]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.449      ;
; 6.463 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[18]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[30]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.417      ;
; 6.474 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[16]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[24]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.404      ;
; 6.483 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[24]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[0]    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.395      ;
; 6.524 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|av_ld_or_div_done ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_estatus_reg_pie  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 13.424     ;
; 6.725 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[24]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[4]    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.153      ;
; 6.766 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[12]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[20]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.112      ;
; 6.823 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[26]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[6]    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 3.065      ;
; 6.840 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[23]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[3]    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 3.040      ;
; 6.868 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|av_ld_or_div_done ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_pipe_flush       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 13.079     ;
; 6.879 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|av_ld_or_div_done ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_bstatus_reg_pie  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 13.088     ;
; 6.897 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[12]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[24]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.981      ;
; 6.957 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[23]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[31]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 2.923      ;
; 6.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[11]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 12.961     ;
; 7.011 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[22]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 12.898     ;
; 7.023 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[26]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 12.864     ;
; 7.080 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[11]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[19]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 2.800      ;
; 7.085 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[23]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[7]          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 2.908      ;
; 7.109 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[11]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[23]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 2.771      ;
; 7.110 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[2]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[18]         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 2.889      ;
; 7.110 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[2]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[2]          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 2.889      ;
; 7.114 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[16]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[16]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.764      ;
; 7.133 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[16]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.790     ;
; 7.133 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[17]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.790     ;
; 7.133 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[18]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.790     ;
; 7.133 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[19]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.790     ;
; 7.133 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[20]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.790     ;
; 7.133 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[21]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.790     ;
; 7.133 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[22]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.790     ;
; 7.133 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[23]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.790     ;
; 7.133 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[24]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.790     ;
; 7.133 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[25]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.790     ;
; 7.133 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[26]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.790     ;
; 7.133 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[27]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.790     ;
; 7.133 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[28]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.790     ;
; 7.133 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[29]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.790     ;
; 7.133 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[31]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.790     ;
; 7.133 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[30]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.790     ;
; 7.136 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[11]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.791     ;
; 7.137 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[16]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[20]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.741      ;
; 7.143 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[0]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 12.764     ;
; 7.165 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[0]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[16]         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.005     ; 2.829      ;
; 7.169 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[0]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.756     ;
; 7.169 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[1]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.756     ;
; 7.169 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[2]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.756     ;
; 7.169 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[3]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.756     ;
; 7.169 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[4]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.756     ;
; 7.169 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[5]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.756     ;
; 7.169 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[6]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.756     ;
; 7.169 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[7]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.756     ;
; 7.169 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[8]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.756     ;
; 7.169 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[9]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.756     ;
; 7.169 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[10]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.756     ;
; 7.169 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[11]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.756     ;
; 7.169 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[12]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.756     ;
; 7.169 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[13]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.756     ;
; 7.169 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[14]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.756     ;
; 7.169 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[15]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.756     ;
; 7.180 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[22]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 12.728     ;
; 7.192 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[26]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 12.694     ;
; 7.206 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[17]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[11]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 12.741     ;
; 7.214 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[24]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[11]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 12.714     ;
; 7.232 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[22]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[11]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 12.713     ;
; 7.234 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[14]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 12.665     ;
; 7.244 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[19]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 12.655     ;
; 7.244 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[12]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[12]   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.634      ;
; 7.249 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[20]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[18]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 12.650     ;
; 7.250 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[17]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[22]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 12.678     ;
; 7.253 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[14]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[11]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 12.675     ;
; 7.255 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[16]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[11]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 12.691     ;
; 7.258 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[24]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[22]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 12.651     ;
; 7.262 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[17]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[26]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 12.644     ;
; 7.270 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[24]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[26]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 12.617     ;
; 7.276 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[22]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[22]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.650     ;
; 7.288 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[22]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[26]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.616     ;
; 7.297 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[14]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[22]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 12.612     ;
; 7.299 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[16]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_rem[22]      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.628     ;
; 7.299 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[26]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[2]    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 2.591      ;
; 7.302 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[16]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.620     ;
; 7.302 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_alu_result[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_div_quot[17]     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.620     ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.976 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.414     ; 6.609      ;
; 43.680 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.077      ; 8.396      ;
; 43.680 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.077      ; 8.396      ;
; 43.680 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.077      ; 8.396      ;
; 43.680 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.077      ; 8.396      ;
; 43.680 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.077      ; 8.396      ;
; 43.971 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.079      ; 8.107      ;
; 43.971 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.079      ; 8.107      ;
; 43.971 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.079      ; 8.107      ;
; 44.014 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.062      ; 8.047      ;
; 44.019 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.062      ; 8.042      ;
; 44.046 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.064      ; 8.017      ;
; 44.046 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.062      ; 8.015      ;
; 44.187 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.444     ; 5.368      ;
; 44.188 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.062      ; 7.873      ;
; 44.188 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.079      ; 7.890      ;
; 44.188 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.079      ; 7.890      ;
; 44.188 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.079      ; 7.890      ;
; 44.188 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.079      ; 7.890      ;
; 44.191 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.062      ; 7.870      ;
; 44.191 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.062      ; 7.870      ;
; 44.274 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.079      ; 7.804      ;
; 44.275 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.079      ; 7.803      ;
; 44.361 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.079      ; 7.717      ;
; 44.516 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.414     ; 5.069      ;
; 44.790 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 5.649      ;
; 44.925 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.426     ; 4.648      ;
; 45.525 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.426     ; 4.048      ;
; 45.953 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.475      ; 4.521      ;
; 45.966 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.475      ; 4.508      ;
; 46.081 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.478      ; 4.396      ;
; 46.167 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.482      ; 4.314      ;
; 46.338 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.475      ; 4.136      ;
; 46.848 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.476      ; 3.627      ;
; 47.199 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.476      ; 3.276      ;
; 47.519 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.483      ; 2.963      ;
; 47.561 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.481      ; 2.919      ;
; 47.586 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.476      ; 2.889      ;
; 48.085 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.483      ; 2.397      ;
; 48.178 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.478      ; 2.299      ;
; 48.513 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.478      ; 1.964      ;
; 48.752 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.475      ; 1.722      ;
; 49.747 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.473      ; 0.725      ;
; 91.648 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 8.272      ;
; 92.160 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.768      ;
; 92.206 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.714      ;
; 92.212 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.716      ;
; 92.243 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.677      ;
; 92.291 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.626      ;
; 92.331 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.589      ;
; 92.338 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.582      ;
; 92.398 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.522      ;
; 92.406 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.514      ;
; 92.472 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.456      ;
; 92.562 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.363      ;
; 92.628 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.300      ;
; 92.649 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.271      ;
; 92.746 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.183      ;
; 92.803 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.122      ;
; 92.807 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.121      ;
; 92.849 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.068      ;
; 92.851 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.069      ;
; 92.851 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.069      ;
; 92.851 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.069      ;
; 92.851 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.069      ;
; 92.851 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.069      ;
; 92.851 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.069      ;
; 92.851 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.069      ;
; 92.855 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.070      ;
; 92.877 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.039      ;
; 92.886 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.031      ;
; 92.891 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.034      ;
; 92.949 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.967      ;
; 92.974 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.943      ;
; 92.981 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.936      ;
; 93.041 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.876      ;
; 93.049 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.868      ;
; 93.062 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.863      ;
; 93.115 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.810      ;
; 93.205 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.717      ;
; 93.271 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.654      ;
; 93.325 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.600      ;
; 93.325 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.600      ;
; 93.325 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.600      ;
; 93.325 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.600      ;
; 93.358 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.570      ;
; 93.358 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.570      ;
; 93.358 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.570      ;
; 93.358 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.570      ;
; 93.358 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.570      ;
; 93.358 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.570      ;
; 93.358 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.570      ;
; 93.389 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.535      ;
; 93.435 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.481      ;
; 93.441 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.483      ;
; 93.443 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.485      ;
; 93.444 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.473      ;
; 93.447 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.478      ;
; 93.450 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.475      ;
; 93.453 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.475      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                       ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 0.262 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                                 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.867      ;
; 0.330 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[4]                                                                                                ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.938      ;
; 0.334 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[9]                                                                                                ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.942      ;
; 0.337 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[6]                                                                                                ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.945      ;
; 0.338 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[8]                                                                                                ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.946      ;
; 0.339 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|ic_tag_wraddress[6]                                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.931      ;
; 0.341 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|ic_tag_wraddress[5]                                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.933      ;
; 0.342 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|ic_tag_wraddress[3]                                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.934      ;
; 0.347 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[5]                                                                                                ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.955      ;
; 0.351 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[7]                                                                                                ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.959      ;
; 0.352 ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                                                                                        ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                                                                                       ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                                                                                                   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                        ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                                                                        ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_003|data_reg[6]                                                                                                                                                        ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_003|data_reg[6]                                                                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                                        ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                                        ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                               ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|done_adc_channel_sync                                                                                                                                                                  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|done_adc_channel_sync                                                                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|done_dac_channel_sync                                                                                                                                                                  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|done_dac_channel_sync                                                                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                               ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                               ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]                                                                                               ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                               ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                               ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                        ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                            ; SYNTH_CORE_mc:u0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                         ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_r:the_SYNTH_CORE_mc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_r:the_SYNTH_CORE_mc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_r:the_SYNTH_CORE_mc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full              ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_r:the_SYNTH_CORE_mc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[1]                                                                                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[1]                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[2]                                                                                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[2]                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_was_sent                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_was_sent                                                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|error_communication_timed_out                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|error_communication_timed_out                                                                                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:ps2_port_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                   ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:ps2_port_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:ps2_port_dual_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                              ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:ps2_port_dual_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:ps2_port_dual_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:ps2_port_dual_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[1]                                                                                          ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[1]                                                                                                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[2]                                                                                          ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|cur_bit[2]                                                                                                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                                   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_was_sent                                                                                    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|command_was_sent                                                                                                ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|error_communication_timed_out                                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out|error_communication_timed_out                                                                                   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_count[1]                                                                                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_count[1]                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_count[2]                                                                                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|data_count[2]                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                                              ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|full_dff                                                                                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|full_dff                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                      ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                      ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE                                                                                 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                       ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                       ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|readdata[0]                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|readdata[0]                                                                                                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Pushbuttons:pushbuttons|readdata[0]                                                                                                                                                                ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Pushbuttons:pushbuttons|readdata[0]                                                                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|ac                                                                                                                                                                             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|ac                                                                                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|control_register[10]                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|control_register[10]                                                                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                              ; SYNTH_CORE_mc:u0|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_avalon_reg:the_SYNTH_CORE_mc_CPU_nios2_avalon_reg|oci_single_step_mode                                 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_avalon_reg:the_SYNTH_CORE_mc_CPU_nios2_avalon_reg|oci_single_step_mode                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                         ; SYNTH_CORE_mc:u0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                           ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                       ; SYNTH_CORE_mc:u0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                              ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                                       ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                                                   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Pushbuttons:pushbuttons|capture[2]                                                                                                                                                                 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Pushbuttons:pushbuttons|capture[2]                                                                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Pushbuttons:pushbuttons|capture[1]                                                                                                                                                                 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Pushbuttons:pushbuttons|capture[1]                                                                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Pushbuttons:pushbuttons|capture[3]                                                                                                                                                                 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Pushbuttons:pushbuttons|capture[3]                                                                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                        ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                       ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                       ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                   ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|i_read~reg0                                                                                                                                                                                ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|i_read~reg0                                                                                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[37]                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[37]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                          ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.359 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.235      ; 2.765      ;
; 0.359 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.235      ; 2.765      ;
; 0.359 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.235      ; 2.765      ;
; 0.359 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.235      ; 2.765      ;
; 0.359 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.235      ; 2.765      ;
; 0.359 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.235      ; 2.765      ;
; 0.376 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.219      ; 2.766      ;
; 0.386 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.217      ; 2.774      ;
; 0.386 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.217      ; 2.774      ;
; 0.386 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.217      ; 2.774      ;
; 0.386 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.217      ; 2.774      ;
; 0.386 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.217      ; 2.774      ;
; 0.386 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.217      ; 2.774      ;
; 0.394 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.397 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.401 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.403 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.416 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.419 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.662      ;
; 0.470 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.714      ;
; 0.473 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.717      ;
; 0.507 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.751      ;
; 0.546 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.790      ;
; 0.548 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.792      ;
; 0.550 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.554 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.797      ;
; 0.568 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.811      ;
; 0.601 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.845      ;
; 0.604 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.849      ;
; 0.659 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.902      ;
; 0.676 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.920      ;
; 0.678 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.922      ;
; 0.691 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.935      ;
; 0.694 ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.961      ; 1.826      ;
; 0.701 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.945      ;
; 0.706 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.951      ;
; 0.714 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.959      ;
; 0.718 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.960      ;
; 0.718 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.961      ;
; 0.718 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.961      ;
; 0.719 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.961      ;
; 0.720 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.962      ;
; 0.721 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.962      ;
; 0.721 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.964      ;
; 0.731 ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.961      ; 1.863      ;
; 0.735 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[5]                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.979      ;
; 0.736 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[4]                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.980      ;
; 0.766 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[32]                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.011      ;
; 0.827 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.073      ;
; 0.828 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.070      ;
; 0.838 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.081      ;
; 0.845 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[3]                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.089      ;
; 0.849 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[6]                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.093      ;
; 0.852 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.095      ;
; 0.853 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.095      ;
; 0.853 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.094      ;
; 0.855 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.098      ;
; 0.856 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.099      ;
; 0.861 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.106      ;
; 0.865 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.109      ;
; 0.867 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.111      ;
; 0.870 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.115      ;
; 0.871 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.114      ;
; 0.874 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[19]                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.118      ;
; 0.876 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.961      ; 2.008      ;
; 0.876 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.120      ;
; 0.876 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.119      ;
; 0.879 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.124      ;
; 0.882 ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.961      ; 2.014      ;
; 0.883 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.127      ;
; 0.884 ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.961      ; 2.016      ;
; 0.885 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.125      ;
; 0.893 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.138      ;
; 0.906 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[26]                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.151      ;
; 0.907 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.149      ;
; 0.909 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.150      ;
; 0.909 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.150      ;
; 0.909 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[18]                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.153      ;
; 0.913 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.156      ;
; 0.915 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.961      ; 2.047      ;
; 0.922 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.165      ;
; 0.924 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.168      ;
; 0.925 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.169      ;
; 0.926 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.170      ;
; 0.929 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.173      ;
; 0.932 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.176      ;
; 0.936 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.179      ;
; 0.941 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.182      ;
; 0.941 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.182      ;
; 0.941 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.182      ;
; 0.943 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.200      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                     ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 5.066  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[17]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.768      ;
; 5.066  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[1]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.768      ;
; 5.066  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[25]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.768      ;
; 5.066  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[9]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.768      ;
; 5.066  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[16]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.768      ;
; 5.066  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[0]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.768      ;
; 5.066  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[21]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.768      ;
; 5.066  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[5]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.768      ;
; 5.066  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[29]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.768      ;
; 5.066  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[13]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.768      ;
; 5.066  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[4]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.768      ;
; 5.066  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[24]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.768      ;
; 5.066  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[8]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.768      ;
; 5.066  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[20]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.768      ;
; 5.066  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[28]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.768      ;
; 5.066  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[12]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.768      ;
; 5.067  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[6]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.165     ; 4.767      ;
; 5.067  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[18]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.769      ;
; 5.067  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[2]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.769      ;
; 5.067  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[27]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.769      ;
; 5.067  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[11]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.769      ;
; 5.067  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[30]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.769      ;
; 5.067  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[14]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.769      ;
; 5.067  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[15]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.769      ;
; 5.067  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[31]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.769      ;
; 5.067  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[26]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.769      ;
; 5.067  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[10]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.769      ;
; 5.067  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[19]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.769      ;
; 5.067  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[3]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.769      ;
; 5.067  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[7]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.769      ;
; 5.067  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[23]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.769      ;
; 5.067  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[22]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 4.769      ;
; 12.682 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[18]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 6.958      ;
; 12.685 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[19]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.246     ; 6.949      ;
; 12.685 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[20]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.246     ; 6.949      ;
; 12.686 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[23]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.249     ; 6.945      ;
; 12.691 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[21]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.285     ; 6.904      ;
; 12.695 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[13]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 6.945      ;
; 12.695 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[1]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.968      ;
; 12.699 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[17]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.255     ; 6.926      ;
; 12.700 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[16]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 6.937      ;
; 12.700 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[22]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 6.937      ;
; 12.704 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[29]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 6.975      ;
; 12.706 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[3]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 6.954      ;
; 12.710 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[31]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 6.965      ;
; 12.710 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[7]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 6.972      ;
; 12.710 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[30]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 6.972      ;
; 12.710 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[5]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 6.960      ;
; 12.710 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[10]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 6.957      ;
; 12.710 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[6]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 6.960      ;
; 12.710 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[12]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 6.957      ;
; 12.710 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[28]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 6.972      ;
; 12.710 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[4]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.964      ;
; 12.710 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[2]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.964      ;
; 12.711 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[14]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 6.917      ;
; 12.711 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[0]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 6.917      ;
; 12.712 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[11]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 6.903      ;
; 12.715 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[18]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.041      ;
; 12.718 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[19]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 7.032      ;
; 12.718 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[20]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 7.032      ;
; 12.719 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[23]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.028      ;
; 12.720 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[25]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 6.962      ;
; 12.720 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[27]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 6.962      ;
; 12.720 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[26]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 6.962      ;
; 12.721 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[9]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 6.934      ;
; 12.721 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[15]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 6.934      ;
; 12.721 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[8]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 6.934      ;
; 12.721 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[24]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 6.934      ;
; 12.724 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[21]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 6.987      ;
; 12.728 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[1]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 7.051      ;
; 12.728 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[13]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.028      ;
; 12.729 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[18] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 7.178      ;
; 12.732 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[17]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.009      ;
; 12.732 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_dqm[2]                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.009      ;
; 12.733 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[3]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.027      ;
; 12.733 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[16]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.020      ;
; 12.733 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[22]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.020      ;
; 12.733 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_dqm[3]                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.027      ;
; 12.737 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[29]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 7.058      ;
; 12.737 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[10]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 7.058      ;
; 12.739 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[3]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 7.037      ;
; 12.743 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[0]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 7.055      ;
; 12.743 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[7]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.022      ;
; 12.743 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[2]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 7.047      ;
; 12.743 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[4]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 7.047      ;
; 12.743 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[5]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 7.043      ;
; 12.743 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[6]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 7.043      ;
; 12.743 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[7]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 7.055      ;
; 12.743 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[10]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 7.040      ;
; 12.743 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[12]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 7.040      ;
; 12.743 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[28]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 7.055      ;
; 12.743 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[30]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 7.055      ;
; 12.743 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[31]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 7.048      ;
; 12.743 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_bank[1]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 7.054      ;
; 12.743 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_dqm[0]                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 7.048      ;
; 12.744 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[5]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.012      ;
; 12.744 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[6]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 7.006      ;
; 12.744 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[8]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 7.006      ;
; 12.744 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[9]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 7.000      ;
; 12.744 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[0]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 7.000      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.074 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.619      ; 13.544     ;
; 43.074 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.619      ; 13.544     ;
; 43.074 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.619      ; 13.544     ;
; 43.074 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.619      ; 13.544     ;
; 43.074 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.619      ; 13.544     ;
; 43.284 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.621      ; 13.336     ;
; 43.284 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.621      ; 13.336     ;
; 43.284 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.621      ; 13.336     ;
; 43.284 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.621      ; 13.336     ;
; 47.252 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.604      ; 9.351      ;
; 47.691 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.483      ; 2.791      ;
; 47.691 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.483      ; 2.791      ;
; 49.039 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.476      ; 1.436      ;
; 89.851 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.536     ; 8.612      ;
; 89.851 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.536     ; 8.612      ;
; 89.851 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.536     ; 8.612      ;
; 89.851 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.536     ; 8.612      ;
; 89.851 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.536     ; 8.612      ;
; 90.096 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.534     ; 8.369      ;
; 90.096 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.534     ; 8.369      ;
; 90.096 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.534     ; 8.369      ;
; 90.096 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.534     ; 8.369      ;
; 93.035 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.619      ; 13.583     ;
; 93.035 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.619      ; 13.583     ;
; 93.035 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.619      ; 13.583     ;
; 93.035 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.619      ; 13.583     ;
; 93.035 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.619      ; 13.583     ;
; 93.280 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.621      ; 13.340     ;
; 93.280 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.621      ; 13.340     ;
; 93.280 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.621      ; 13.340     ;
; 93.280 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.621      ; 13.340     ;
; 97.047 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.887      ;
; 97.047 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.887      ;
; 97.047 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.887      ;
; 97.047 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.887      ;
; 97.047 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.887      ;
; 97.047 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.887      ;
; 97.047 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.887      ;
; 97.047 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.887      ;
; 97.047 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.887      ;
; 97.047 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.887      ;
; 97.064 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.868      ;
; 97.064 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.868      ;
; 97.064 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.868      ;
; 97.064 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.868      ;
; 97.064 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.868      ;
; 97.145 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.791      ;
; 97.145 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.791      ;
; 97.145 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.791      ;
; 97.145 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.791      ;
; 97.145 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.791      ;
; 97.145 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.791      ;
; 97.145 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.791      ;
; 97.145 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.791      ;
; 97.145 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.791      ;
; 97.330 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.607      ;
; 97.330 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.607      ;
; 97.330 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.607      ;
; 97.330 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.607      ;
; 97.330 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.607      ;
; 97.330 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.607      ;
; 97.330 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.607      ;
; 97.389 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.546      ;
; 97.389 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.546      ;
; 97.389 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.546      ;
; 97.389 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.546      ;
; 97.389 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.546      ;
; 97.389 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.546      ;
; 97.659 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.604      ; 8.944      ;
; 97.967 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.962      ;
; 97.967 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.962      ;
; 97.967 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.962      ;
; 97.967 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.962      ;
; 97.967 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.962      ;
; 97.967 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.962      ;
; 97.967 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.962      ;
; 97.967 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.962      ;
; 97.967 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.962      ;
; 97.967 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.962      ;
; 97.993 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.935      ;
; 97.993 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.935      ;
; 97.993 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.935      ;
; 97.993 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.935      ;
; 97.993 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.935      ;
; 97.993 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.935      ;
; 98.021 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.906      ;
; 98.021 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.906      ;
; 98.021 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.906      ;
; 98.021 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.906      ;
; 98.021 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.906      ;
; 98.021 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.906      ;
; 98.021 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.906      ;
; 98.021 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.906      ;
; 98.021 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.906      ;
; 98.021 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.906      ;
; 98.156 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.770      ;
; 98.156 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.770      ;
; 98.156 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.770      ;
; 98.177 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.766      ;
; 98.177 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.766      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -2.237 ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.808      ; 6.742      ;
; 0.920  ; sld_hub:auto_hub|virtual_ir_scan_reg                   ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.164      ;
; 0.923  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.166      ;
; 0.923  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.166      ;
; 0.923  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.166      ;
; 1.184  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.425      ;
; 1.184  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.425      ;
; 1.184  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.425      ;
; 1.184  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.425      ;
; 1.287  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.532      ;
; 1.287  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.532      ;
; 1.287  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.532      ;
; 1.287  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.532      ;
; 1.287  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.532      ;
; 1.287  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.532      ;
; 1.287  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.532      ;
; 1.287  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.532      ;
; 1.287  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.532      ;
; 1.309  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.554      ;
; 1.309  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.554      ;
; 1.309  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.554      ;
; 1.309  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.554      ;
; 1.309  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.554      ;
; 1.331  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.575      ;
; 1.331  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.575      ;
; 1.331  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.575      ;
; 1.331  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.575      ;
; 1.331  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.575      ;
; 1.331  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.575      ;
; 1.379  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.639      ;
; 1.379  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.639      ;
; 1.420  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.663      ;
; 1.420  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.663      ;
; 1.420  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.663      ;
; 1.486  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.729      ;
; 1.486  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.729      ;
; 1.486  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.729      ;
; 1.486  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.729      ;
; 1.486  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.729      ;
; 1.486  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.729      ;
; 1.486  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.729      ;
; 1.486  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.729      ;
; 1.486  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.729      ;
; 1.486  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.729      ;
; 1.607  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.852      ;
; 1.607  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.852      ;
; 1.607  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.852      ;
; 1.607  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.852      ;
; 1.607  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.852      ;
; 1.607  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.852      ;
; 1.636  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.881      ;
; 1.636  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.881      ;
; 1.636  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.881      ;
; 1.636  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.881      ;
; 1.636  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.881      ;
; 1.636  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.881      ;
; 1.636  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.881      ;
; 1.636  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.881      ;
; 1.636  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.881      ;
; 1.636  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.881      ;
; 1.967  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.826      ; 10.964     ;
; 1.967  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.826      ; 10.964     ;
; 1.967  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.826      ; 10.964     ;
; 1.967  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.826      ; 10.964     ;
; 2.143  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.436      ;
; 2.143  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.436      ;
; 2.143  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.436      ;
; 2.143  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.436      ;
; 2.143  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.436      ;
; 2.143  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.436      ;
; 2.202  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.824      ; 11.197     ;
; 2.202  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.824      ; 11.197     ;
; 2.202  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.824      ; 11.197     ;
; 2.202  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.824      ; 11.197     ;
; 2.202  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.824      ; 11.197     ;
; 2.203  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.497      ;
; 2.203  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.497      ;
; 2.203  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.497      ;
; 2.203  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.497      ;
; 2.203  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.497      ;
; 2.203  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.497      ;
; 2.203  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.497      ;
; 2.357  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.650      ;
; 2.357  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.650      ;
; 2.357  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.650      ;
; 2.357  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.650      ;
; 2.357  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.650      ;
; 2.357  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.650      ;
; 2.357  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.650      ;
; 2.357  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.650      ;
; 2.357  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.650      ;
; 2.450  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.739      ;
; 2.450  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.739      ;
; 2.450  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.739      ;
; 2.450  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.739      ;
; 2.450  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.739      ;
; 2.466  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.757      ;
; 2.466  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.757      ;
; 2.466  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.757      ;
; 2.466  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 2.757      ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 1.277 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.806      ;
; 1.277 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.806      ;
; 1.277 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.806      ;
; 1.298 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a1                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.837      ;
; 1.298 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.837      ;
; 1.331 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a39                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.817      ;
; 1.331 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a38                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.817      ;
; 1.331 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a37                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.817      ;
; 1.331 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a36                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.817      ;
; 1.331 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a35                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.817      ;
; 1.331 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a34                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.817      ;
; 1.331 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a33                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.817      ;
; 1.331 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a32                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.817      ;
; 1.331 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a31                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.817      ;
; 1.331 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a30                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.817      ;
; 1.331 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a29                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.817      ;
; 1.331 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.817      ;
; 1.338 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.857      ;
; 1.338 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.857      ;
; 1.338 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.857      ;
; 1.394 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.914      ;
; 1.394 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.914      ;
; 1.394 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.914      ;
; 1.444 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.988      ;
; 1.444 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.988      ;
; 1.444 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.988      ;
; 1.492 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 2.044      ;
; 1.492 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 2.044      ;
; 1.492 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 2.044      ;
; 1.492 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 2.044      ;
; 1.492 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 2.044      ;
; 1.492 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 2.044      ;
; 1.492 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 2.044      ;
; 1.571 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a8                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.102      ;
; 1.571 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a7                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.102      ;
; 1.571 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a6                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.102      ;
; 1.571 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a5                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.102      ;
; 1.571 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a4                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.102      ;
; 1.571 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a3                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.102      ;
; 1.571 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a2                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.102      ;
; 1.571 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a1                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.102      ;
; 1.571 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 2.102      ;
; 1.571 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a3                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 2.109      ;
; 1.571 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a2                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 2.109      ;
; 1.571 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a1                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 2.109      ;
; 1.571 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 2.109      ;
; 1.592 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 2.121      ;
; 1.592 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 2.121      ;
; 1.592 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 2.121      ;
; 1.594 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.114      ;
; 1.594 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.114      ;
; 1.594 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.114      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a47                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a46                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a45                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a44                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a43                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a42                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a41                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a40                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a27                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a26                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a25                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a24                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a23                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a22                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a21                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a20                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a19                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a18                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a17                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a16                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a15                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a14                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a13                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a12                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a11                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a10                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a9                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a8                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a7                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a6                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a5                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a4                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a3                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a2                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a1                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 1.736 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 2.256      ;
; 2.136 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|resetrequest                                                                                                                            ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.385      ;
; 2.136 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|resetrequest                                                                                                                            ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.385      ;
; 2.136 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|resetrequest                                                                                                                            ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.385      ;
; 2.179 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 2.718      ;
; 2.179 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 2.718      ;
; 2.179 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 2.718      ;
; 2.679 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 3.254      ;
; 2.679 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 3.254      ;
; 2.679 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 3.254      ;
; 2.679 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 3.254      ;
; 2.679 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 3.254      ;
; 2.679 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 3.254      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                   ; Clock Edge ; Target                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[0]                                                                                                                                                          ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[10]                                                                                                                                                         ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[11]                                                                                                                                                         ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[12]                                                                                                                                                         ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[13]                                                                                                                                                         ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[14]                                                                                                                                                         ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[15]                                                                                                                                                         ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[1]                                                                                                                                                          ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[2]                                                                                                                                                          ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[3]                                                                                                                                                          ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[4]                                                                                                                                                          ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[5]                                                                                                                                                          ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[6]                                                                                                                                                          ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[7]                                                                                                                                                          ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[8]                                                                                                                                                          ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_mul_src1[9]                                                                                                                                                          ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT27 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT28 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT29 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT30 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT31 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 9.635 ; 9.965        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_mult_cell:the_SYNTH_CORE_mc_CPU_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10        ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11        ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12        ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13        ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14        ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15        ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT16        ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT17        ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10        ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11        ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12        ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13        ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14        ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15        ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16        ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17        ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8         ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9         ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                  ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                  ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                  ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 29.426 ; 49.828       ; 20.402         ; High Pulse Width ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                 ;
; 29.770 ; 50.172       ; 20.402         ; Low Pulse Width  ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                 ;
; 49.235 ; 49.453       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                           ;
; 49.237 ; 49.455       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ;
; 49.237 ; 49.455       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                        ;
; 49.278 ; 49.464       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                                                                                                 ;
; 49.278 ; 49.464       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                           ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                 ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                 ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                 ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                 ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                 ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                 ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                 ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                 ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                 ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                 ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                   ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                   ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                   ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                   ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                   ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                              ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                          ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                          ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                          ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                          ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                          ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                            ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                            ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                            ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                                       ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                                       ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                       ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                       ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                       ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                                                                                       ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                            ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                           ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                           ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                           ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                           ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                            ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                            ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                            ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                            ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                            ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                            ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                            ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                          ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                          ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                          ;
; 49.279 ; 49.465       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                       ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                               ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                               ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                               ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                 ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                 ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                                                                                                 ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                                                                                                                                                                 ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                                                                                                 ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                   ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                   ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                              ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                                              ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                          ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                          ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                          ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                          ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                          ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                                                                          ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                                                                          ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                                                          ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                                                                          ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                                                                          ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                            ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                           ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                            ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                            ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                           ;
; 49.280 ; 49.466       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                           ;
; 49.281 ; 49.467       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|DRsize.000                                                  ;
; 49.281 ; 49.467       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|DRsize.010                                                  ;
; 49.281 ; 49.467       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|DRsize.100                                                  ;
; 49.281 ; 49.467       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;
; 49.281 ; 49.467       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;
; 49.281 ; 49.467       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|ir_out[1]                                                   ;
; 49.281 ; 49.467       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[10]                                                      ;
; 49.281 ; 49.467       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[11]                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.528 ; -0.273 ; Rise       ; altera_reserved_tck                                                     ;
; altera_reserved_tms ; altera_reserved_tck ; 3.015  ; 3.055  ; Rise       ; altera_reserved_tck                                                     ;
; AUD_ADCDAT          ; CLOCK_50            ; 5.615  ; 6.001  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK         ; CLOCK_50            ; 5.552  ; 5.946  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_BCLK            ; CLOCK_50            ; 5.468  ; 5.823  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK         ; CLOCK_50            ; 5.488  ; 5.868  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.246  ; 1.417  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.198  ; 1.369  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.183  ; 1.354  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.172  ; 1.343  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.196  ; 1.367  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.162  ; 1.333  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.186  ; 1.357  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.196  ; 1.367  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.164  ; 1.335  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.181  ; 1.352  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.191  ; 1.362  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.209  ; 1.380  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.221  ; 1.392  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.189  ; 1.360  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.246  ; 1.417  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.228  ; 1.399  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.211  ; 1.382  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.158  ; 1.329  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.170  ; 1.341  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.175  ; 1.346  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.181  ; 1.352  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.171  ; 1.342  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.210  ; 1.381  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.168  ; 1.339  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.154  ; 1.325  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.151  ; 1.322  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.124  ; 1.295  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.154  ; 1.325  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.154  ; 1.325  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.134  ; 1.305  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.137  ; 1.308  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.164  ; 1.335  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.181  ; 1.352  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 5.178  ; 5.580  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 5.346  ; 5.756  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 5.346  ; 5.756  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 5.078  ; 5.473  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 4.968  ; 5.306  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 5.118  ; 5.488  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 4.629  ; 4.959  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 4.663  ; 4.998  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 4.759  ; 5.098  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 4.861  ; 5.231  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 5.118  ; 5.488  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 4.925  ; 5.219  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 4.782  ; 5.141  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 4.604  ; 4.910  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 5.099  ; 5.480  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK2            ; CLOCK_50            ; 4.983  ; 5.352  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 5.056  ; 5.437  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2            ; CLOCK_50            ; 4.975  ; 5.334  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 5.830  ; 6.262  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.566  ; 6.026  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.830  ; 6.262  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.429  ; 5.845  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.456  ; 5.879  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 5.608  ; 6.080  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.197  ; 5.635  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.248  ; 5.694  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 4.778  ; 5.188  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.169  ; 5.542  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.198  ; 5.592  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.169  ; 5.549  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.258  ; 5.655  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 4.902  ; 5.285  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.119  ; 5.540  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.589  ; 6.057  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.168  ; 5.606  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 5.337  ; 5.733  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 5.055  ; 5.421  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 5.115  ; 5.491  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 4.959  ; 5.281  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 5.068  ; 5.435  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 4.930  ; 5.249  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 4.956  ; 5.297  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; 4.990  ; 5.341  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; 5.174  ; 5.550  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; 5.178  ; 5.554  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; 5.106  ; 5.474  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; 5.040  ; 5.404  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; 5.337  ; 5.733  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; 4.986  ; 5.340  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; 5.122  ; 5.494  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; 5.057  ; 5.439  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; 5.183  ; 5.573  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; 5.222  ; 5.616  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; 5.107  ; 5.498  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.160  ; 4.011  ; Rise       ; altera_reserved_tck                                                     ;
; altera_reserved_tms ; altera_reserved_tck ; 3.163  ; 2.960  ; Rise       ; altera_reserved_tck                                                     ;
; AUD_ADCDAT          ; CLOCK_50            ; -4.796 ; -5.163 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK         ; CLOCK_50            ; -4.771 ; -5.151 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_BCLK            ; CLOCK_50            ; -4.691 ; -5.034 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK         ; CLOCK_50            ; -4.710 ; -5.076 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.554 ; -0.725 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.631 ; -0.802 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.615 ; -0.786 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.603 ; -0.774 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.628 ; -0.799 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.593 ; -0.764 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.617 ; -0.788 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.627 ; -0.798 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.595 ; -0.766 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.612 ; -0.783 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.622 ; -0.793 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.640 ; -0.811 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.654 ; -0.825 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.620 ; -0.791 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.678 ; -0.849 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.661 ; -0.832 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.642 ; -0.813 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.589 ; -0.760 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.602 ; -0.773 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.606 ; -0.777 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.613 ; -0.784 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.603 ; -0.774 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.644 ; -0.815 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.599 ; -0.770 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.586 ; -0.757 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.582 ; -0.753 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.554 ; -0.725 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.584 ; -0.755 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.584 ; -0.755 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.565 ; -0.736 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.567 ; -0.738 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.595 ; -0.766 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.612 ; -0.783 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; -4.394 ; -4.775 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -4.186 ; -4.520 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -4.550 ; -4.953 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -4.292 ; -4.680 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -4.186 ; -4.520 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; -3.844 ; -4.135 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; -3.873 ; -4.184 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; -3.907 ; -4.222 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; -3.998 ; -4.318 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; -4.092 ; -4.444 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; -4.323 ; -4.666 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; -4.157 ; -4.435 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; -4.019 ; -4.359 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; -3.844 ; -4.135 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; -4.322 ; -4.682 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK2            ; CLOCK_50            ; -4.211 ; -4.560 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; -4.282 ; -4.642 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2            ; CLOCK_50            ; -4.204 ; -4.543 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -4.026 ; -4.425 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -4.782 ; -5.229 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -5.035 ; -5.454 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -4.649 ; -5.053 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -4.675 ; -5.086 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -4.821 ; -5.280 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -4.426 ; -4.851 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -4.474 ; -4.908 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -4.026 ; -4.425 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -4.403 ; -4.764 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -4.430 ; -4.810 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -4.405 ; -4.771 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -4.489 ; -4.872 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -4.149 ; -4.518 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -4.354 ; -4.764 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -4.801 ; -5.256 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -4.402 ; -4.827 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -4.163 ; -4.463 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -4.282 ; -4.627 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -4.353 ; -4.715 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -4.191 ; -4.494 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -4.294 ; -4.640 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -4.163 ; -4.463 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -4.186 ; -4.507 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; -4.220 ; -4.550 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; -4.409 ; -4.771 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; -4.413 ; -4.776 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; -4.343 ; -4.699 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; -4.266 ; -4.609 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; -4.564 ; -4.946 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; -4.213 ; -4.547 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; -4.345 ; -4.696 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; -4.296 ; -4.664 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; -4.403 ; -4.771 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; -4.454 ; -4.834 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; -4.343 ; -4.720 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 17.286 ; 17.517 ; Fall       ; altera_reserved_tck                                                     ;
; AUD_DACDAT          ; CLOCK_50            ; 9.543  ; 8.915  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.984  ; 2.875  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.961  ; 2.852  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.892  ; 2.783  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.792  ; 2.714  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.984  ; 2.875  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.902  ; 2.793  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.918  ; 2.809  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.829  ; 2.751  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.855  ; 2.777  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.922  ; 2.813  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.915  ; 2.806  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.876  ; 2.798  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.943  ; 2.834  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.928  ; 2.819  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.960  ; 2.851  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.802  ; 2.724  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.960  ; 2.851  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.909  ; 2.800  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.980  ; 2.871  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.016  ; 2.907  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.925  ; 2.816  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.981  ; 2.872  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.993  ; 2.884  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.988  ; 2.879  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.983  ; 2.874  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.999  ; 2.890  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.009  ; 2.900  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.001  ; 2.892  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.964  ; 2.855  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.974  ; 2.865  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.016  ; 2.907  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.922  ; 2.813  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.996  ; 2.887  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.998  ; 2.889  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.862  ; 2.784  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.994  ; 2.885  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.947  ; 2.838  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.934  ; 2.825  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.970  ; 2.861  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.963  ; 2.854  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.953  ; 2.844  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.912  ; 2.803  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.957  ; 2.848  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.930  ; 2.821  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.934  ; 2.825  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.962  ; 2.853  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.992  ; 2.883  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.992  ; 2.883  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.971  ; 2.862  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.969  ; 2.860  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.001  ; 2.892  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.004  ; 2.895  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.994  ; 2.885  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.994  ; 2.885  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.919  ; 2.810  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.954  ; 2.845  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.851  ; 2.773  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.938  ; 2.829  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.905  ; 2.796  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 6.641  ; 6.507  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 6.435  ; 6.360  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 6.274  ; 5.925  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 6.951  ; 6.560  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 5.387  ; 5.161  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 5.923  ; 5.647  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 5.895  ; 5.533  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 5.770  ; 5.583  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 5.205  ; 5.012  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 6.862  ; 6.560  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 5.317  ; 5.076  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 6.951  ; 6.446  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 6.697  ; 6.333  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 8.828  ; 8.103  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 5.817  ; 5.642  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 4.960  ; 4.808  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 7.459  ; 7.198  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 5.760  ; 5.767  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 5.788  ; 5.819  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 6.196  ; 6.165  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 5.513  ; 5.498  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 6.617  ; 6.461  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 7.459  ; 7.198  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 7.188  ; 7.080  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 7.221  ; 6.972  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 6.877  ; 6.796  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 10.027 ; 9.723  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 8.289  ; 8.029  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 8.343  ; 8.038  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 6.651  ; 6.617  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 7.154  ; 7.063  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 7.606  ; 7.412  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 7.895  ; 7.688  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 6.491  ; 6.368  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 6.503  ; 6.272  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 6.304  ; 6.291  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 10.027 ; 9.723  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 6.641  ; 6.452  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 7.301  ; 7.081  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 5.868  ; 5.758  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 7.410  ; 7.148  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 7.202  ; 6.970  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 8.331  ; 8.159  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 7.758  ; 7.515  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 6.650  ; 6.457  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 7.243  ; 7.570  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK2            ; CLOCK_50            ; 5.744  ; 5.846  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 8.758  ; 8.580  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2            ; CLOCK_50            ; 9.045  ; 8.887  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 8.239  ; 7.731  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 4.979  ; 4.870  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 5.330  ; 5.240  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 5.605  ; 5.463  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 7.023  ; 6.707  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 5.187  ; 5.102  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 7.815  ; 7.635  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 7.672  ; 7.188  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 7.596  ; 7.115  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.751  ; 6.513  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 7.894  ; 7.193  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 7.715  ; 7.233  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 6.535  ; 6.117  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 8.239  ; 7.643  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.395  ; 5.151  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 4.860  ; 4.788  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 6.908  ; 6.394  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 5.731  ; 5.504  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 5.449  ; 5.270  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 7.950  ; 7.731  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 7.707  ; 7.266  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 5.321  ; 5.206  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 7.737  ; 7.516  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.624  ; 5.484  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 7.737  ; 7.516  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.730  ; 5.549  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.536  ; 5.395  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 7.167  ; 6.779  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.265  ; 5.130  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.974  ; 6.623  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.225  ; 5.931  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.448  ; 5.209  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.554  ; 5.277  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 6.479  ; 6.281  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.252  ; 6.080  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.654  ; 5.538  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 7.124  ; 6.717  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.239  ; 5.093  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.231  ; 6.098  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 5.465  ; 5.293  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 7.118  ; 6.808  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 7.549  ; 7.250  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 5.500  ; 5.334  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.277 ;        ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.352 ; Fall       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.758 ; 14.998 ; Fall       ; altera_reserved_tck                                                     ;
; AUD_DACDAT          ; CLOCK_50            ; 8.760  ; 8.152  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.364  ; 2.285  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.531  ; 2.421  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.464  ; 2.354  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.364  ; 2.285  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.554  ; 2.444  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.474  ; 2.364  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.489  ; 2.379  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.400  ; 2.321  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.425  ; 2.346  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.493  ; 2.383  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.487  ; 2.377  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.445  ; 2.366  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.514  ; 2.404  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.499  ; 2.389  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.374  ; 2.295  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.374  ; 2.295  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.530  ; 2.420  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.481  ; 2.371  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.550  ; 2.440  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.434  ; 2.355  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.497  ; 2.387  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.552  ; 2.442  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.563  ; 2.453  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.559  ; 2.449  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.553  ; 2.443  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.569  ; 2.459  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.579  ; 2.469  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.571  ; 2.461  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.534  ; 2.424  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.544  ; 2.434  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.586  ; 2.476  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.494  ; 2.384  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.566  ; 2.456  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.569  ; 2.459  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.434  ; 2.355  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.564  ; 2.454  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.517  ; 2.407  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.505  ; 2.395  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.540  ; 2.430  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.534  ; 2.424  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.524  ; 2.414  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.485  ; 2.375  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.527  ; 2.417  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.501  ; 2.391  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.504  ; 2.394  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.531  ; 2.421  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.561  ; 2.451  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.561  ; 2.451  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.541  ; 2.431  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.538  ; 2.428  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.571  ; 2.461  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.574  ; 2.464  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.421  ; 2.342  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.564  ; 2.454  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.491  ; 2.381  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.525  ; 2.415  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.421  ; 2.342  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.509  ; 2.399  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.477  ; 2.367  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 5.607  ; 5.562  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 5.169  ; 5.127  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 5.618  ; 5.279  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 4.595  ; 4.405  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 4.768  ; 4.547  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 5.284  ; 5.014  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 5.257  ; 4.905  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 5.135  ; 4.951  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 4.595  ; 4.405  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 6.185  ; 5.891  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 4.701  ; 4.465  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 6.338  ; 5.837  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 6.025  ; 5.671  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 8.139  ; 7.427  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 5.182  ; 5.009  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 4.359  ; 4.209  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 4.891  ; 4.876  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 5.126  ; 5.131  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 5.152  ; 5.181  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 5.547  ; 5.516  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 4.891  ; 4.876  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 5.949  ; 5.798  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 6.759  ; 6.508  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 6.497  ; 6.393  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 6.530  ; 6.290  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 6.198  ; 6.120  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 5.229  ; 5.123  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 7.555  ; 7.305  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 7.604  ; 7.311  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 5.980  ; 5.947  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 6.463  ; 6.375  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 6.897  ; 6.709  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 7.175  ; 6.976  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 5.828  ; 5.709  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 5.839  ; 5.616  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 5.646  ; 5.633  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 9.269  ; 8.978  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 5.969  ; 5.787  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 6.604  ; 6.393  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 5.229  ; 5.123  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 6.708  ; 6.457  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 6.510  ; 6.286  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 7.640  ; 7.476  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 7.043  ; 6.809  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 5.978  ; 5.792  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 6.545  ; 6.864  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK2            ; CLOCK_50            ; 5.107  ; 5.209  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 5.946  ; 5.870  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2            ; CLOCK_50            ; 6.100  ; 5.850  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 4.263  ; 4.189  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 4.375  ; 4.267  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 4.711  ; 4.621  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 4.977  ; 4.837  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 6.337  ; 6.029  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 4.575  ; 4.490  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 7.098  ; 6.921  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 6.961  ; 6.492  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 6.889  ; 6.423  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.076  ; 5.844  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 7.243  ; 6.554  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 7.004  ; 6.537  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 5.872  ; 5.466  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 7.576  ; 6.987  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 4.777  ; 4.538  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 4.263  ; 4.189  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 6.299  ; 5.788  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 5.097  ; 4.875  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 4.824  ; 4.649  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 7.226  ; 7.011  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 7.063  ; 6.622  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 4.705  ; 4.590  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.626  ; 4.482  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 4.996  ; 4.858  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 7.023  ; 6.807  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.097  ; 4.919  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 4.911  ; 4.771  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.475  ; 6.100  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 4.650  ; 4.516  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.291  ; 5.950  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.572  ; 5.285  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 4.828  ; 4.594  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 4.929  ; 4.659  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.818  ; 5.623  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.599  ; 5.430  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.026  ; 4.910  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 6.436  ; 6.042  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 4.626  ; 4.482  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.578  ; 5.447  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 4.841  ; 4.673  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 6.428  ; 6.127  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 6.845  ; 6.553  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 4.876  ; 4.713  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.702 ;        ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.778 ; Fall       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; TD_CLK27   ; AUD_XCK     ; 2.613 ;    ;    ; 2.661 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; TD_CLK27   ; AUD_XCK     ; 2.117 ;    ;    ; 2.165 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                               ;
+--------------+------------+--------+-------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+--------+-------+------------+-------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.726  ; 2.596 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.818  ; 2.653 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.854  ; 2.689 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.866  ; 2.701 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.851  ; 2.686 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.866  ; 2.701 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.862  ; 2.697 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.862  ; 2.697 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.874  ; 2.709 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.847  ; 2.682 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.847  ; 2.682 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.859  ; 2.694 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.805  ; 2.640 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.859  ; 2.694 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.831  ; 2.666 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.726  ; 2.596 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.847  ; 2.682 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.850  ; 2.685 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.837  ; 2.672 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.853  ; 2.688 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.846  ; 2.681 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.846  ; 2.681 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.805  ; 2.640 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.850  ; 2.685 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.843  ; 2.678 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.847  ; 2.682 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.875  ; 2.710 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.875  ; 2.710 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.875  ; 2.710 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.874  ; 2.709 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.872  ; 2.707 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.874  ; 2.709 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.867  ; 2.702 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 8.419  ; 8.274 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 7.157  ; 6.992 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 7.735  ; 7.570 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 7.157  ; 6.992 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 7.157  ; 6.992 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 8.403  ; 8.238 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 8.036  ; 7.871 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.738  ; 7.573 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 8.054  ; 7.889 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 10.144 ; 9.664 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT      ; CLOCK_50   ; 6.587  ; 6.457 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2     ; CLOCK_50   ; 8.165  ; 8.000 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.784  ; 4.619 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.791  ; 5.646 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.986  ; 5.841 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.574  ; 5.429 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.574  ; 5.429 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.571  ; 5.426 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.593  ; 5.448 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.593  ; 5.448 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.512  ; 5.367 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.784  ; 4.619 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.132  ; 4.967 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.100  ; 4.935 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.441  ; 5.276 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.021  ; 5.856 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.774  ; 5.629 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.571  ; 5.426 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.774  ; 5.629 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+-------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                      ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.301 ; 2.171 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.393 ; 2.228 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.428 ; 2.263 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.439 ; 2.274 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.425 ; 2.260 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.439 ; 2.274 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.435 ; 2.270 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.435 ; 2.270 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.420 ; 2.255 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.420 ; 2.255 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.432 ; 2.267 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.380 ; 2.215 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.432 ; 2.267 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.405 ; 2.240 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.301 ; 2.171 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.420 ; 2.255 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.423 ; 2.258 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.411 ; 2.246 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.426 ; 2.261 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.420 ; 2.255 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.420 ; 2.255 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.381 ; 2.216 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.423 ; 2.258 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.417 ; 2.252 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.420 ; 2.255 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.444 ; 2.279 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.440 ; 2.275 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 7.560 ; 7.415 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 6.062 ; 5.897 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 6.617 ; 6.452 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 6.062 ; 5.897 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 6.062 ; 5.897 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.258 ; 7.093 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 6.906 ; 6.741 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 6.620 ; 6.455 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 6.923 ; 6.758 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 9.000 ; 8.520 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT      ; CLOCK_50   ; 5.344 ; 5.214 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2     ; CLOCK_50   ; 5.814 ; 5.649 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.210 ; 4.045 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.138 ; 4.993 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.327 ; 5.182 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.930 ; 4.785 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.930 ; 4.785 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.928 ; 4.783 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.948 ; 4.803 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.948 ; 4.803 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.871 ; 4.726 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.210 ; 4.045 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.543 ; 4.378 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.513 ; 4.348 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.840 ; 4.675 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.397 ; 5.232 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.122 ; 4.977 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.928 ; 4.783 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.122 ; 4.977 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                     ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.663     ; 2.793     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.720     ; 2.885     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.756     ; 2.921     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.768     ; 2.933     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.753     ; 2.918     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.768     ; 2.933     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.764     ; 2.929     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.764     ; 2.929     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.776     ; 2.941     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.749     ; 2.914     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.749     ; 2.914     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.761     ; 2.926     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.707     ; 2.872     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.761     ; 2.926     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.733     ; 2.898     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.663     ; 2.793     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.749     ; 2.914     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.752     ; 2.917     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.739     ; 2.904     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.755     ; 2.920     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.748     ; 2.913     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.748     ; 2.913     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.707     ; 2.872     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.752     ; 2.917     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.745     ; 2.910     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.749     ; 2.914     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.777     ; 2.942     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.777     ; 2.942     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.777     ; 2.942     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.776     ; 2.941     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.774     ; 2.939     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.776     ; 2.941     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.769     ; 2.934     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 7.989     ; 8.134     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 6.787     ; 6.952     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 7.349     ; 7.514     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 6.787     ; 6.952     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 6.787     ; 6.952     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.986     ; 8.151     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 7.615     ; 7.780     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.352     ; 7.517     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 7.652     ; 7.817     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 9.411     ; 9.891     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT      ; CLOCK_50   ; 6.412     ; 6.542     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2     ; CLOCK_50   ; 7.930     ; 8.095     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.639     ; 4.804     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.563     ; 5.708     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.734     ; 5.879     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.379     ; 5.524     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.379     ; 5.524     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.371     ; 5.516     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.394     ; 5.539     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.394     ; 5.539     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.280     ; 5.425     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.639     ; 4.804     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.969     ; 5.134     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.941     ; 5.106     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.250     ; 5.415     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.815     ; 5.980     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.547     ; 5.692     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.371     ; 5.516     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.547     ; 5.692     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                             ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.235     ; 2.365     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.292     ; 2.457     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.327     ; 2.492     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.338     ; 2.503     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.324     ; 2.489     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.338     ; 2.503     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.334     ; 2.499     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.334     ; 2.499     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.319     ; 2.484     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.319     ; 2.484     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.331     ; 2.496     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.279     ; 2.444     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.331     ; 2.496     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.304     ; 2.469     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.235     ; 2.365     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.319     ; 2.484     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.322     ; 2.487     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.310     ; 2.475     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.325     ; 2.490     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.319     ; 2.484     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.319     ; 2.484     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.280     ; 2.445     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.322     ; 2.487     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.316     ; 2.481     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.319     ; 2.484     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.343     ; 2.508     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.339     ; 2.504     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 7.127     ; 7.272     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 5.695     ; 5.860     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 6.235     ; 6.400     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 5.695     ; 5.860     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 5.695     ; 5.860     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 6.846     ; 7.011     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 6.490     ; 6.655     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 6.237     ; 6.402     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 6.525     ; 6.690     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 8.272     ; 8.752     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT      ; CLOCK_50   ; 5.190     ; 5.320     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2     ; CLOCK_50   ; 5.651     ; 5.816     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.064     ; 4.229     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.914     ; 5.059     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.079     ; 5.224     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.738     ; 4.883     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.738     ; 4.883     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.730     ; 4.875     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.752     ; 4.897     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.752     ; 4.897     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.643     ; 4.788     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.064     ; 4.229     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.381     ; 4.546     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.354     ; 4.519     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.651     ; 4.816     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.193     ; 5.358     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.899     ; 5.044     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.730     ; 4.875     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.899     ; 5.044     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.272 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                              ; Synchronization Node                                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|hbreak_enabled                                                                                                                                    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|monitor_ready ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                           ; 38.272                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.068       ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.204       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                           ; 38.423                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.217       ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.206       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                    ; 197.315                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.213       ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.102       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                       ;
; Synchronization Node    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 197.345                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.217       ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.128       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                               ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 7.762  ; 0.000         ;
; altera_reserved_tck                                                     ; 46.908 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                               ;
+-------------------------------------------------------------------------+-------+---------------+
; Clock                                                                   ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------+-------+---------------+
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.088 ; 0.000         ;
; altera_reserved_tck                                                     ; 0.179 ; 0.000         ;
+-------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                            ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 7.149  ; 0.000         ;
; altera_reserved_tck                                                     ; 45.783 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                             ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; altera_reserved_tck                                                     ; -0.895 ; -0.895        ;
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.676  ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                 ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                ; 9.400  ; 0.000         ;
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.750  ; 0.000         ;
; CLOCK2_50                                                               ; 16.000 ; 0.000         ;
; CLOCK3_50                                                               ; 16.000 ; 0.000         ;
; altera_reserved_tck                                                     ; 29.248 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 7.762 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[25] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.190      ;
; 7.778 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[28] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.174      ;
; 7.783 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[29] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.169      ;
; 7.796 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[0]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.156      ;
; 7.875 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[9]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.077      ;
; 7.878 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[8]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.074      ;
; 7.884 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[5]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.068      ;
; 7.886 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[4]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.066      ;
; 7.891 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[13] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.061      ;
; 7.894 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[24] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.058      ;
; 7.899 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[21] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.053      ;
; 7.960 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[12] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.992      ;
; 7.964 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[17] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.988      ;
; 7.967 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[1]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.985      ;
; 7.971 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[16] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.981      ;
; 7.972 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[16]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[28] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.983      ;
; 7.974 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[20] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.978      ;
; 8.041 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[30] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.913      ;
; 8.050 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[22]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[30] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.907      ;
; 8.082 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[16]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[24] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.873      ;
; 8.086 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[18]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[30] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.871      ;
; 8.120 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[24]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[0]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.835      ;
; 8.211 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[12]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[20] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.744      ;
; 8.217 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[24]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[4]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.738      ;
; 8.293 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[0]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[16]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.659      ;
; 8.294 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[12]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[24] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.661      ;
; 8.297 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[23] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[7]        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.654      ;
; 8.297 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[26]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[6]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.665      ;
; 8.318 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[2]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[18]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.642      ;
; 8.318 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[2]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[2]        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.642      ;
; 8.321 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[23]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[3]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.636      ;
; 8.366 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[23]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[31] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.591      ;
; 8.370 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[19] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.587      ;
; 8.391 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[16]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[20] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.564      ;
; 8.392 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[23] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.565      ;
; 8.400 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[16]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[16] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.555      ;
; 8.450 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[12]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[12] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.505      ;
; 8.508 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[13] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[29]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.449      ;
; 8.525 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[13] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[13]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.432      ;
; 8.525 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[14] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[30]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.427      ;
; 8.535 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[24]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[28] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.420      ;
; 8.539 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[14] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[14]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.413      ;
; 8.548 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[24]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[24] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.407      ;
; 8.571 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[26]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[2]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.393      ;
; 8.593 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[14]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[26] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.364      ;
; 8.595 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[21]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[29] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.360      ;
; 8.603 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[23]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[23] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.354      ;
; 8.605 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[14]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[22] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.352      ;
; 8.608 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[5]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[21]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.349      ;
; 8.612 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[12]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[16] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.343      ;
; 8.613 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[5]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[5]        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.344      ;
; 8.625 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[2]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[10] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 1.344      ;
; 8.637 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[23]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[27] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.320      ;
; 8.641 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[10] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.313      ;
; 8.651 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[31]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[11] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.313      ;
; 8.679 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[6]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.273      ;
; 8.685 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[0]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[0]        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.244      ;
; 8.687 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[3]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[3]        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.267      ;
; 8.691 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[11] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.266      ;
; 8.697 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[31]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[7]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.267      ;
; 8.700 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[18] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.254      ;
; 8.712 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[15] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[15]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.239      ;
; 8.713 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[15] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[31]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.238      ;
; 8.714 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[23] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[23]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.240      ;
; 8.715 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[26]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[30] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.249      ;
; 8.716 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[13]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[25] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.239      ;
; 8.721 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[3]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[19]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.233      ;
; 8.724 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[11]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[15] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.233      ;
; 8.732 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[10]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[18] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 1.237      ;
; 8.745 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[7]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[7]        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.206      ;
; 8.752 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[7]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[19] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.212      ;
; 8.760 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[16] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[16]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.192      ;
; 8.762 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[3]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[17] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.190      ;
; 8.762 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[3]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[1]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.190      ;
; 8.762 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[3]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[25] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.190      ;
; 8.762 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[3]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[9]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.190      ;
; 8.762 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[3]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[16] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.190      ;
; 8.762 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[3]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[0]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.190      ;
; 8.762 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[3]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[21] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.190      ;
; 8.762 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[3]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[5]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.190      ;
; 8.762 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[3]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[29] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.190      ;
; 8.762 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[3]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[13] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.190      ;
; 8.762 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[3]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[4]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.190      ;
; 8.762 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[3]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[24] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.190      ;
; 8.762 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[3]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[8]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.190      ;
; 8.762 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[3]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[20] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.190      ;
; 8.762 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[3]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[28] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.190      ;
; 8.762 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[3]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[12] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.190      ;
; 8.778 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[2]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.176      ;
; 8.780 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[26] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.174      ;
; 8.783 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[12] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[12]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.177      ;
; 8.786 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[0]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[12] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.181      ;
; 8.795 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[12] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[28]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.165      ;
; 8.795 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_rn[2]      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[22] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.159      ;
; 8.813 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[6]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[14] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 1.156      ;
; 8.813 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[15]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[23] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.144      ;
; 8.814 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[25] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[9]        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.136      ;
; 8.815 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[25] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M2_rot[25]       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.135      ;
; 8.816 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[7]   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[15] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.148      ;
; 8.818 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|M_rot_step1[22]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[2]  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.139      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.908 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.689      ; 3.768      ;
; 46.917 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 3.181      ;
; 47.288 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.077      ; 3.776      ;
; 47.288 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.077      ; 3.776      ;
; 47.288 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.077      ; 3.776      ;
; 47.288 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.077      ; 3.776      ;
; 47.288 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.077      ; 3.776      ;
; 47.403 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.079      ; 3.663      ;
; 47.404 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.079      ; 3.662      ;
; 47.404 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.079      ; 3.662      ;
; 47.474 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.069      ; 3.582      ;
; 47.479 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.069      ; 3.577      ;
; 47.483 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.069      ; 3.573      ;
; 47.500 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.071      ; 3.558      ;
; 47.545 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.069      ; 3.511      ;
; 47.545 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.069      ; 3.511      ;
; 47.547 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.069      ; 3.509      ;
; 47.556 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.079      ; 3.510      ;
; 47.556 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.079      ; 3.510      ;
; 47.556 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.079      ; 3.510      ;
; 47.556 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.079      ; 3.510      ;
; 47.577 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.079      ; 3.489      ;
; 47.578 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.079      ; 3.488      ;
; 47.619 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 2.509      ;
; 47.630 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.079      ; 3.436      ;
; 47.725 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.399      ;
; 47.731 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 2.390      ;
; 47.744 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 2.377      ;
; 47.746 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.717      ; 2.958      ;
; 47.911 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 2.210      ;
; 47.911 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.689      ; 2.765      ;
; 48.182 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.728      ; 2.533      ;
; 48.185 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 1.937      ;
; 48.371 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 1.751      ;
; 48.441 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 1.689      ;
; 48.500 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 1.626      ;
; 48.523 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.728      ; 2.192      ;
; 48.583 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 1.539      ;
; 48.775 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 1.354      ;
; 48.810 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 1.314      ;
; 49.032 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 1.092      ;
; 49.195 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 0.926      ;
; 49.735 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 0.384      ;
; 95.267 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.669      ;
; 95.580 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.365      ;
; 95.612 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.324      ;
; 95.616 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.329      ;
; 95.633 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.303      ;
; 95.691 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.245      ;
; 95.697 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.239      ;
; 95.698 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.238      ;
; 95.704 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.232      ;
; 95.704 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.229      ;
; 95.740 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.205      ;
; 95.812 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.129      ;
; 95.841 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.104      ;
; 95.905 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.031      ;
; 95.916 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.029      ;
; 95.927 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.019      ;
; 95.961 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.970      ;
; 95.967 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.964      ;
; 95.978 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.964      ;
; 95.981 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.955      ;
; 95.981 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.955      ;
; 95.981 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.955      ;
; 95.981 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.955      ;
; 95.981 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.955      ;
; 95.981 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.955      ;
; 95.981 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.955      ;
; 95.988 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.953      ;
; 96.022 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.920      ;
; 96.022 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.911      ;
; 96.028 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.905      ;
; 96.055 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.886      ;
; 96.076 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.857      ;
; 96.078 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.855      ;
; 96.079 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.854      ;
; 96.086 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.847      ;
; 96.131 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.811      ;
; 96.234 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.699      ;
; 96.235 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.702      ;
; 96.248 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.690      ;
; 96.249 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.692      ;
; 96.249 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.692      ;
; 96.249 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.692      ;
; 96.249 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.692      ;
; 96.271 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.674      ;
; 96.271 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.674      ;
; 96.271 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.674      ;
; 96.271 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.674      ;
; 96.271 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.674      ;
; 96.271 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.674      ;
; 96.271 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.674      ;
; 96.273 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.672      ;
; 96.273 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.672      ;
; 96.274 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.666      ;
; 96.274 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.667      ;
; 96.280 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.660      ;
; 96.281 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.661      ;
; 96.283 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.654      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 0.088 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                                                                                                                                              ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.425      ;
; 0.121 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[4]                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.463      ;
; 0.123 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[9]                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.465      ;
; 0.125 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[6]                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.467      ;
; 0.126 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[8]                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.468      ;
; 0.133 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[5]                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.475      ;
; 0.138 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[2]                                                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.492      ;
; 0.138 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated|pipeline_dffe[5]                                                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.492      ;
; 0.139 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[7]                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.481      ;
; 0.140 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[2]                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.482      ;
; 0.141 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.469      ;
; 0.143 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.471      ;
; 0.144 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.486      ;
; 0.144 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|ic_tag_wraddress[3]                                                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.472      ;
; 0.145 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.485      ;
; 0.146 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[1]                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.488      ;
; 0.147 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.489      ;
; 0.148 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.488      ;
; 0.150 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_address_reg0                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.492      ;
; 0.151 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.479      ;
; 0.151 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|cntr_cpf:cntr1|counter_reg_bit[0]                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.484      ;
; 0.152 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.485      ;
; 0.152 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|MonDReg[12]                                                                                                                                                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~portb_datain_reg0      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|cntr_mqf:cntr1|counter_reg_bit[3] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|cntr_cpf:cntr1|counter_reg_bit[0]                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.483      ;
; 0.153 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.486      ;
; 0.153 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.484      ;
; 0.153 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|cntr_mqf:cntr1|counter_reg_bit[3] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.481      ;
; 0.153 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.484      ;
; 0.154 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.485      ;
; 0.154 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.488      ;
; 0.154 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|cntr_apf:cntr1|counter_reg_bit[0]                                                                                                                  ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.484      ;
; 0.154 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe3a[0]                                                                                                                                                   ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~portb_address_reg0                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.498      ;
; 0.154 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.483      ;
; 0.155 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.486      ;
; 0.155 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.488      ;
; 0.155 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.486      ;
; 0.155 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]                                                                                                                                                                             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.486      ;
; 0.155 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|cntr_apf:cntr1|counter_reg_bit[0]                                                                                                                  ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                                             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[1] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.488      ;
; 0.156 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[25]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.490      ;
; 0.156 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.489      ;
; 0.156 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|cntr_mqf:cntr1|counter_reg_bit[2] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                                             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[1] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.487      ;
; 0.157 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|cntr_mqf:cntr1|counter_reg_bit[2] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.485      ;
; 0.157 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|cntr_1rf:cntr1|counter_reg_bit[2] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.488      ;
; 0.158 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.491      ;
; 0.158 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|cntr_tqf:cntr1|counter_reg_bit[1] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.490      ;
; 0.158 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|cntr_1rf:cntr1|counter_reg_bit[2] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.487      ;
; 0.159 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.492      ;
; 0.159 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.492      ;
; 0.159 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.492      ;
; 0.159 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|MonDReg[0]                                                                                                                                                                ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~portb_datain_reg0      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.489      ;
; 0.159 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|MonDReg[1]                                                                                                                                                                ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~portb_datain_reg0      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.489      ;
; 0.159 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|cntr_tqf:cntr1|counter_reg_bit[1] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.489      ;
; 0.159 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.491      ;
; 0.160 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.494      ;
; 0.160 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                                                                                                                                                                                  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.491      ;
; 0.160 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|MonDReg[2]                                                                                                                                                                ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~portb_datain_reg0      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.490      ;
; 0.160 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.489      ;
; 0.161 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                                                                                                          ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.491      ;
; 0.161 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.495      ;
; 0.161 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]                                                                                                                                                                             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.492      ;
; 0.161 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.492      ;
; 0.161 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|MonDReg[10]                                                                                                                                                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~portb_datain_reg0      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.491      ;
; 0.161 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4]                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.503      ;
; 0.161 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|cntr_0rf:cntr1|counter_reg_bit[3]                                                                                                                                 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.502      ;
; 0.161 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[0] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.494      ;
; 0.162 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4]                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.502      ;
; 0.162 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|cntr_0rf:cntr1|counter_reg_bit[4]                                                                                                                                 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.503      ;
; 0.162 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|cntr_0rf:cntr1|counter_reg_bit[3]                                                                                                                                 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.501      ;
; 0.162 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[0] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.493      ;
; 0.163 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.494      ;
; 0.163 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.497      ;
; 0.163 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.495      ;
; 0.163 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                                           ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.496      ;
; 0.163 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.496      ;
; 0.163 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.494      ;
; 0.163 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.494      ;
; 0.163 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.494      ;
; 0.163 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|MonDReg[11]                                                                                                                                                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~portb_datain_reg0      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.493      ;
; 0.163 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|cntr_0rf:cntr1|counter_reg_bit[4]                                                                                                                                 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.502      ;
; 0.164 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                                                                                          ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.494      ;
; 0.164 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.506      ;
; 0.164 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.493      ;
; 0.164 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[2] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.497      ;
; 0.165 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                                                                                                                                                                             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.496      ;
; 0.165 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|cntr_tqf:cntr1|counter_reg_bit[2] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.497      ;
; 0.165 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.507      ;
; 0.165 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.505      ;
; 0.165 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|cntr_0rf:cntr1|counter_reg_bit[0]                                                                                                                                 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.506      ;
; 0.165 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_r:the_SYNTH_CORE_mc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_r:the_SYNTH_CORE_mc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.497      ;
; 0.165 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.493      ;
; 0.165 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.494      ;
; 0.165 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[3] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.498      ;
; 0.165 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[2] ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.496      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.179 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                          ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[37]                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[37]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.191 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.194 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.319      ;
; 0.196 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.204 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.328      ;
; 0.244 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.370      ;
; 0.247 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.249 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.375      ;
; 0.261 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.386      ;
; 0.263 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.275 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.399      ;
; 0.299 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.425      ;
; 0.301 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                     ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.427      ;
; 0.335 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.460      ;
; 0.336 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.460      ;
; 0.340 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.466      ;
; 0.340 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.466      ;
; 0.342 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.467      ;
; 0.343 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.468      ;
; 0.344 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.469      ;
; 0.344 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.469      ;
; 0.345 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.469      ;
; 0.346 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.471      ;
; 0.346 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.472      ;
; 0.348 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.474      ;
; 0.351 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[5]                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.477      ;
; 0.353 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[4]                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.479      ;
; 0.355 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[32]                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.481      ;
; 0.358 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.484      ;
; 0.362 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.487      ;
; 0.400 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.525      ;
; 0.409 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[3]                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.535      ;
; 0.412 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.540      ;
; 0.412 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.538      ;
; 0.414 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.540      ;
; 0.414 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[6]                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.540      ;
; 0.415 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.541      ;
; 0.416 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.541      ;
; 0.416 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.541      ;
; 0.417 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.543      ;
; 0.417 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.541      ;
; 0.417 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.542      ;
; 0.417 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[19]                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.543      ;
; 0.421 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.546      ;
; 0.424 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.549      ;
; 0.425 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.551      ;
; 0.428 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.552      ;
; 0.428 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.552      ;
; 0.443 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.570      ;
; 0.444 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.569      ;
; 0.445 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.569      ;
; 0.446 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.570      ;
; 0.446 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[18]                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.572      ;
; 0.447 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[26]                                                       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.574      ;
; 0.454 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.579      ;
; 0.454 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.579      ;
; 0.457 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.919      ; 1.460      ;
; 0.457 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.919      ; 1.460      ;
; 0.457 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.919      ; 1.460      ;
; 0.457 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.919      ; 1.460      ;
; 0.457 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.919      ; 1.460      ;
; 0.457 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.919      ; 1.460      ;
; 0.461 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.598      ;
; 0.467 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.593      ;
; 0.471 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.597      ;
; 0.472 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.910      ; 1.466      ;
; 0.472 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.598      ;
; 0.473 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.599      ;
; 0.473 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.599      ;
; 0.474 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.600      ;
; 0.475 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.908      ; 1.467      ;
; 0.475 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.908      ; 1.467      ;
; 0.475 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.908      ; 1.467      ;
; 0.475 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.908      ; 1.467      ;
; 0.475 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.908      ; 1.467      ;
; 0.475 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.908      ; 1.467      ;
; 0.476 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                         ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.602      ;
; 0.476 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.600      ;
; 0.477 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[8]                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.611      ;
; 0.477 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.601      ;
; 0.477 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.601      ;
; 0.477 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.601      ;
; 0.479 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.605      ;
; 0.480 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                      ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.606      ;
; 0.484 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.609      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                     ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[6]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.765      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[17]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.765      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[18]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.767      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[2]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.767      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[1]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.765      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[25]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.765      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[9]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.765      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[27]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.767      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[11]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.767      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[30]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.767      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[14]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.767      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[15]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.767      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[31]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.767      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[26]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.767      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[10]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.767      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[16]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.765      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[0]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.765      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[19]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.767      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[3]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.767      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[7]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.767      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[23]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.767      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[21]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.765      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[5]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.765      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[29]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.765      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[13]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.765      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[4]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.765      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[24]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.765      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[8]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.765      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[22]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 2.767      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[20]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.765      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[28]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.765      ;
; 7.149  ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|Mn_rot_step2[12]                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 2.765      ;
; 15.615 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[18]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.244      ;
; 15.615 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[19]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 4.236      ;
; 15.615 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[20]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 4.236      ;
; 15.615 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[23]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.232      ;
; 15.617 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[23]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 4.174      ;
; 15.617 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[19]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 4.178      ;
; 15.617 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[20]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 4.178      ;
; 15.617 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[18]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 4.186      ;
; 15.618 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[21]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 4.198      ;
; 15.620 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[21]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 4.140      ;
; 15.621 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[1]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 4.250      ;
; 15.621 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[3]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.241      ;
; 15.621 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_dqm[3]                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.241      ;
; 15.622 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[16]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 4.232      ;
; 15.622 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[22]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 4.232      ;
; 15.623 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[1]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 4.192      ;
; 15.623 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[17]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 4.220      ;
; 15.623 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_dqm[2]                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 4.220      ;
; 15.624 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[16]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 4.174      ;
; 15.624 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[22]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 4.174      ;
; 15.625 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[13]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 4.226      ;
; 15.625 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[17]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 4.162      ;
; 15.627 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[13]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 4.168      ;
; 15.628 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[5]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.249      ;
; 15.628 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[6]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.249      ;
; 15.628 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[10]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.246      ;
; 15.628 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[12]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.246      ;
; 15.628 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[31]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.255      ;
; 15.628 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_dqm[0]                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.255      ;
; 15.629 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[0]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 4.259      ;
; 15.629 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[2]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.252      ;
; 15.629 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[4]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.252      ;
; 15.629 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[7]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 4.259      ;
; 15.629 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[28]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 4.259      ;
; 15.629 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[29]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 4.257      ;
; 15.629 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[30]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 4.259      ;
; 15.629 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[10]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 4.257      ;
; 15.629 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_bank[1]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.258      ;
; 15.629 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[18] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 4.304      ;
; 15.630 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[31]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 4.197      ;
; 15.630 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[5]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 4.191      ;
; 15.630 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[10]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 4.188      ;
; 15.630 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[6]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 4.191      ;
; 15.630 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[12]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 4.188      ;
; 15.631 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[29]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.199      ;
; 15.631 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[7]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.201      ;
; 15.631 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[30]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.201      ;
; 15.631 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[28]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.201      ;
; 15.631 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[4]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.194      ;
; 15.631 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[2]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.194      ;
; 15.631 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[7]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 4.230      ;
; 15.631 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[3]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.237      ;
; 15.632 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[11]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.223      ;
; 15.633 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[3]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 4.179      ;
; 15.633 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[1]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.194      ;
; 15.633 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[2]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 4.187      ;
; 15.633 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[4]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.194      ;
; 15.633 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[5]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 4.218      ;
; 15.633 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[6]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.213      ;
; 15.633 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[8]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.213      ;
; 15.633 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[11]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.194      ;
; 15.633 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[12]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 4.218      ;
; 15.633 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_bank[0]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 4.187      ;
; 15.633 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_dqm[1]                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.201      ;
; 15.634 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_addr[9]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.207      ;
; 15.634 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[0]                        ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.207      ;
; 15.634 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|m_data[14]                       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.207      ;
; 15.635 ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_SDRAM:sdram|za_data[11]                      ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.167     ; 4.136      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.783 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 3.236      ; 7.440      ;
; 45.783 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 3.236      ; 7.440      ;
; 45.783 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 3.236      ; 7.440      ;
; 45.783 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 3.236      ; 7.440      ;
; 45.783 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 3.236      ; 7.440      ;
; 45.914 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 3.238      ; 7.311      ;
; 45.914 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 3.238      ; 7.311      ;
; 45.914 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 3.238      ; 7.311      ;
; 45.914 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 3.238      ; 7.311      ;
; 48.452 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 3.228      ; 4.763      ;
; 48.510 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 1.619      ;
; 48.510 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 1.619      ;
; 49.330 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 0.792      ;
; 93.267 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.674     ; 5.046      ;
; 93.267 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.674     ; 5.046      ;
; 93.267 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.674     ; 5.046      ;
; 93.267 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.674     ; 5.046      ;
; 93.267 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.674     ; 5.046      ;
; 93.398 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.672     ; 4.917      ;
; 93.398 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.672     ; 4.917      ;
; 93.398 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.672     ; 4.917      ;
; 93.398 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.672     ; 4.917      ;
; 96.609 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.236      ; 6.614      ;
; 96.609 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.236      ; 6.614      ;
; 96.609 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.236      ; 6.614      ;
; 96.609 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.236      ; 6.614      ;
; 96.609 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.236      ; 6.614      ;
; 96.726 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 6.499      ;
; 96.726 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 6.499      ;
; 96.726 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 6.499      ;
; 96.726 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 6.499      ;
; 98.253 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.701      ;
; 98.253 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.701      ;
; 98.253 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.701      ;
; 98.253 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.701      ;
; 98.253 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.701      ;
; 98.253 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.701      ;
; 98.253 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.701      ;
; 98.253 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.701      ;
; 98.253 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.701      ;
; 98.253 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.701      ;
; 98.263 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.689      ;
; 98.263 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.689      ;
; 98.263 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.689      ;
; 98.263 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.689      ;
; 98.263 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.689      ;
; 98.337 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.619      ;
; 98.337 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.619      ;
; 98.337 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.619      ;
; 98.337 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.619      ;
; 98.337 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.619      ;
; 98.337 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.619      ;
; 98.337 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.619      ;
; 98.337 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.619      ;
; 98.337 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.619      ;
; 98.430 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.526      ;
; 98.430 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.526      ;
; 98.430 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.526      ;
; 98.430 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.526      ;
; 98.430 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.526      ;
; 98.430 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.526      ;
; 98.430 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.526      ;
; 98.472 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.484      ;
; 98.472 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.484      ;
; 98.472 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.484      ;
; 98.472 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.484      ;
; 98.472 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.484      ;
; 98.472 ; sld_hub:auto_hub|clr_reg                            ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.484      ;
; 98.832 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.117      ;
; 98.832 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.117      ;
; 98.832 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.117      ;
; 98.832 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.117      ;
; 98.832 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.117      ;
; 98.832 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.117      ;
; 98.832 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.117      ;
; 98.832 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.117      ;
; 98.832 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.117      ;
; 98.832 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.117      ;
; 98.851 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.851 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.851 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.851 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.851 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.851 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.908 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.228      ; 4.307      ;
; 98.910 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.037      ;
; 98.910 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.037      ;
; 98.910 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.037      ;
; 98.910 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.037      ;
; 98.910 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.037      ;
; 98.910 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.037      ;
; 98.910 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.037      ;
; 98.910 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.037      ;
; 98.910 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.037      ;
; 98.910 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.037      ;
; 98.949 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.997      ;
; 98.949 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.997      ;
; 98.949 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.997      ;
; 98.965 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.997      ;
; 98.965 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 0.997      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -0.895 ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 4.173      ; 3.362      ;
; 0.481  ; sld_hub:auto_hub|virtual_ir_scan_reg                   ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.606      ;
; 0.500  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.625      ;
; 0.500  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.625      ;
; 0.500  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.625      ;
; 0.624  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.748      ;
; 0.624  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.748      ;
; 0.624  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.748      ;
; 0.624  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.748      ;
; 0.665  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.792      ;
; 0.665  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.792      ;
; 0.665  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.792      ;
; 0.665  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.792      ;
; 0.665  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.792      ;
; 0.665  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.792      ;
; 0.665  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.792      ;
; 0.665  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.792      ;
; 0.665  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.792      ;
; 0.677  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.805      ;
; 0.677  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.805      ;
; 0.677  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.805      ;
; 0.677  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.805      ;
; 0.677  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.805      ;
; 0.683  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.809      ;
; 0.683  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.809      ;
; 0.683  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.809      ;
; 0.683  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.809      ;
; 0.683  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.809      ;
; 0.683  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.809      ;
; 0.709  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.849      ;
; 0.709  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.849      ;
; 0.744  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.868      ;
; 0.744  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.868      ;
; 0.744  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.868      ;
; 0.769  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.893      ;
; 0.769  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.893      ;
; 0.769  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.893      ;
; 0.769  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.893      ;
; 0.769  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.893      ;
; 0.769  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.893      ;
; 0.769  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.893      ;
; 0.769  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.893      ;
; 0.769  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.893      ;
; 0.769  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.893      ;
; 0.839  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.966      ;
; 0.839  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.966      ;
; 0.839  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.966      ;
; 0.839  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.966      ;
; 0.839  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.966      ;
; 0.839  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.966      ;
; 0.849  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.977      ;
; 0.849  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.977      ;
; 0.849  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.977      ;
; 0.849  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.977      ;
; 0.849  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.977      ;
; 0.849  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.977      ;
; 0.849  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.977      ;
; 0.849  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.977      ;
; 0.849  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.977      ;
; 0.849  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.977      ;
; 1.118  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.284      ;
; 1.118  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.284      ;
; 1.118  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.284      ;
; 1.118  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.284      ;
; 1.118  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.284      ;
; 1.118  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.284      ;
; 1.143  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.309      ;
; 1.143  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.309      ;
; 1.143  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.309      ;
; 1.143  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.309      ;
; 1.143  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.309      ;
; 1.143  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.309      ;
; 1.143  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.309      ;
; 1.198  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 4.184      ; 5.466      ;
; 1.198  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 4.184      ; 5.466      ;
; 1.198  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 4.184      ; 5.466      ;
; 1.198  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 4.184      ; 5.466      ;
; 1.228  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.394      ;
; 1.228  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.394      ;
; 1.228  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.394      ;
; 1.228  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.394      ;
; 1.228  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.394      ;
; 1.228  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.394      ;
; 1.228  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.394      ;
; 1.228  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.394      ;
; 1.228  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.394      ;
; 1.296  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.457      ;
; 1.296  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.457      ;
; 1.296  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.457      ;
; 1.296  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.457      ;
; 1.296  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.457      ;
; 1.298  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.462      ;
; 1.298  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.462      ;
; 1.298  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.462      ;
; 1.298  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.462      ;
; 1.298  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.462      ;
; 1.298  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.462      ;
; 1.298  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.462      ;
; 1.298  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.462      ;
; 1.298  ; sld_hub:auto_hub|clr_reg                               ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.462      ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                                                            ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 0.676 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.976      ;
; 0.676 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.976      ;
; 0.676 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.976      ;
; 0.680 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a1                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.992      ;
; 0.680 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0                                                                                                                                 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.992      ;
; 0.707 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.203      ; 1.000      ;
; 0.707 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.203      ; 1.000      ;
; 0.707 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.203      ; 1.000      ;
; 0.709 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a39                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.980      ;
; 0.709 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a38                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.980      ;
; 0.709 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a37                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.980      ;
; 0.709 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a36                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.980      ;
; 0.709 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a35                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.980      ;
; 0.709 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a34                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.980      ;
; 0.709 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a33                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.980      ;
; 0.709 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a32                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.980      ;
; 0.709 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a31                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.980      ;
; 0.709 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a30                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.980      ;
; 0.709 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a29                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.980      ;
; 0.709 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.980      ;
; 0.744 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 1.036      ;
; 0.744 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 1.036      ;
; 0.744 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 1.036      ;
; 0.762 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.078      ;
; 0.762 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.078      ;
; 0.762 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.078      ;
; 0.793 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.108      ;
; 0.793 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.108      ;
; 0.793 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.108      ;
; 0.793 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.108      ;
; 0.793 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.108      ;
; 0.793 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.108      ;
; 0.793 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                                                                                                                         ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.108      ;
; 0.838 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a8                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.142      ;
; 0.838 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a7                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.142      ;
; 0.838 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a6                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.142      ;
; 0.838 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a5                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.142      ;
; 0.838 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a4                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.142      ;
; 0.838 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a3                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.142      ;
; 0.838 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a2                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.142      ;
; 0.838 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a1                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.142      ;
; 0.838 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0                                                                                                                              ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.142      ;
; 0.841 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a3                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.146      ;
; 0.841 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a2                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.146      ;
; 0.841 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a1                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.146      ;
; 0.841 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.146      ;
; 0.846 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 1.145      ;
; 0.846 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 1.145      ;
; 0.846 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 1.145      ;
; 0.847 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 1.142      ;
; 0.847 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 1.142      ;
; 0.847 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 1.142      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a47                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a46                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a45                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a44                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a43                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a42                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a41                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a40                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a27                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a26                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a25                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a24                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a23                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a22                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a21                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a20                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a19                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a18                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a17                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a16                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a15                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a14                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a13                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a12                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a11                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a10                                                                                                                          ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a9                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a8                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a7                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a6                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a5                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a4                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a3                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a2                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a1                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 0.929 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0                                                                                                                           ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.225      ;
; 1.118 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|resetrequest                                                                                                                            ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.253      ;
; 1.118 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|resetrequest                                                                                                                            ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                             ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.253      ;
; 1.118 ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|resetrequest                                                                                                                            ; SYNTH_CORE_mc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.253      ;
; 1.182 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a2 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.486      ;
; 1.182 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a1 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.486      ;
; 1.182 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0 ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.486      ;
; 1.447 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 1.790      ;
; 1.447 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 1.790      ;
; 1.447 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 1.790      ;
; 1.447 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 1.790      ;
; 1.447 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 1.790      ;
; 1.447 ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0                                                                                                                    ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 1.790      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                  ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                  ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                  ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_we_reg                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                 ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_register_bank_a_module:SYNTH_CORE_mc_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_1ah1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                               ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_register_bank_a_module:SYNTH_CORE_mc_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_1ah1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                    ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                             ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_we_reg                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_data_module:SYNTH_CORE_mc_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                                               ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_data_module:SYNTH_CORE_mc_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~porta_address_reg0     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~porta_we_reg           ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a16~porta_address_reg0    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a16~porta_we_reg          ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_register_bank_a_module:SYNTH_CORE_mc_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_1ah1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                               ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_register_bank_a_module:SYNTH_CORE_mc_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_1ah1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_register_bank_b_module:SYNTH_CORE_mc_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_2ah1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                               ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_register_bank_b_module:SYNTH_CORE_mc_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_2ah1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                           ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port_dual|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_we_reg                                                                                                                                                                                        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0                                                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1                                                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2                                                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3                                                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4                                                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5                                                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a1                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a2                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a1                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a2                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0                                                                                                                                                ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                             ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a1                                                                                                                                                ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a2                                                                                                                                                ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a3                                                                                                                                                ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0                                                                                                ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_tag_module:SYNTH_CORE_mc_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_2kh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~portb_address_reg0     ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~portb_we_reg           ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a16~portb_address_reg0    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a16~portb_we_reg          ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_register_bank_a_module:SYNTH_CORE_mc_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_1ah1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_register_bank_b_module:SYNTH_CORE_mc_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_2ah1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                               ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_register_bank_b_module:SYNTH_CORE_mc_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_2ah1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                     ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                       ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_PS2_Port:ps2_port|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_we_reg                                                                                                                                                                                             ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                     ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                              ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0                                                                                                 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_data_module:SYNTH_CORE_mc_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                               ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_data_module:SYNTH_CORE_mc_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                     ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_data_module:SYNTH_CORE_mc_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                                              ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_data_module:SYNTH_CORE_mc_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                                                    ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_data_module:SYNTH_CORE_mc_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                                                                                ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_data_module:SYNTH_CORE_mc_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~portb_address_reg0                                                                                                                                                                               ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_ic_data_module:SYNTH_CORE_mc_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~portb_re_reg                                                                                                                                                                                     ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~porta_bytena_reg0      ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a0~porta_datain_reg0      ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a16~porta_bytena_reg0     ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_ocimem:the_SYNTH_CORE_mc_CPU_nios2_ocimem|SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component_module:SYNTH_CORE_mc_CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_rj82:auto_generated|ram_block1a16~porta_datain_reg0     ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_register_bank_b_module:SYNTH_CORE_mc_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_2ah1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_r:the_SYNTH_CORE_mc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                     ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_r:the_SYNTH_CORE_mc_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                           ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|SYNTH_CORE_mc_JTAG_UART_scfifo_w:the_SYNTH_CORE_mc_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                      ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 29.248 ; 49.448       ; 20.200         ; High Pulse Width ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                  ;
; 30.352 ; 50.552       ; 20.200         ; Low Pulse Width  ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                  ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                                                                                                                                                                                                                                          ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                                                                                                                                                                                             ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                       ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                       ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                                                                       ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                        ;
; 49.369 ; 49.553       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                        ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|clkdruser                                                                                                                                                                                                                                                                                                                  ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|tck                                                                                                                                                                                                                                                                                                                        ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|tckutap                                                                                                                                                                                                                                                                                                                    ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|updateuser                                                                                                                                                                                                                                                                                                                 ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_reserved_tck~input|o                                                                                                                                                                                                                                                                                                                     ;
; 49.545 ; 49.545       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|XWDE0671[0]|clk                                                                                                                                                                                                                                                                                                         ;
; 49.545 ; 49.545       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|XWDE0671[1]|clk                                                                                                                                                                                                                                                                                                         ;
; 49.545 ; 49.545       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|XWDE0671[2]|clk                                                                                                                                                                                                                                                                                                         ;
; 49.545 ; 49.545       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|XWDE0671[3]|clk                                                                                                                                                                                                                                                                                                         ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|FNUJ6967|clk                                                                                                                                                                                                                                                                                                            ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[0]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[10]|clk                                                                                                                                                                                                                                                                                               ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[11]|clk                                                                                                                                                                                                                                                                                               ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[12]|clk                                                                                                                                                                                                                                                                                               ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[1]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[2]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[3]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[4]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[5]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[6]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[7]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[8]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[9]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|AJQN5180[0]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|AJQN5180[1]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|AJQN5180[2]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|AJQN5180[3]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|AJQN5180[4]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|DJFL8584[0]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|DJFL8584[1]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|DJFL8584[2]|clk                                                                                                                                                                                                                                                                                                ;
; 49.547 ; 49.547       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|DJFL8584[3]|clk                                                                                                                                                                                                                                                                                                ;
; 49.559 ; 49.559       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag~UPDATEUSERclkctrl|inclk[0]                                                                                                                                                                                                                                                                                                 ;
; 49.559 ; 49.559       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag~UPDATEUSERclkctrl|outclk                                                                                                                                                                                                                                                                                                   ;
; 49.561 ; 49.561       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag~CLKDRUSERclkctrl|inclk[0]                                                                                                                                                                                                                                                                                                  ;
; 49.561 ; 49.561       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag~CLKDRUSERclkctrl|outclk                                                                                                                                                                                                                                                                                                    ;
; 49.600 ; 49.816       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                            ;
; 49.601 ; 49.817       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                          ;
; 49.601 ; 49.817       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_JTAG_UART:jtag_uart|alt_jtag_atlantic:SYNTH_CORE_mc_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                         ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[21]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[25]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[26]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[31]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[32]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[34]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[37]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[7]                                                        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[0]                                                        ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[10]                                                       ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[11]                                                       ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[12]                                                       ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[13]                                                       ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[14]                                                       ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[15]                                                       ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|sr[1]                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -1.055 ; -0.704 ; Rise       ; altera_reserved_tck                                                     ;
; altera_reserved_tms ; altera_reserved_tck ; 0.166  ; 0.744  ; Rise       ; altera_reserved_tck                                                     ;
; AUD_ADCDAT          ; CLOCK_50            ; 3.283  ; 4.223  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK         ; CLOCK_50            ; 3.251  ; 4.166  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_BCLK            ; CLOCK_50            ; 3.200  ; 4.085  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK         ; CLOCK_50            ; 3.206  ; 4.108  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.769  ; 1.320  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.719  ; 1.270  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.709  ; 1.260  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.699  ; 1.250  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.722  ; 1.273  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.689  ; 1.240  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.713  ; 1.264  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.723  ; 1.274  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.692  ; 1.243  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.708  ; 1.259  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.718  ; 1.269  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.736  ; 1.287  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.743  ; 1.294  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.716  ; 1.267  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.769  ; 1.320  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.749  ; 1.300  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.738  ; 1.289  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.681  ; 1.232  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.692  ; 1.243  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.696  ; 1.247  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.704  ; 1.255  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.694  ; 1.245  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.729  ; 1.280  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.691  ; 1.242  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.678  ; 1.229  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.678  ; 1.229  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.652  ; 1.203  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.682  ; 1.233  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.682  ; 1.233  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.662  ; 1.213  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.664  ; 1.215  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.692  ; 1.243  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.707  ; 1.258  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 3.069  ; 3.979  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 3.147  ; 4.053  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 3.147  ; 4.053  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 3.010  ; 3.899  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 2.916  ; 3.755  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 3.006  ; 3.898  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 2.751  ; 3.590  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 2.779  ; 3.621  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 2.847  ; 3.697  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 2.888  ; 3.751  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 3.006  ; 3.898  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 2.929  ; 3.743  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 2.827  ; 3.685  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 2.702  ; 3.523  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 3.003  ; 3.902  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK2            ; CLOCK_50            ; 2.943  ; 3.824  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 2.985  ; 3.874  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2            ; CLOCK_50            ; 2.937  ; 3.813  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.416  ; 4.364  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.296  ; 4.235  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.416  ; 4.364  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.203  ; 4.113  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.219  ; 4.141  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.320  ; 4.266  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.089  ; 3.986  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.110  ; 4.024  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 2.846  ; 3.704  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.043  ; 3.917  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.063  ; 3.939  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.051  ; 3.925  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.105  ; 3.985  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.913  ; 3.761  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.045  ; 3.926  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.291  ; 4.249  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.074  ; 3.970  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 3.147  ; 4.054  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 2.993  ; 3.889  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 3.017  ; 3.883  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 2.947  ; 3.806  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 3.001  ; 3.892  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 2.920  ; 3.779  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 2.920  ; 3.794  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; 2.957  ; 3.836  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; 3.052  ; 3.922  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; 3.041  ; 3.919  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; 2.996  ; 3.863  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; 2.984  ; 3.871  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; 3.147  ; 4.054  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; 2.937  ; 3.817  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; 3.037  ; 3.940  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; 2.961  ; 3.828  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; 3.065  ; 3.983  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; 3.069  ; 3.954  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; 3.003  ; 3.874  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.914  ; 2.590  ; Rise       ; altera_reserved_tck                                                     ;
; altera_reserved_tms ; altera_reserved_tck ; 2.760  ; 2.267  ; Rise       ; altera_reserved_tck                                                     ;
; AUD_ADCDAT          ; CLOCK_50            ; -2.818 ; -3.730 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK         ; CLOCK_50            ; -2.799 ; -3.701 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_BCLK            ; CLOCK_50            ; -2.750 ; -3.623 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK         ; CLOCK_50            ; -2.754 ; -3.644 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.329 ; -0.880 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.399 ; -0.950 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.387 ; -0.938 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.377 ; -0.928 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.401 ; -0.952 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.367 ; -0.918 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.391 ; -0.942 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.401 ; -0.952 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.370 ; -0.921 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.387 ; -0.938 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.397 ; -0.948 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.414 ; -0.965 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.423 ; -0.974 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.394 ; -0.945 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.448 ; -0.999 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.429 ; -0.980 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.417 ; -0.968 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.359 ; -0.910 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.371 ; -0.922 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.375 ; -0.926 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.382 ; -0.933 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.372 ; -0.923 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.409 ; -0.960 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.369 ; -0.920 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.357 ; -0.908 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.357 ; -0.908 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.329 ; -0.880 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.359 ; -0.910 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.359 ; -0.910 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.340 ; -0.891 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.342 ; -0.893 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.370 ; -0.921 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.385 ; -0.936 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; -2.624 ; -3.509 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -2.461 ; -3.298 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -2.685 ; -3.586 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -2.553 ; -3.437 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -2.461 ; -3.298 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; -2.266 ; -3.071 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; -2.315 ; -3.138 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; -2.343 ; -3.168 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; -2.408 ; -3.241 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; -2.447 ; -3.291 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; -2.555 ; -3.414 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; -2.488 ; -3.286 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; -2.389 ; -3.229 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; -2.266 ; -3.071 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; -2.555 ; -3.434 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK2            ; CLOCK_50            ; -2.497 ; -3.360 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; -2.538 ; -3.408 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2            ; CLOCK_50            ; -2.492 ; -3.350 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.414 ; -3.259 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.844 ; -3.768 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.959 ; -3.891 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.755 ; -3.650 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.770 ; -3.677 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.866 ; -3.796 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.645 ; -3.528 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.665 ; -3.564 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.414 ; -3.259 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.600 ; -3.463 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.619 ; -3.482 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.608 ; -3.470 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.660 ; -3.527 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.476 ; -3.313 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -2.605 ; -3.473 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.839 ; -3.780 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.632 ; -3.514 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -2.477 ; -3.319 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -2.547 ; -3.424 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -2.575 ; -3.430 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -2.504 ; -3.346 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -2.555 ; -3.427 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -2.478 ; -3.319 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -2.477 ; -3.332 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; -2.513 ; -3.373 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; -2.609 ; -3.469 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; -2.598 ; -3.464 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; -2.555 ; -3.411 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; -2.538 ; -3.406 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; -2.700 ; -3.593 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; -2.492 ; -3.354 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; -2.589 ; -3.473 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; -2.519 ; -3.375 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; -2.615 ; -3.513 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; -2.623 ; -3.497 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; -2.560 ; -3.419 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.625  ; 10.140 ; Fall       ; altera_reserved_tck                                                     ;
; AUD_DACDAT          ; CLOCK_50            ; 5.139  ; 5.470  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.782  ; 1.710  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.754  ; 1.682  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.691  ; 1.619  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.603  ; 1.552  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.782  ; 1.710  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.701  ; 1.629  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.716  ; 1.644  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.641  ; 1.590  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.666  ; 1.615  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.721  ; 1.649  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.715  ; 1.643  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.682  ; 1.631  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.740  ; 1.668  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.726  ; 1.654  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.753  ; 1.681  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.613  ; 1.562  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.753  ; 1.681  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.708  ; 1.636  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.773  ; 1.701  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.810  ; 1.738  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.725  ; 1.653  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.777  ; 1.705  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.787  ; 1.715  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.783  ; 1.711  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.777  ; 1.705  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.793  ; 1.721  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.803  ; 1.731  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.794  ; 1.722  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.757  ; 1.685  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.767  ; 1.695  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.810  ; 1.738  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.721  ; 1.649  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.790  ; 1.718  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.796  ; 1.724  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.675  ; 1.624  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.787  ; 1.715  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.745  ; 1.673  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.733  ; 1.661  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.769  ; 1.697  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.762  ; 1.690  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.752  ; 1.680  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.715  ; 1.643  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.755  ; 1.683  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.727  ; 1.655  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.727  ; 1.655  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.755  ; 1.683  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.785  ; 1.713  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.785  ; 1.713  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.764  ; 1.692  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.762  ; 1.690  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.794  ; 1.722  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.799  ; 1.727  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.789  ; 1.717  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.789  ; 1.717  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.718  ; 1.646  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.753  ; 1.681  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.662  ; 1.611  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.733  ; 1.661  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.703  ; 1.631  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 3.727  ; 3.860  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 3.548  ; 3.753  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 3.391  ; 3.542  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 4.294  ; 4.197  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 2.950  ; 3.066  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 3.222  ; 3.363  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 3.202  ; 3.313  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 3.172  ; 3.316  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 2.879  ; 2.982  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 3.742  ; 3.951  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 2.912  ; 3.003  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 4.294  ; 4.197  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 3.625  ; 3.805  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 5.252  ; 5.250  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 3.243  ; 3.393  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 2.757  ; 2.853  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 4.046  ; 4.331  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 3.155  ; 3.397  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 3.162  ; 3.409  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.410  ; 3.675  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 3.045  ; 3.254  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 3.556  ; 3.826  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 4.046  ; 4.331  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.899  ; 4.211  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.911  ; 4.181  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 3.751  ; 4.054  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 5.675  ; 6.092  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 4.470  ; 4.830  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 4.478  ; 4.835  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 3.626  ; 3.932  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 3.888  ; 4.216  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 4.120  ; 4.452  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 4.260  ; 4.600  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 3.502  ; 3.757  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 3.475  ; 3.704  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 3.414  ; 3.703  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 5.675  ; 6.092  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 3.589  ; 3.839  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 3.950  ; 4.240  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 3.189  ; 3.393  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 3.988  ; 4.270  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 3.895  ; 4.170  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 4.780  ; 5.104  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 4.144  ; 4.479  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 3.594  ; 3.832  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 4.394  ; 4.151  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK2            ; CLOCK_50            ; 3.459  ; 3.277  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 4.739  ; 5.001  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2            ; CLOCK_50            ; 4.945  ; 5.216  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 4.999  ; 4.980  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 2.767  ; 2.881  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 2.961  ; 3.105  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.123  ; 3.272  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.818  ; 4.040  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 2.915  ; 3.042  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 4.298  ; 4.625  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 4.120  ; 4.346  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 4.088  ; 4.302  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.720  ; 3.931  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 4.730  ; 4.665  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 4.156  ; 4.383  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.524  ; 3.677  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 4.999  ; 4.980  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 2.979  ; 3.086  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 2.740  ; 2.840  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 4.299  ; 4.166  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.169  ; 3.290  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 2.985  ; 3.119  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 4.332  ; 4.661  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 4.741  ; 4.727  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 2.965  ; 3.104  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.257  ; 4.562  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.142  ; 3.291  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 4.257  ; 4.562  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.170  ; 3.321  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.069  ; 3.212  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.887  ; 4.088  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 2.910  ; 3.039  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.799  ; 3.996  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.387  ; 3.550  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.006  ; 3.111  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.042  ; 3.148  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.561  ; 3.770  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.469  ; 3.663  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.143  ; 3.300  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.824  ; 4.037  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.881  ; 3.018  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.432  ; 3.644  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 3.000  ; 3.141  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.870  ; 4.107  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 4.139  ; 4.402  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.027  ; 3.169  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.647 ;        ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.700 ; Fall       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.314  ; 8.826  ; Fall       ; altera_reserved_tck                                                     ;
; AUD_DACDAT          ; CLOCK_50            ; 4.707  ; 5.021  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.436  ; 1.365  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.526  ; 1.455  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.446  ; 1.375  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.385  ; 1.335  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.410  ; 1.360  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.425  ; 1.375  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.484  ; 1.413  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.359  ; 1.309  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.359  ; 1.309  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.496  ; 1.425  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.453  ; 1.382  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.530  ; 1.459  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.536  ; 1.465  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.546  ; 1.475  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.501  ; 1.430  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.511  ; 1.440  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.553  ; 1.482  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.466  ; 1.395  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.533  ; 1.462  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.540  ; 1.469  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.488  ; 1.417  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.477  ; 1.406  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.513  ; 1.442  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.505  ; 1.434  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.495  ; 1.424  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.498  ; 1.427  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.507  ; 1.436  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.505  ; 1.434  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.542  ; 1.471  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.406  ; 1.356  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.463  ; 1.392  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.406  ; 1.356  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.477  ; 1.406  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.449  ; 1.378  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 3.123  ; 3.338  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 2.845  ; 3.026  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 3.026  ; 3.168  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 2.535  ; 2.631  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 2.603  ; 2.711  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 2.864  ; 2.997  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 2.845  ; 2.949  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 2.815  ; 2.950  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 2.535  ; 2.631  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 3.364  ; 3.561  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 2.566  ; 2.650  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 3.951  ; 3.848  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 3.251  ; 3.420  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 4.869  ; 4.857  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 2.885  ; 3.026  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 2.419  ; 2.508  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 2.690  ; 2.891  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 2.794  ; 3.026  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 2.801  ; 3.037  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.041  ; 3.295  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 2.690  ; 2.891  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 3.180  ; 3.440  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 3.651  ; 3.925  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.509  ; 3.808  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.522  ; 3.781  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 3.365  ; 3.656  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 2.827  ; 3.022  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 4.058  ; 4.404  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 4.063  ; 4.406  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 3.245  ; 3.539  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 3.497  ; 3.811  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 3.720  ; 4.038  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 3.854  ; 4.181  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 3.127  ; 3.372  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 3.100  ; 3.320  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 3.041  ; 3.319  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 5.249  ; 5.652  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 3.210  ; 3.450  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 3.556  ; 3.835  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 2.827  ; 3.022  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 3.593  ; 3.863  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 3.504  ; 3.768  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 4.390  ; 4.703  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 3.743  ; 4.064  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 3.215  ; 3.444  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 3.986  ; 3.755  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK2            ; CLOCK_50            ; 3.089  ; 2.917  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 3.236  ; 3.481  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2            ; CLOCK_50            ; 3.350  ; 3.529  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.402  ; 2.496  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 2.423  ; 2.529  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 2.609  ; 2.744  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 2.766  ; 2.906  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.432  ; 3.643  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 2.570  ; 2.689  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.894  ; 4.205  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.726  ; 3.941  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.696  ; 3.899  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.339  ; 3.540  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 4.368  ; 4.295  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.762  ; 3.977  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.155  ; 3.300  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 4.628  ; 4.599  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 2.632  ; 2.733  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 2.402  ; 2.496  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 3.954  ; 3.814  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 2.810  ; 2.924  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 2.632  ; 2.757  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 3.925  ; 4.238  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 4.378  ; 4.354  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 2.615  ; 2.746  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.534  ; 2.662  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.786  ; 2.927  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.854  ; 4.145  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 2.812  ; 2.955  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.715  ; 2.850  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.499  ; 3.690  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 2.562  ; 2.683  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.415  ; 3.602  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.020  ; 3.174  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 2.659  ; 2.757  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.692  ; 2.791  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.191  ; 3.389  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.102  ; 3.286  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.789  ; 2.936  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.439  ; 3.641  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.534  ; 2.662  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.063  ; 3.264  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 2.648  ; 2.780  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.483  ; 3.708  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.746  ; 3.995  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 2.674  ; 2.808  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.887 ;        ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.941 ; Fall       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; TD_CLK27   ; AUD_XCK     ; 1.548 ;    ;    ; 2.095 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; TD_CLK27   ; AUD_XCK     ; 1.265 ;    ;    ; 1.810 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                              ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.588 ; 1.523 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.668 ; 1.575 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.700 ; 1.607 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.710 ; 1.617 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.696 ; 1.603 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.710 ; 1.617 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.706 ; 1.613 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.706 ; 1.613 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.717 ; 1.624 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.690 ; 1.597 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.690 ; 1.597 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.703 ; 1.610 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.654 ; 1.561 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.703 ; 1.610 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.679 ; 1.586 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.588 ; 1.523 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.690 ; 1.597 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.698 ; 1.605 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.686 ; 1.593 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.702 ; 1.609 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.695 ; 1.602 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.695 ; 1.602 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.658 ; 1.565 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.698 ; 1.605 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.690 ; 1.597 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.690 ; 1.597 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.718 ; 1.625 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.718 ; 1.625 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.718 ; 1.625 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.717 ; 1.624 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.715 ; 1.622 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.717 ; 1.624 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.712 ; 1.619 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 4.621 ; 4.547 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 3.892 ; 3.799 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 4.186 ; 4.093 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 3.892 ; 3.799 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 3.892 ; 3.799 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.548 ; 4.455 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.342 ; 4.249 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.191 ; 4.098 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 4.363 ; 4.270 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 5.994 ; 5.694 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT      ; CLOCK_50   ; 3.609 ; 3.544 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2     ; CLOCK_50   ; 4.484 ; 4.391 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.706 ; 2.613 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.190 ; 3.116 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.285 ; 3.211 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.084 ; 3.010 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.084 ; 3.010 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.083 ; 3.009 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.087 ; 3.013 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.087 ; 3.013 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.037 ; 2.963 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.706 ; 2.613 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.884 ; 2.791 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.876 ; 2.783 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.055 ; 2.962 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.377 ; 3.284 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.185 ; 3.111 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.083 ; 3.009 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.185 ; 3.111 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                      ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.334 ; 1.269 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.414 ; 1.321 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.444 ; 1.351 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.454 ; 1.361 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.441 ; 1.348 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.454 ; 1.361 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.450 ; 1.357 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.450 ; 1.357 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.435 ; 1.342 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.435 ; 1.342 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.447 ; 1.354 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.400 ; 1.307 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.447 ; 1.354 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.424 ; 1.331 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.334 ; 1.269 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.435 ; 1.342 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.442 ; 1.349 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.431 ; 1.338 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.447 ; 1.354 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.439 ; 1.346 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.439 ; 1.346 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.404 ; 1.311 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.442 ; 1.349 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.435 ; 1.342 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.435 ; 1.342 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.459 ; 1.366 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.456 ; 1.363 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 4.162 ; 4.088 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 3.327 ; 3.234 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 3.609 ; 3.516 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 3.327 ; 3.234 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 3.327 ; 3.234 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 3.957 ; 3.864 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 3.759 ; 3.666 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 3.614 ; 3.521 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 3.780 ; 3.687 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 5.403 ; 5.103 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT      ; CLOCK_50   ; 2.943 ; 2.878 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2     ; CLOCK_50   ; 3.222 ; 3.129 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.375 ; 2.282 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.829 ; 2.755 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.921 ; 2.847 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.728 ; 2.654 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.728 ; 2.654 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.727 ; 2.653 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.731 ; 2.657 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.731 ; 2.657 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.682 ; 2.608 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.375 ; 2.282 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.546 ; 2.453 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.538 ; 2.445 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.710 ; 2.617 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.019 ; 2.926 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.825 ; 2.751 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.727 ; 2.653 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.825 ; 2.751 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                     ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.555     ; 1.620     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.607     ; 1.700     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.639     ; 1.732     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.649     ; 1.742     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.635     ; 1.728     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.649     ; 1.742     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.645     ; 1.738     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.645     ; 1.738     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.656     ; 1.749     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.629     ; 1.722     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.629     ; 1.722     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.642     ; 1.735     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.593     ; 1.686     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.642     ; 1.735     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.618     ; 1.711     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.555     ; 1.620     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.629     ; 1.722     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.637     ; 1.730     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.625     ; 1.718     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.641     ; 1.734     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.634     ; 1.727     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.634     ; 1.727     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.597     ; 1.690     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.637     ; 1.730     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.629     ; 1.722     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.629     ; 1.722     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.657     ; 1.750     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.657     ; 1.750     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.657     ; 1.750     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.656     ; 1.749     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.654     ; 1.747     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.656     ; 1.749     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.651     ; 1.744     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 4.769     ; 4.843     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 4.079     ; 4.172     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 4.424     ; 4.517     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.079     ; 4.172     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.079     ; 4.172     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.837     ; 4.930     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.592     ; 4.685     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.430     ; 4.523     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 4.622     ; 4.715     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 6.069     ; 6.369     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT      ; CLOCK_50   ; 3.825     ; 3.890     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2     ; CLOCK_50   ; 4.824     ; 4.917     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.764     ; 2.857     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.329     ; 3.403     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.436     ; 3.510     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.218     ; 3.292     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.218     ; 3.292     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.211     ; 3.285     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.223     ; 3.297     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.223     ; 3.297     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.140     ; 3.214     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.764     ; 2.857     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.969     ; 3.062     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.958     ; 3.051     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.153     ; 3.246     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.516     ; 3.609     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.322     ; 3.396     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.211     ; 3.285     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.322     ; 3.396     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                             ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.300     ; 1.365     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.352     ; 1.445     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.382     ; 1.475     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.392     ; 1.485     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.379     ; 1.472     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.392     ; 1.485     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.388     ; 1.481     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.388     ; 1.481     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.373     ; 1.466     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.373     ; 1.466     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.385     ; 1.478     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.338     ; 1.431     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.385     ; 1.478     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.362     ; 1.455     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.300     ; 1.365     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.373     ; 1.466     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.380     ; 1.473     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.369     ; 1.462     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.385     ; 1.478     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.377     ; 1.470     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.377     ; 1.470     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.342     ; 1.435     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.380     ; 1.473     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.373     ; 1.466     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.373     ; 1.466     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.397     ; 1.490     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.394     ; 1.487     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 4.291     ; 4.365     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 3.351     ; 3.444     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 3.682     ; 3.775     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 3.351     ; 3.444     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 3.351     ; 3.444     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.078     ; 4.171     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 3.843     ; 3.936     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 3.687     ; 3.780     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 3.872     ; 3.965     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 5.311     ; 5.611     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT      ; CLOCK_50   ; 3.109     ; 3.174     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2     ; CLOCK_50   ; 3.399     ; 3.492     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.427     ; 2.520     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.960     ; 3.034     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.063     ; 3.137     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.853     ; 2.927     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.853     ; 2.927     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.847     ; 2.921     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.859     ; 2.933     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.859     ; 2.933     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.779     ; 2.853     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.427     ; 2.520     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.624     ; 2.717     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.614     ; 2.707     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.800     ; 2.893     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.149     ; 3.242     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.954     ; 3.028     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.847     ; 2.921     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.954     ; 3.028     ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.066 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                              ; Synchronization Node                                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                        ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|hbreak_enabled                                                                                                                                    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|monitor_ready ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                           ; 39.066                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.501       ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.565       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                           ; 39.139                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.573       ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk:the_SYNTH_CORE_mc_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.566       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                    ; 198.562                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                            ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.570       ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.992       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                       ;
; Synchronization Node    ; SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                     ; 198.582                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                        ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_nios2_oci_debug:the_SYNTH_CORE_mc_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.574       ;
;  SYNTH_CORE_mc:u0|SYNTH_CORE_mc_CPU:cpu|SYNTH_CORE_mc_CPU_nios2_oci:the_SYNTH_CORE_mc_CPU_nios2_oci|SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper:the_SYNTH_CORE_mc_CPU_jtag_debug_module_wrapper|SYNTH_CORE_mc_CPU_jtag_debug_module_tck:the_SYNTH_CORE_mc_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.008       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                  ;
+--------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                    ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                         ; 4.999  ; 0.088 ; 4.552    ; -2.251  ; 9.400               ;
;  CLOCK2_50                                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  altera_reserved_tck                                                     ; 42.593 ; 0.179 ; 42.655   ; -2.251  ; 29.213              ;
;  u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.999  ; 0.088 ; 4.552    ; 0.676   ; 9.614               ;
; Design-wide TNS                                                          ; 0.0    ; 0.0   ; 0.0      ; -2.251  ; 0.0                 ;
;  CLOCK2_50                                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                     ; 0.000  ; 0.000 ; 0.000    ; -2.251  ; 0.000               ;
;  u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.528 ; -0.273 ; Rise       ; altera_reserved_tck                                                     ;
; altera_reserved_tms ; altera_reserved_tck ; 3.015  ; 3.055  ; Rise       ; altera_reserved_tck                                                     ;
; AUD_ADCDAT          ; CLOCK_50            ; 6.328  ; 6.909  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK         ; CLOCK_50            ; 6.256  ; 6.825  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_BCLK            ; CLOCK_50            ; 6.172  ; 6.693  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK         ; CLOCK_50            ; 6.191  ; 6.745  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.426  ; 1.605  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.378  ; 1.557  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.363  ; 1.542  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.354  ; 1.533  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.378  ; 1.557  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.344  ; 1.523  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.367  ; 1.546  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.377  ; 1.556  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.344  ; 1.523  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.362  ; 1.541  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.372  ; 1.551  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.390  ; 1.569  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.400  ; 1.579  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.370  ; 1.549  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.426  ; 1.605  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.408  ; 1.587  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.392  ; 1.571  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.339  ; 1.518  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.350  ; 1.529  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.354  ; 1.533  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.362  ; 1.541  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.352  ; 1.531  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.392  ; 1.571  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.349  ; 1.528  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.336  ; 1.515  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.332  ; 1.511  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.305  ; 1.484  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.335  ; 1.514  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.335  ; 1.514  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.314  ; 1.493  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.318  ; 1.497  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.344  ; 1.523  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.361  ; 1.540  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 5.855  ; 6.436  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 6.046  ; 6.628  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 6.046  ; 6.628  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 5.762  ; 6.307  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 5.644  ; 6.119  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 5.791  ; 6.336  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 5.262  ; 5.741  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 5.299  ; 5.779  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 5.405  ; 5.889  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 5.521  ; 6.035  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 5.791  ; 6.336  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 5.584  ; 6.021  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 5.429  ; 5.940  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 5.246  ; 5.691  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 5.776  ; 6.323  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK2            ; CLOCK_50            ; 5.650  ; 6.184  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 5.735  ; 6.276  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2            ; CLOCK_50            ; 5.641  ; 6.166  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 6.575  ; 7.178  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.278  ; 6.910  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.575  ; 7.178  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.139  ; 6.713  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.159  ; 6.756  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.330  ; 6.970  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.884  ; 6.471  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.935  ; 6.538  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.440  ; 5.981  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.840  ; 6.375  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.881  ; 6.432  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.847  ; 6.382  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.948  ; 6.493  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.563  ; 6.087  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.803  ; 6.372  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.306  ; 6.943  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.853  ; 6.444  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 6.031  ; 6.583  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 5.717  ; 6.258  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 5.793  ; 6.321  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 5.614  ; 6.093  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 5.739  ; 6.273  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 5.581  ; 6.062  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 5.613  ; 6.118  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; 5.650  ; 6.170  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; 5.848  ; 6.381  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; 5.857  ; 6.390  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; 5.785  ; 6.303  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; 5.710  ; 6.239  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; 6.031  ; 6.583  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; 5.654  ; 6.169  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; 5.794  ; 6.331  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; 5.736  ; 6.271  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; 5.868  ; 6.420  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; 5.909  ; 6.465  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; 5.784  ; 6.331  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.756  ; 4.708  ; Rise       ; altera_reserved_tck                                                     ;
; altera_reserved_tms ; altera_reserved_tck ; 3.885  ; 3.699  ; Rise       ; altera_reserved_tck                                                     ;
; AUD_ADCDAT          ; CLOCK_50            ; -2.818 ; -3.730 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_ADCLRCK         ; CLOCK_50            ; -2.799 ; -3.701 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_BCLK            ; CLOCK_50            ; -2.750 ; -3.623 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK         ; CLOCK_50            ; -2.754 ; -3.644 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.329 ; -0.725 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.399 ; -0.802 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.387 ; -0.786 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.377 ; -0.774 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.401 ; -0.799 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.367 ; -0.764 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.391 ; -0.788 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.401 ; -0.798 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.370 ; -0.766 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.387 ; -0.783 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.397 ; -0.793 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.414 ; -0.811 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.423 ; -0.825 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.394 ; -0.791 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.448 ; -0.849 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.429 ; -0.832 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.417 ; -0.813 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.359 ; -0.760 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.371 ; -0.773 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.375 ; -0.777 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.382 ; -0.784 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.372 ; -0.774 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.409 ; -0.815 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.369 ; -0.770 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.357 ; -0.757 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.357 ; -0.753 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.329 ; -0.725 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.359 ; -0.755 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.359 ; -0.755 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.340 ; -0.736 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.342 ; -0.738 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.370 ; -0.766 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.385 ; -0.783 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; -2.624 ; -3.509 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -2.461 ; -3.298 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -2.685 ; -3.586 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -2.553 ; -3.437 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -2.461 ; -3.298 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; -2.266 ; -3.071 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; -2.315 ; -3.138 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; -2.343 ; -3.168 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; -2.408 ; -3.241 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; -2.447 ; -3.291 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; -2.555 ; -3.414 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; -2.488 ; -3.286 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; -2.389 ; -3.229 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; -2.266 ; -3.071 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; -2.555 ; -3.434 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK2            ; CLOCK_50            ; -2.497 ; -3.360 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; -2.538 ; -3.408 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2            ; CLOCK_50            ; -2.492 ; -3.350 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.414 ; -3.259 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.844 ; -3.768 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.959 ; -3.891 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.755 ; -3.650 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.770 ; -3.677 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.866 ; -3.796 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.645 ; -3.528 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.665 ; -3.564 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.414 ; -3.259 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.600 ; -3.463 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.619 ; -3.482 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.608 ; -3.470 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.660 ; -3.527 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.476 ; -3.313 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -2.605 ; -3.473 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.839 ; -3.780 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.632 ; -3.514 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -2.477 ; -3.319 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -2.547 ; -3.424 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -2.575 ; -3.430 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -2.504 ; -3.346 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -2.555 ; -3.427 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -2.478 ; -3.319 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -2.477 ; -3.332 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; -2.513 ; -3.373 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; -2.609 ; -3.469 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; -2.598 ; -3.464 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; -2.555 ; -3.411 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; -2.538 ; -3.406 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; -2.700 ; -3.593 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; -2.492 ; -3.354 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; -2.589 ; -3.473 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; -2.519 ; -3.375 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; -2.615 ; -3.513 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; -2.623 ; -3.497 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; -2.560 ; -3.419 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                              ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 18.499 ; 18.946 ; Fall       ; altera_reserved_tck                                                     ;
; AUD_DACDAT          ; CLOCK_50            ; 10.163 ; 9.902  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.279  ; 3.181  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.189  ; 3.091  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.036  ; 2.944  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.279  ; 3.181  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.199  ; 3.101  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.072  ; 2.980  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.097  ; 3.005  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.217  ; 3.119  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.212  ; 3.114  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.119  ; 3.027  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.224  ; 3.126  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.046  ; 2.954  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.205  ; 3.107  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.275  ; 3.177  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.312  ; 3.214  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.222  ; 3.124  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.279  ; 3.181  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.283  ; 3.185  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.278  ; 3.180  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.295  ; 3.197  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.305  ; 3.207  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.260  ; 3.162  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.270  ; 3.172  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.312  ; 3.214  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.219  ; 3.121  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.292  ; 3.194  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.294  ; 3.196  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.107  ; 3.015  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.290  ; 3.192  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.242  ; 3.144  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.231  ; 3.133  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.259  ; 3.161  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.249  ; 3.151  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.208  ; 3.110  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.252  ; 3.154  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.225  ; 3.127  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.230  ; 3.132  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.268  ; 3.170  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.264  ; 3.166  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.301  ; 3.203  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.215  ; 3.117  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.251  ; 3.153  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.094  ; 3.002  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.233  ; 3.135  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.201  ; 3.103  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 7.164  ; 7.126  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 6.911  ; 7.006  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 6.735  ; 6.582  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 7.570  ; 7.285  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 5.800  ; 5.730  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 6.372  ; 6.274  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 6.322  ; 6.134  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 6.217  ; 6.206  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 5.610  ; 5.562  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 7.359  ; 7.285  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 5.720  ; 5.639  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 7.570  ; 7.219  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 7.194  ; 7.026  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 9.540  ; 9.055  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 6.285  ; 6.246  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 5.361  ; 5.334  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 8.056  ; 7.906  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 6.228  ; 6.351  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 6.255  ; 6.406  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 6.709  ; 6.764  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 5.963  ; 6.031  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 7.150  ; 7.123  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 8.056  ; 7.906  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 7.766  ; 7.804  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 7.794  ; 7.661  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 7.434  ; 7.482  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 10.894 ; 10.802 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 8.942  ; 8.848  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 9.009  ; 8.854  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 7.193  ; 7.279  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 7.737  ; 7.780  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 8.208  ; 8.147  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 8.512  ; 8.477  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 7.027  ; 7.019  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 7.034  ; 6.912  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 6.824  ; 6.932  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 10.894 ; 10.802 ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 7.178  ; 7.082  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 7.887  ; 7.781  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 6.346  ; 6.326  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 7.997  ; 7.861  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 7.774  ; 7.657  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 9.071  ; 9.053  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 8.361  ; 8.283  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 7.182  ; 7.090  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 8.020  ; 8.143  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK2            ; CLOCK_50            ; 6.364  ; 6.314  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 9.441  ; 9.476  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2            ; CLOCK_50            ; 9.818  ; 9.881  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 8.934  ; 8.537  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 5.347  ; 5.327  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 5.720  ; 5.740  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.011  ; 5.974  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 7.497  ; 7.366  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 5.618  ; 5.649  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 8.369  ; 8.396  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 8.193  ; 7.984  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 8.108  ; 7.902  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 7.230  ; 7.136  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 8.530  ; 8.055  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 8.242  ; 8.027  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 6.982  ; 6.795  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 8.934  ; 8.537  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.802  ; 5.704  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 5.267  ; 5.305  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 7.535  ; 7.163  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 6.153  ; 6.023  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 5.826  ; 5.776  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 8.522  ; 8.510  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 8.389  ; 8.125  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 5.701  ; 5.702  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.279  ; 8.262  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.025  ; 6.000  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 8.279  ; 8.262  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.115  ; 6.087  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.923  ; 5.912  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 7.632  ; 7.446  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.650  ; 5.617  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 7.442  ; 7.267  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.659  ; 6.503  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.872  ; 5.772  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.968  ; 5.854  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 6.985  ; 6.978  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.741  ; 6.747  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.104  ; 6.152  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 7.583  ; 7.396  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.616  ; 5.583  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.658  ; 6.704  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 5.841  ; 5.804  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 7.613  ; 7.472  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 8.105  ; 8.047  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 5.899  ; 5.846  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.277 ;        ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.352 ; Fall       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.314  ; 8.826  ; Fall       ; altera_reserved_tck                                                     ;
; AUD_DACDAT          ; CLOCK_50            ; 4.707  ; 5.021  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.436  ; 1.365  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.526  ; 1.455  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.446  ; 1.375  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.385  ; 1.335  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.410  ; 1.360  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.425  ; 1.375  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.484  ; 1.413  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.359  ; 1.309  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.359  ; 1.309  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.496  ; 1.425  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.453  ; 1.382  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.530  ; 1.459  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.536  ; 1.465  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.546  ; 1.475  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.501  ; 1.430  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.511  ; 1.440  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.553  ; 1.482  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.466  ; 1.395  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.533  ; 1.462  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.540  ; 1.469  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.488  ; 1.417  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.477  ; 1.406  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.513  ; 1.442  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.505  ; 1.434  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.495  ; 1.424  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.498  ; 1.427  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.507  ; 1.436  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.505  ; 1.434  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.542  ; 1.471  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.406  ; 1.356  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.463  ; 1.392  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.406  ; 1.356  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.477  ; 1.406  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.449  ; 1.378  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 3.123  ; 3.338  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 2.845  ; 3.026  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 3.026  ; 3.168  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 2.535  ; 2.631  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 2.603  ; 2.711  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 2.864  ; 2.997  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 2.845  ; 2.949  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 2.815  ; 2.950  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 2.535  ; 2.631  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 3.364  ; 3.561  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 2.566  ; 2.650  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 3.951  ; 3.848  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 3.251  ; 3.420  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 4.869  ; 4.857  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 2.885  ; 3.026  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 2.419  ; 2.508  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 2.690  ; 2.891  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 2.794  ; 3.026  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 2.801  ; 3.037  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.041  ; 3.295  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 2.690  ; 2.891  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 3.180  ; 3.440  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 3.651  ; 3.925  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.509  ; 3.808  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.522  ; 3.781  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 3.365  ; 3.656  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 2.827  ; 3.022  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 4.058  ; 4.404  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 4.063  ; 4.406  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 3.245  ; 3.539  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 3.497  ; 3.811  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 3.720  ; 4.038  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 3.854  ; 4.181  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 3.127  ; 3.372  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 3.100  ; 3.320  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 3.041  ; 3.319  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 5.249  ; 5.652  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 3.210  ; 3.450  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 3.556  ; 3.835  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 2.827  ; 3.022  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 3.593  ; 3.863  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 3.504  ; 3.768  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 4.390  ; 4.703  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 3.743  ; 4.064  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 3.215  ; 3.444  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 3.986  ; 3.755  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK2            ; CLOCK_50            ; 3.089  ; 2.917  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 3.236  ; 3.481  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT2            ; CLOCK_50            ; 3.350  ; 3.529  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.402  ; 2.496  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 2.423  ; 2.529  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 2.609  ; 2.744  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 2.766  ; 2.906  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.432  ; 3.643  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 2.570  ; 2.689  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.894  ; 4.205  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.726  ; 3.941  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.696  ; 3.899  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.339  ; 3.540  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 4.368  ; 4.295  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.762  ; 3.977  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.155  ; 3.300  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 4.628  ; 4.599  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 2.632  ; 2.733  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 2.402  ; 2.496  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 3.954  ; 3.814  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 2.810  ; 2.924  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 2.632  ; 2.757  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 3.925  ; 4.238  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 4.378  ; 4.354  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 2.615  ; 2.746  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.534  ; 2.662  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.786  ; 2.927  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.854  ; 4.145  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 2.812  ; 2.955  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.715  ; 2.850  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.499  ; 3.690  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 2.562  ; 2.683  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.415  ; 3.602  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.020  ; 3.174  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 2.659  ; 2.757  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.692  ; 2.791  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.191  ; 3.389  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.102  ; 3.286  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.789  ; 2.936  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.439  ; 3.641  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.534  ; 2.662  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.063  ; 3.264  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 2.648  ; 2.780  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.483  ; 3.708  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.746  ; 3.995  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 2.674  ; 2.808  ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.887 ;        ; Rise       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.941 ; Fall       ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; TD_CLK27   ; AUD_XCK     ; 2.854 ;    ;    ; 2.912 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; TD_CLK27   ; AUD_XCK     ; 1.265 ;    ;    ; 1.810 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                   ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                              ; To Clock                                                                ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                     ; altera_reserved_tck                                                     ; 1857       ; 22         ; 25       ; 3        ;
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                     ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1442498    ; 64         ; 224      ; 0        ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                    ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                              ; To Clock                                                                ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                     ; altera_reserved_tck                                                     ; 1857       ; 22         ; 25       ; 3        ;
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                     ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                     ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1442498    ; 64         ; 224      ; 0        ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                            ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                              ; To Clock                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                     ; altera_reserved_tck                                                     ; 115      ; 10       ; 3        ; 0        ;
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 5970     ; 0        ; 32       ; 0        ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                             ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                              ; To Clock                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                     ; altera_reserved_tck                                                     ; 115      ; 10       ; 3        ; 0        ;
; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 5970     ; 0        ; 32       ; 0        ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 1     ; 1    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 90    ; 90   ;
; Unconstrained Input Port Paths  ; 164   ; 164  ;
; Unconstrained Output Ports      ; 146   ; 146  ;
; Unconstrained Output Port Paths ; 255   ; 255  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 08 18:39:04 2013
Info: Command: quartus_sta SYNTH_PROJ -c SYNTH_PROJ
Info: qsta_default_script.tcl version: #2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity MDCK2395
        Info (332166): set_disable_timing [get_cells -hierarchical LJMV0916_0]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_0]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_1]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_2]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_3]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_4]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_5]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_6]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_7]
        Info (332166): set_disable_timing [get_cells -hierarchical WCRO7487_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SYNTH_PROJ.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|inclk[0]} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name {u0|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]} {u0|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]} {u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]} {u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|inclk[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.999
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.999         0.000 u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    42.593         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.263
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.263         0.000 u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.404         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 4.552
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.552         0.000 u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    42.655         0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case removal slack is -2.251
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.251        -2.251 altera_reserved_tck 
    Info (332119):     1.408         0.000 u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.614
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.614         0.000 u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.819         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    29.213         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.081 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|inclk[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Info (332146): Worst-case setup slack is 6.025
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.025         0.000 u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    42.976         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.262
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.262         0.000 u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.353         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 5.066
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.066         0.000 u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    43.074         0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case removal slack is -2.237
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.237        -2.237 altera_reserved_tck 
    Info (332119):     1.277         0.000 u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.633
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.633         0.000 u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.799         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    29.426         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.272 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u0|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|inclk[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Info (332146): Worst-case setup slack is 7.762
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.762         0.000 u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    46.908         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.088
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.088         0.000 u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.179         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.149
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.149         0.000 u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    45.783         0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case removal slack is -0.895
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.895        -0.895 altera_reserved_tck 
    Info (332119):     0.676         0.000 u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.400         0.000 CLOCK_50 
    Info (332119):     9.750         0.000 u0|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    29.248         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.066 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 496 megabytes
    Info: Processing ended: Sun Dec 08 18:39:30 2013
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:23


