<html><body><samp><pre>
<!@TC:1530685661>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: NIGHTMARE

#Implementation: cpld

<a name=compilerReport1>$ Start of Compile</a>
#Tue Jul 03 23:27:41 2018

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1530685661> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1530685661> | Setting time resolution to ns
@N: : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:17:7:17:15:@N::@XP_MSG">design.vhd(17)</a><!@TM:1530685661> | Top entity is set to gigacart.
File D:\work\ti\dragonslair\cart\cpld\design.vhd changed - recompiling
VHDL syntax check successful!
File D:\work\ti\dragonslair\cart\cpld\design.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:17:7:17:15:@N:CD630:@XP_MSG">design.vhd(17)</a><!@TM:1530685661> | Synthesizing work.gigacart.myarch 
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:60:1:60:8:@W:CG296:@XP_MSG">design.vhd(60)</a><!@TM:1530685661> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:63:6:63:12:@W:CG290:@XP_MSG">design.vhd(63)</a><!@TM:1530685661> | Referenced variable ti_rom is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:91:1:91:8:@W:CG296:@XP_MSG">design.vhd(91)</a><!@TM:1530685661> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:94:59:94:64:@W:CG290:@XP_MSG">design.vhd(94)</a><!@TM:1530685661> | Referenced variable ti_we is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:94:40:94:46:@W:CG290:@XP_MSG">design.vhd(94)</a><!@TM:1530685661> | Referenced variable ti_adr is not in sensitivity list</font>
Post processing for work.gigacart.myarch
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:35:54:35:70:@W:CL169:@XP_MSG">design.vhd(35)</a><!@TM:1530685661> | Pruning register chip_3(1 downto 0)  </font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:63:2:63:4:@A:CL282:@XP_MSG">design.vhd(63)</a><!@TM:1530685661> | Feedback mux created for signal latch[13:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:39:31:39:34:@W:CL179:@XP_MSG">design.vhd(39)</a><!@TM:1530685661> | Found combinational loop at grmadr[0]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:119:2:119:4:@W:CL179:@XP_MSG">design.vhd(119)</a><!@TM:1530685661> | Found combinational loop at grmadr[0]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:119:2:119:4:@W:CL179:@XP_MSG">design.vhd(119)</a><!@TM:1530685661> | Found combinational loop at grmadr[1]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:119:2:119:4:@W:CL179:@XP_MSG">design.vhd(119)</a><!@TM:1530685661> | Found combinational loop at grmadr[2]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:119:2:119:4:@W:CL179:@XP_MSG">design.vhd(119)</a><!@TM:1530685661> | Found combinational loop at grmadr[3]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:119:2:119:4:@W:CL179:@XP_MSG">design.vhd(119)</a><!@TM:1530685661> | Found combinational loop at grmadr[4]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:119:2:119:4:@W:CL179:@XP_MSG">design.vhd(119)</a><!@TM:1530685661> | Found combinational loop at grmadr[5]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:119:2:119:4:@W:CL179:@XP_MSG">design.vhd(119)</a><!@TM:1530685661> | Found combinational loop at grmadr[6]</font>
<font color=#A52A2A>@W:<a href="@W:CL179:@XP_HELP">CL179</a> : <a href="D:\work\ti\dragonslair\cart\cpld\design.vhd:119:2:119:4:@W:CL179:@XP_MSG">design.vhd(119)</a><!@TM:1530685661> | Found combinational loop at grmadr[7]</font>
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 03 23:27:41 2018

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1530685663> | Running in 64-bit mode 
File D:\work\ti\dragonslair\cart\cpld\synwork\gigacart_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 03 23:27:43 2018

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1530685663> | Running in 64-bit mode. 
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
DFFC            15 uses
DFF             2 uses
IBUF            24 uses
BI_DIR          5 uses
BUFTH           3 uses
OBUF            28 uses
loopbuf         8 uses
INV             76 uses
AND2            75 uses
OR2             19 uses
XOR2            7 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1530685663> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 103MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 03 23:27:43 2018

###########################################################]

</pre></samp></body></html>
