// Seed: 1574878381
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  assign module_1.id_0 = 0;
  output uwire id_2;
  assign module_2.id_1 = 0;
  inout wire id_1;
  assign id_2 = -1;
endmodule
module module_1 (
    output wire id_0,
    input  wor  id_1,
    input  tri0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_0 #(
    parameter id_5 = 32'd72,
    parameter id_6 = 32'd30
) (
    output supply1 id_0,
    output wand id_1,
    input wor id_2,
    input tri id_3,
    output supply0 id_4,
    input tri _id_5,
    input tri _id_6,
    output tri0 id_7
);
  wire [module_2 : id_5  >  id_6] id_9 = id_6;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
