0.7
2020.1
May 27 2020
20:09:33
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/common/top/src/mpei_rv_core_wrp.sv,1657791676,systemVerilog,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/common/top/src/tb_mpei_rv_core_wrp.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_ipic.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_csr.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_exu.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_hdu.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_ialu.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_idu.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_ifu.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_lsu.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_mprf.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_tdu.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_top.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/primitives/scr1_cg.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/primitives/scr1_reset_cells.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_clk_ctrl.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_core_top.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_dm.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_dmi.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_scu.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_tapc.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_tapc_shift_reg.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_tapc_synchronizer.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_dmem_ahb.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_dmem_router.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_dp_memory.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_imem_ahb.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_imem_router.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_tcm.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_timer.sv;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_top_ahb.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/primitives/scr1_cg.sv,,$unit_mpei_rv_core_wrp_sv;mpei_rv_core_wrp,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/common/top/src/tb_mpei_rv_core_wrp.sv,1658413146,systemVerilog,,,,tb_mpei_rv_core_wrp,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/common/top/work/def_prj/def_prj.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_ipic.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_csr.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_ipic.svh,scr1_ipic,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_csr.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_exu.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_csr.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_types.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_riscv_isa_decoding.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_ipic.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_hdu.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_tdu.svh,scr1_pipe_csr,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_exu.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_hdu.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_types.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_memif.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_riscv_isa_decoding.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_csr.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_hdu.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_tdu.svh,scr1_pipe_exu,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_hdu.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_ialu.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_types.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_riscv_isa_decoding.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_hdu.svh,scr1_pipe_hdu,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_ialu.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_idu.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_riscv_isa_decoding.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_search_ms1.svh,scr1_pipe_ialu,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_idu.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_ifu.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_memif.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_types.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_riscv_isa_decoding.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh,scr1_pipe_idu,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_ifu.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_lsu.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_memif.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_hdu.svh,scr1_pipe_ifu,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_lsu.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_mprf.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_types.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_memif.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_riscv_isa_decoding.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_tdu.svh,scr1_pipe_lsu,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_mprf.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_tdu.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_types.svh,scr1_pipe_mprf,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_tdu.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_top.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_riscv_isa_decoding.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_tdu.svh,scr1_pipe_tdu,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_pipe_top.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/primitives/scr1_reset_cells.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_memif.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_riscv_isa_decoding.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_csr.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_ipic.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_hdu.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_tdu.svh,scr1_pipe_top,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/primitives/scr1_cg.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_clk_ctrl.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh,scr1_cg,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/primitives/scr1_reset_cells.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_scu.sv,,scr1_data_sync_cell;scr1_reset_and2_cell;scr1_reset_and3_cell;scr1_reset_buf_cell;scr1_reset_mux2_cell;scr1_reset_qlfy_adapter_cell_sync;scr1_reset_sync_cell,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_clk_ctrl.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_core_top.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh,scr1_clk_ctrl,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_core_top.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_dm.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_types.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_memif.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_tapc.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_dm.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_hdu.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_ipic.svh,scr1_core_top,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_dm.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_dmem_ahb.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_csr.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_dm.svh,scr1_dm,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_dmi.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_dp_memory.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_dm.svh,scr1_dmi,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_scu.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_tapc.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_scu.svh,scr1_scu,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_tapc.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_tapc_shift_reg.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_tapc.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_dm.svh,scr1_tapc,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_tapc_shift_reg.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_tapc_synchronizer.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh,scr1_tapc_shift_reg,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_tapc_synchronizer.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_tcm.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_tapc.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_dm.svh,scr1_tapc_synchronizer,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_ahb.svh,1655298619,verilog,,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh,,,,,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh,1658394810,verilog,,,,,,,,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_types.svh,1655298619,verilog,,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh,,,,,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_csr.svh,1655298619,verilog,,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_types.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_ipic.svh,,,,,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_dm.svh,1655298619,verilog,,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_hdu.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_csr.svh,,,,,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_hdu.svh,1655298619,verilog,,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_csr.svh,,,,,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_ipic.svh,1655652760,verilog,,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh,,,,,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_memif.svh,1655298619,verilog,,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh,,,,,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_riscv_isa_decoding.svh,1655298619,verilog,,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_types.svh,,,,,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_scu.svh,1655298619,verilog,,,,,,,,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_search_ms1.svh,1655298619,verilog,,,,,,,,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_tapc.svh,1655298619,verilog,,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh,,,,,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_tdu.svh,1655298619,verilog,,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_csr.svh,,,,,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_dmem_ahb.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_dmem_router.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_ahb.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_memif.svh,scr1_dmem_ahb,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_dmem_router.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/scr1_dmi.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_memif.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh,scr1_dmem_router,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_dp_memory.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_imem_ahb.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh,scr1_dp_memory,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_imem_ahb.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_imem_router.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_ahb.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_memif.svh,scr1_imem_ahb,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_imem_router.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/core/pipeline/scr1_ipic.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_memif.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh,scr1_imem_router,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_tcm.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_timer.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_memif.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh,scr1_tcm,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_timer.sv,1655298619,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_top_ahb.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_memif.svh,scr1_timer,,,../../../../../../../../scr1/src/includes,,,,,
C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/top/scr1_top_ahb.sv,1655644222,systemVerilog,,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/common/top/src/tb_mpei_rv_core_wrp.sv,C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_arch_description.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_memif.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_ahb.svh;C:/Users/nmari/Documents/GitHub/mphei_riscv_mcu_22/hard/src/scr1/src/includes/scr1_ipic.svh,scr1_top_ahb,,,../../../../../../../../scr1/src/includes,,,,,
