[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"vout"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ece241_2014_q1c|ece241_2014_q1c>s",
    "sources":[
      "~ece241_2014_q1c|ece241_2014_q1c>a",
      "~ece241_2014_q1c|ece241_2014_q1c>b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ece241_2014_q1c|ece241_2014_q1c>overflow",
    "sources":[
      "~ece241_2014_q1c|ece241_2014_q1c>s",
      "~ece241_2014_q1c|ece241_2014_q1c>a",
      "~ece241_2014_q1c|ece241_2014_q1c>b"
    ]
  }
]