and r0, r1, #12 
and r2, r1, r0 
mvn r1, r2 
lsl r1, r1, r1 
