
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 20000
Simulation Instructions: 50000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs dpc3_traces/641.leela_s-800B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C PPF SPP DEV Prefetcher

Warmup complete CPU 0 instructions: 20004 cycles: 5074 (Simulation time: 0 hr 0 min 0 sec) 

Finished CPU 0 instructions: 50000 cycles: 135474 cumulative IPC: 0.369075 (Simulation time: 0 hr 0 min 0 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.369075 instructions: 50000 cycles: 135474
cpu0_DTLB TOTAL     ACCESS:       7170  HIT:       7046  MISS:        124
cpu0_DTLB LOAD      ACCESS:       4571  HIT:       4452  MISS:        119
cpu0_DTLB RFO       ACCESS:       2599  HIT:       2594  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 155.79 cycles
cpu0_ITLB TOTAL     ACCESS:       3504  HIT:       3486  MISS:         18
cpu0_ITLB LOAD      ACCESS:       3504  HIT:       3486  MISS:         18
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 219.056 cycles
cpu0_L1I TOTAL     ACCESS:       1465  HIT:       1217  MISS:        248
cpu0_L1I LOAD      ACCESS:       1465  HIT:       1217  MISS:        248
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 135.782 cycles
cpu0_STLB TOTAL     ACCESS:        142  HIT:         41  MISS:        101
cpu0_STLB LOAD      ACCESS:        137  HIT:         41  MISS:         96
cpu0_STLB RFO       ACCESS:          5  HIT:          0  MISS:          5
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 214.832 cycles
cpu0_L1D TOTAL     ACCESS:       7846  HIT:       6576  MISS:       1270
cpu0_L1D LOAD      ACCESS:       4844  HIT:       3736  MISS:       1108
cpu0_L1D RFO       ACCESS:       2900  HIT:       2741  MISS:        159
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        102  HIT:         99  MISS:          3
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 74.6165 cycles
cpu0_L2C TOTAL     ACCESS:       2824  HIT:       1379  MISS:       1445
cpu0_L2C LOAD      ACCESS:       1356  HIT:        894  MISS:        462
cpu0_L2C RFO       ACCESS:        159  HIT:         44  MISS:        115
cpu0_L2C PREFETCH  ACCESS:       1159  HIT:        293  MISS:        866
cpu0_L2C WRITEBACK ACCESS:        147  HIT:        147  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          3  HIT:          1  MISS:          2
cpu0_L2C PREFETCH  REQUESTED:       2071  ISSUED:       2048  USEFUL:        626  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 148.158 cycles
LLC TOTAL     ACCESS:       1717  HIT:        183  MISS:       1534
LLC LOAD      ACCESS:        418  HIT:          9  MISS:        409
LLC RFO       ACCESS:        115  HIT:          0  MISS:        115
LLC PREFETCH  ACCESS:       1182  HIT:        174  MISS:       1008
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          2  HIT:          0  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 156.611 cycles
Printing the final status 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        497  ROW_BUFFER_MISS:       1037
 DBUS AVG_CONGESTED_CYCLE:    3.90611
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.195% MPKI: 13.7189 Average ROB Occupancy at Mispredict: 27.6574
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.76
BRANCH_INDIRECT: 0.04
BRANCH_CONDITIONAL: 8.6
BRANCH_DIRECT_CALL: 2.18
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2.14

