
5. Printing statistics.

=== shift_register_group_18_16_3 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     shift_register_unit_18_3       16

=== shift_register_unit_18_3 ===

   Number of wires:                  8
   Number of wire bits:             93
   Number of public wires:           8
   Number of public wire bits:      93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe_18                       3

=== design hierarchy ===

   shift_register_group_18_16_3      1
     shift_register_unit_18_3       16

   Number of wires:                163
   Number of wire bits:           2067
   Number of public wires:         163
   Number of public wire bits:    2067
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $sdffe_18                      48

