SBY 17:24:51 [free_list] Removing directory '/home/hakam/Repos/ChaosCore/formal/free_list'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/mem_65536x2.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/PHT_memory.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/gshare.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/mem_4096x56.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/hash_BTB_mem.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/hash_BTB.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/mem_128x39.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/SDPReadWriteSmem.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/RAS.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/Queue1_prediction.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/BP.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x271.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ram_2x271.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_fetch_packet.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/Queue2_fetch_packet.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/predecoder.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/PC_gen.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x271.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ram_16x271.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/Queue16_fetch_packet.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ram_16x65.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_frontend_memory_request.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/Queue16_frontend_memory_request.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x37.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ram_16x37.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/Queue16_prediction.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/instruction_fetch.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/decoder.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x483.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ram_2x483.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/Queue2_decoded_fetch_packet.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/fetch_packet_decoder.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x483.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ram_16x483.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/Queue16_decoded_fetch_packet.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/free_list.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/WAW_handler.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/RAT.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/rename.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/frontend.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/RS.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/RS_1.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/RS_1.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/simple_MOB.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/simple_MOB.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/mem_65x32.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/mem_65x32.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/sim_nReadmWrite.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/sim_nReadmWrite.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ALU.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ALU.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/branch_unit.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/branch_unit.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/FU.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/FU.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/FU_1.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/FU_1.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/AGU.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/backend.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/mem_64x70.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ROB_shared_mem.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ROB_WB_mem.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x26.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/mem_64x26.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ROB_entry_mem.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/fetch_64x37.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/fetch_64x37.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ROB.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ChaosCore.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_final_AXI_response.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/Queue1_final_AXI_response.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/mem_64x2.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem_1.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/SDPReadWriteSmem_1.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x278.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/mem_64x278.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/icache_ReadWriteSmem.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/icache_ReadWriteSmem.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/instruction_validator.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/instruction_validator.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/L1_instruction_cache.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x352.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ram_8x352.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_AXI_request_Q_entry.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/Queue8_AXI_request_Q_entry.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x352.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ram_2x352.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_AXI_request_Q_entry.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/Queue2_AXI_request_Q_entry.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ram_8x138.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ram_8x138.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue8_backend_memory_response.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/Queue8_backend_memory_response.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ram_3x138.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ram_3x138.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Queue3_backend_memory_response.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/Queue3_backend_memory_response.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ram_256x8.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ram_256x8.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ReadWriteSmem.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ram_64x21.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ram_64x21.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem_32.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ReadWriteSmem_32.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_AXI_request_Q_entry.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/Arbiter2_AXI_request_Q_entry.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_backend_memory_response.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/Arbiter2_backend_memory_response.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/L1_data_cache.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/ChaosCore_tile.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/AXI_debug_printer.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/AXI_debug_printer.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/extern_modules.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/extern_modules.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/axi_interconnect_2x2.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/SOC.sv' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/SOC.sv'.
SBY 17:24:51 [free_list] Copy '/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v' to '/home/hakam/Repos/ChaosCore/formal/free_list/src/axi_interconnect_wrap_2x2.v'.
SBY 17:24:51 [free_list] engine_0: smtbmc
SBY 17:24:51 [free_list] base: starting process "cd free_list/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 17:24:51 [free_list] base: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 17:24:51 [free_list] base: This license is granted for the limited purpose of academic and/or research activities.
SBY 17:24:51 [free_list] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 17:24:51 [free_list] base: This license was issued to Hakam Atassi.
SBY 17:24:51 [free_list] base: Customer PoC: Hakam Atassi <atassih@mcmaster.ca>.
SBY 17:24:52 [free_list] base: finished (returncode=0)
SBY 17:24:52 [free_list] prep: starting process "cd free_list/model; yosys -ql design_prep.log design_prep.ys"
SBY 17:24:52 [free_list] prep: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 17:24:52 [free_list] prep: This license is granted for the limited purpose of academic and/or research activities.
SBY 17:24:52 [free_list] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 17:24:52 [free_list] prep: This license was issued to Hakam Atassi.
SBY 17:24:52 [free_list] prep: Customer PoC: Hakam Atassi <atassih@mcmaster.ca>.
SBY 17:24:52 [free_list] prep: finished (returncode=0)
SBY 17:24:52 [free_list] smt2: starting process "cd free_list/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 17:24:52 [free_list] smt2: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 17:24:52 [free_list] smt2: This license is granted for the limited purpose of academic and/or research activities.
SBY 17:24:52 [free_list] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 17:24:52 [free_list] smt2: This license was issued to Hakam Atassi.
SBY 17:24:52 [free_list] smt2: Customer PoC: Hakam Atassi <atassih@mcmaster.ca>.
SBY 17:24:52 [free_list] smt2: finished (returncode=0)
SBY 17:24:52 [free_list] engine_0.basecase: starting process "cd free_list; yosys-smtbmc --presat --unroll --noprogress -t 30  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 17:24:52 [free_list] engine_0.induction: starting process "cd free_list; yosys-smtbmc --presat --unroll -i --noprogress -t 30  --append 0 --dump-vcd engine_0/trace_induct.vcd --dump-yw engine_0/trace_induct.yw --dump-vlogtb engine_0/trace_induct_tb.v --dump-smtc engine_0/trace_induct.smtc model/design_smt2.smt2"
SBY 17:24:53 [free_list] engine_0.basecase: ##   0:00:00  Solver: yices
SBY 17:24:53 [free_list] engine_0.induction: ##   0:00:00  Solver: yices
SBY 17:24:53 [free_list] engine_0.basecase: ##   0:00:00  Checking assumptions in step 0..
SBY 17:24:53 [free_list] engine_0.basecase: ##   0:00:00  Checking assertions in step 0..
SBY 17:24:53 [free_list] engine_0.induction: ##   0:00:00  Trying induction in step 30..
SBY 17:24:53 [free_list] engine_0.induction: ##   0:00:00  Trying induction in step 29..
SBY 17:24:53 [free_list] engine_0.basecase: ##   0:00:00  Checking assumptions in step 1..
SBY 17:24:53 [free_list] engine_0.basecase: ##   0:00:00  Checking assertions in step 1..
SBY 17:24:53 [free_list] engine_0.induction: ##   0:00:00  Trying induction in step 28..
SBY 17:24:53 [free_list] engine_0.basecase: ##   0:00:00  Checking assumptions in step 2..
SBY 17:24:53 [free_list] engine_0.basecase: ##   0:00:00  Checking assertions in step 2..
SBY 17:24:53 [free_list] engine_0.basecase: ##   0:00:00  Checking assumptions in step 3..
SBY 17:24:53 [free_list] engine_0.basecase: ##   0:00:00  Checking assertions in step 3..
SBY 17:24:53 [free_list] engine_0.induction: ##   0:00:00  Temporal induction successful.
SBY 17:24:53 [free_list] engine_0.induction: ##   0:00:00  Status: passed
SBY 17:24:53 [free_list] engine_0.induction: finished (returncode=0)
SBY 17:24:53 [free_list] engine_0.induction: Status returned by engine for induction: pass
SBY 17:24:53 [free_list] engine_0.basecase: ##   0:00:00  Checking assumptions in step 4..
SBY 17:24:53 [free_list] engine_0.basecase: ##   0:00:00  Checking assertions in step 4..
SBY 17:24:54 [free_list] engine_0.basecase: ##   0:00:01  Checking assumptions in step 5..
SBY 17:24:54 [free_list] engine_0.basecase: ##   0:00:01  Checking assertions in step 5..
SBY 17:24:54 [free_list] engine_0.basecase: ##   0:00:01  Checking assumptions in step 6..
SBY 17:24:54 [free_list] engine_0.basecase: ##   0:00:01  Checking assertions in step 6..
SBY 17:24:55 [free_list] engine_0.basecase: ##   0:00:02  Checking assumptions in step 7..
SBY 17:24:55 [free_list] engine_0.basecase: ##   0:00:02  Checking assertions in step 7..
SBY 17:24:55 [free_list] engine_0.basecase: ##   0:00:02  Checking assumptions in step 8..
SBY 17:24:55 [free_list] engine_0.basecase: ##   0:00:02  Checking assertions in step 8..
SBY 17:24:56 [free_list] engine_0.basecase: ##   0:00:03  Checking assumptions in step 9..
SBY 17:24:56 [free_list] engine_0.basecase: ##   0:00:03  Checking assertions in step 9..
SBY 17:24:56 [free_list] engine_0.basecase: ##   0:00:03  Checking assumptions in step 10..
SBY 17:24:56 [free_list] engine_0.basecase: ##   0:00:03  Checking assertions in step 10..
SBY 17:24:57 [free_list] engine_0.basecase: ##   0:00:04  Checking assumptions in step 11..
SBY 17:24:57 [free_list] engine_0.basecase: ##   0:00:04  Checking assertions in step 11..
SBY 17:24:58 [free_list] engine_0.basecase: ##   0:00:05  Checking assumptions in step 12..
SBY 17:24:58 [free_list] engine_0.basecase: ##   0:00:05  Checking assertions in step 12..
SBY 17:24:58 [free_list] engine_0.basecase: ##   0:00:05  Checking assumptions in step 13..
SBY 17:24:59 [free_list] engine_0.basecase: ##   0:00:06  Checking assertions in step 13..
SBY 17:24:59 [free_list] engine_0.basecase: ##   0:00:06  Checking assumptions in step 14..
SBY 17:24:59 [free_list] engine_0.basecase: ##   0:00:06  Checking assertions in step 14..
SBY 17:25:00 [free_list] engine_0.basecase: terminating process
