# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/scarte9/ECSE487-ALU/alu_16.vhd
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:27:15 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:27:15 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:27:15 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:27:16 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -gui C:\Users\scarte9\ECSE487-ALU\alu_16.vhd 
# Start time: 15:27:16 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:29:31 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:29:31 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:29:31 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:29:31 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:29:31 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for subtract function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Error: addition failed
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Error: addition failed
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:31:29 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:31:29 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:31:29 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:31:29 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:31:29 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for subtract function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Error: addition failed
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Error: addition failed
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:37:01 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:37:01 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:37:01 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:37:01 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:37:01 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for subtract function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Error: addition failed
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Error: addition failed
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:38:31 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:38:31 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:38:31 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:38:31 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:38:31 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for subtract function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Error: addition failed
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:40:33 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:40:34 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:40:34 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:40:34 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:40:34 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for subtract function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:44:50 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:44:51 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:44:51 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:44:51 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:44:51 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for subtract function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Error: addition failed
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:47:52 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:47:52 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:47:52 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:47:53 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:47:53 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for subtract function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Error: subtraction failed
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:35 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:49:35 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:49:35 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:49:36 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:49:36 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for subtract function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:52:56 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:52:57 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:52:57 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:52:57 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:52:57 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
quit -sim
# Load canceled
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:00:12 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:00:12 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:00:12 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:00:13 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:00:13 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 12 ns  Iteration: 0  Instance: /alu_tb
restart -f
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:00:43 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:00:43 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:00:43 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:00:43 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:00:43 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:03:12 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:03:12 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:03:12 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:03:12 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:03:12 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NAND function
#    Time: 12 ns  Iteration: 0  Instance: /alu_tb
# ** Error: NAND failed
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:04:20 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:04:20 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:04:20 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:04:21 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:04:21 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NAND function
#    Time: 12 ns  Iteration: 0  Instance: /alu_tb
# ** Error: NAND failed
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Error: NAND failed
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:05:46 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:05:46 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:05:46 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# ** Error: alu_tb.vhd(185): near ") REPORT ": expecting ')'
# ** Error: alu_tb.vhd(185): near " SEVERITY ERROR;": (vcom-1203) String literal is not terminated with the " character.
# ** Error: alu_tb.vhd(200): VHDL Compiler exiting
# End time: 16:05:46 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/altera/15.0/modelsim_ase/win32aloem/vcom failed.
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:06:00 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:06:00 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:06:00 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:06:01 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:06:01 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NAND function
#    Time: 12 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:08:25 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:08:25 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:08:25 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:08:25 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:08:25 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NAND function
#    Time: 12 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for OR function
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:10:02 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:10:03 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:10:03 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:10:03 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:10:03 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NAND function
#    Time: 12 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for OR function
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOR function
#    Time: 18 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:15:25 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:15:25 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:15:25 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:15:25 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:15:25 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NAND function
#    Time: 12 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for OR function
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOR function
#    Time: 18 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XOR function
#    Time: 21 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:18:28 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:18:28 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:18:28 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:18:29 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:18:29 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NAND function
#    Time: 12 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for OR function
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOR function
#    Time: 18 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XOR function
#    Time: 21 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XNOR function
#    Time: 24 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:20:56 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:20:56 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:20:56 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:20:56 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:20:56 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 1 ns  Iteration: 0  Instance: /alu_tb
# ** Error: addition failed
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Error: addition failed
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Error: addition failed
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Error: subtraction failed
#    Time: 5 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 5 ns  Iteration: 0  Instance: /alu_tb
# ** Error: subtraction failed
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Error: subtraction failed
#    Time: 7 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 7 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 7 ns  Iteration: 0  Instance: /alu_tb
# ** Error: NOT failed
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Error: NOT failed
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
# ** Error: NOT failed
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 11 ns  Iteration: 0  Instance: /alu_tb
# ** Error: AND failed
#    Time: 12 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 12 ns  Iteration: 0  Instance: /alu_tb
# ** Error: AND failed
#    Time: 13 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 13 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NAND function
#    Time: 13 ns  Iteration: 0  Instance: /alu_tb
# ** Error: NAND failed
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Error: NAND failed
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
# ** Error: NAND failed
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for OR function
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Error: OR failed
#    Time: 17 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 17 ns  Iteration: 0  Instance: /alu_tb
# ** Error: OR failed
#    Time: 18 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 18 ns  Iteration: 0  Instance: /alu_tb
# ** Error: OR failed
#    Time: 19 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 19 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOR function
#    Time: 19 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Error: NOR failed
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Error: NOR failed
#    Time: 23 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 23 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XOR function
#    Time: 24 ns  Iteration: 0  Instance: /alu_tb
# ** Error: XOR failed
#    Time: 25 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 25 ns  Iteration: 0  Instance: /alu_tb
# ** Error: XOR failed
#    Time: 26 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 26 ns  Iteration: 0  Instance: /alu_tb
# ** Error: XOR failed
#    Time: 27 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 27 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XNOR function
#    Time: 27 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 28 ns  Iteration: 0  Instance: /alu_tb
# ** Error: XNOR failed
#    Time: 29 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 29 ns  Iteration: 0  Instance: /alu_tb
# ** Error: XNOR failed
#    Time: 30 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 30 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:21:48 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:21:48 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:21:48 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:21:49 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:21:49 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 5 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 11 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NAND function
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for OR function
#    Time: 17 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOR function
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XOR function
#    Time: 27 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XNOR function
#    Time: 30 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:55 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:25:56 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:56 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:25:56 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:25:56 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 5 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 11 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NAND function
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for OR function
#    Time: 17 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOR function
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XOR function
#    Time: 27 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XNOR function
#    Time: 30 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASL function
#    Time: 33 ns  Iteration: 0  Instance: /alu_tb
# ** Error: ASL failed
#    Time: 34 ns  Iteration: 0  Instance: /alu_tb
# ** Error: ASL failed
#    Time: 36 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:28:36 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:28:36 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:28:36 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:28:37 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:28:37 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 5 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 11 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NAND function
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for OR function
#    Time: 17 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOR function
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XOR function
#    Time: 27 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XNOR function
#    Time: 30 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASL function
#    Time: 33 ns  Iteration: 0  Instance: /alu_tb
# ** Error: ASL failed
#    Time: 36 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:07 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:30:08 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:30:08 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:30:08 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:30:08 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 5 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 11 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NAND function
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for OR function
#    Time: 17 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOR function
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XOR function
#    Time: 27 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XNOR function
#    Time: 30 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASL function
#    Time: 33 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:41:09 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:41:09 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:41:09 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# ** Error: alu_tb.vhd(292): near "1010101010101010": (vcom-119) Integer value exceeds INTEGER'high.
# ** Error: alu_tb.vhd(292): near "1010101010101010": syntax error
# ** Error: alu_tb.vhd(352): VHDL Compiler exiting
# End time: 16:41:09 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/altera/15.0/modelsim_ase/win32aloem/vcom failed.
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:41:22 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:41:23 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:41:23 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:41:23 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:41:23 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 5 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 11 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NAND function
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for OR function
#    Time: 17 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOR function
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XOR function
#    Time: 27 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XNOR function
#    Time: 30 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASL function
#    Time: 33 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASR function
#    Time: 36 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:44:25 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:44:25 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:44:25 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:44:25 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:44:25 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 5 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 11 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NAND function
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for OR function
#    Time: 17 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOR function
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XOR function
#    Time: 27 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XNOR function
#    Time: 30 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASL function
#    Time: 33 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASR function
#    Time: 36 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for LSL function
#    Time: 41 ns  Iteration: 0  Instance: /alu_tb
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 42 ns  Iteration: 0  Instance: /alu_tb
# ** Error: LSL failed
#    Time: 42 ns  Iteration: 0  Instance: /alu_tb
# ** Error: LSL failed
#    Time: 43 ns  Iteration: 0  Instance: /alu_tb
# ** Error: LSL failed
#    Time: 44 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:45:41 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:45:42 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:45:42 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:45:42 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:45:42 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 5 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 11 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NAND function
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for OR function
#    Time: 17 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOR function
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XOR function
#    Time: 27 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XNOR function
#    Time: 30 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASL function
#    Time: 33 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASR function
#    Time: 36 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for LSL function
#    Time: 41 ns  Iteration: 0  Instance: /alu_tb
quit -sim
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:49:10 on Jan 31,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 16:49:11 on Jan 31,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:49:11 on Jan 31,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 16:49:11 on Jan 31,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:49:11 on Jan 31,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 5 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOT function
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 11 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NAND function
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for OR function
#    Time: 17 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for NOR function
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XOR function
#    Time: 27 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for XNOR function
#    Time: 30 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASL function
#    Time: 33 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASR function
#    Time: 36 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for LSL function
#    Time: 41 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for LSR function
#    Time: 44 ns  Iteration: 0  Instance: /alu_tb
# ** Note: TESTING Complete
#    Time: 47 ns  Iteration: 0  Instance: /alu_tb
# ** Note: RESET Complete
#    Time: 49 ns  Iteration: 0  Instance: /alu_tb
# WARNING: No extended dataflow license exists
quit -sim
