###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 02:43:19 2025
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[13] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  3.819
= Slack Time                   15.604
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.604 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.588 | 0.628 |   0.628 |   16.231 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.107 | 0.862 |   1.489 |   17.093 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.303 | 0.339 |   1.828 |   17.432 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.208 |   2.037 |   17.640 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.066 | 0.072 |   2.108 |   17.712 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.007 | 0.625 |   2.734 |   18.337 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.241 | 0.201 |   2.934 |   18.538 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.121 | 0.271 |   3.206 |   18.809 | 
     | ALU_UNIT/U80               | B1 v -> Y ^ | AOI221XLM | 0.678 | 0.535 |   3.740 |   19.344 | 
     | ALU_UNIT/U79               | A ^ -> Y v  | INVX2M    | 0.115 | 0.079 |   3.819 |   19.423 | 
     | ALU_UNIT/\ALU_OUT_reg[13]  | D v         | SDFFQX2M  | 0.115 | 0.000 |   3.819 |   19.423 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -15.604 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -15.604 | 
     | ALU_UNIT/\ALU_OUT_reg[13]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -15.604 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[9] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  3.809
= Slack Time                   15.614
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.614 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.588 | 0.628 |   0.628 |   16.242 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.107 | 0.862 |   1.489 |   17.103 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.303 | 0.339 |   1.828 |   17.442 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.208 |   2.037 |   17.651 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.066 | 0.072 |   2.109 |   17.722 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.007 | 0.625 |   2.734 |   18.347 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.241 | 0.201 |   2.935 |   18.548 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.121 | 0.271 |   3.206 |   18.820 | 
     | ALU_UNIT/U72               | B1 v -> Y ^ | AOI221XLM | 0.655 | 0.521 |   3.727 |   19.341 | 
     | ALU_UNIT/U71               | A ^ -> Y v  | INVX2M    | 0.116 | 0.082 |   3.809 |   19.423 | 
     | ALU_UNIT/\ALU_OUT_reg[9]   | D v         | SDFFQX2M  | 0.116 | 0.000 |   3.809 |   19.423 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -15.614 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -15.614 | 
     | ALU_UNIT/\ALU_OUT_reg[9]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -15.614 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[11] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.422
- Arrival Time                  3.802
= Slack Time                   15.620
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.620 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.588 | 0.628 |   0.628 |   16.247 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.107 | 0.862 |   1.489 |   17.109 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.303 | 0.339 |   1.828 |   17.448 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.208 |   2.037 |   17.656 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.066 | 0.072 |   2.109 |   17.728 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.007 | 0.625 |   2.734 |   18.353 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.241 | 0.201 |   2.935 |   18.554 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.121 | 0.271 |   3.206 |   18.826 | 
     | ALU_UNIT/U76               | B1 v -> Y ^ | AOI221XLM | 0.632 | 0.509 |   3.715 |   19.334 | 
     | ALU_UNIT/U75               | A ^ -> Y v  | INVX2M    | 0.119 | 0.088 |   3.802 |   19.422 | 
     | ALU_UNIT/\ALU_OUT_reg[11]  | D v         | SDFFQX2M  | 0.119 | 0.000 |   3.802 |   19.422 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -15.620 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -15.620 | 
     | ALU_UNIT/\ALU_OUT_reg[11]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -15.620 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[15] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  3.802
= Slack Time                   15.621
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.621 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.588 | 0.628 |   0.628 |   16.248 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.107 | 0.862 |   1.489 |   17.110 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.303 | 0.339 |   1.828 |   17.449 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.208 |   2.037 |   17.657 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.066 | 0.072 |   2.109 |   17.729 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.007 | 0.625 |   2.734 |   18.354 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.241 | 0.201 |   2.935 |   18.555 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.121 | 0.271 |   3.206 |   18.827 | 
     | ALU_UNIT/U84               | B1 v -> Y ^ | AOI221XLM | 0.642 | 0.514 |   3.720 |   19.340 | 
     | ALU_UNIT/U83               | A ^ -> Y v  | INVX2M    | 0.115 | 0.082 |   3.802 |   19.423 | 
     | ALU_UNIT/\ALU_OUT_reg[15]  | D v         | SDFFQX2M  | 0.115 | 0.000 |   3.802 |   19.423 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -15.621 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -15.621 | 
     | ALU_UNIT/\ALU_OUT_reg[15]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -15.621 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[12] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  3.798
= Slack Time                   15.623
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.623 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.588 | 0.628 |   0.628 |   16.251 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.107 | 0.862 |   1.489 |   17.113 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.303 | 0.339 |   1.828 |   17.452 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.208 |   2.037 |   17.660 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.066 | 0.072 |   2.109 |   17.732 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.007 | 0.625 |   2.734 |   18.357 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.241 | 0.201 |   2.935 |   18.558 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.121 | 0.271 |   3.206 |   18.829 | 
     | ALU_UNIT/U78               | B1 v -> Y ^ | AOI221XLM | 0.614 | 0.498 |   3.704 |   19.328 | 
     | ALU_UNIT/U77               | A ^ -> Y v  | INVX2M    | 0.122 | 0.094 |   3.798 |   19.421 | 
     | ALU_UNIT/\ALU_OUT_reg[12]  | D v         | SDFFQX2M  | 0.122 | 0.000 |   3.798 |   19.421 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -15.623 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -15.623 | 
     | ALU_UNIT/\ALU_OUT_reg[12]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -15.623 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[10] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  3.765
= Slack Time                   15.659
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.659 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.588 | 0.628 |   0.628 |   16.286 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.107 | 0.862 |   1.489 |   17.148 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.303 | 0.339 |   1.828 |   17.487 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.208 |   2.037 |   17.695 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.066 | 0.072 |   2.109 |   17.767 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.007 | 0.625 |   2.734 |   18.392 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.241 | 0.201 |   2.935 |   18.593 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.121 | 0.271 |   3.206 |   18.865 | 
     | ALU_UNIT/U74               | B1 v -> Y ^ | AOI221XLM | 0.582 | 0.480 |   3.686 |   19.344 | 
     | ALU_UNIT/U73               | A ^ -> Y v  | INVX2M    | 0.108 | 0.080 |   3.765 |   19.424 | 
     | ALU_UNIT/\ALU_OUT_reg[10]  | D v         | SDFFQX2M  | 0.108 | 0.000 |   3.765 |   19.424 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -15.659 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -15.659 | 
     | ALU_UNIT/\ALU_OUT_reg[10]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -15.659 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[14] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  3.757
= Slack Time                   15.668
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.668 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.588 | 0.628 |   0.628 |   16.295 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.107 | 0.862 |   1.489 |   17.157 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.303 | 0.339 |   1.828 |   17.496 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.208 |   2.037 |   17.705 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.066 | 0.072 |   2.109 |   17.776 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.007 | 0.625 |   2.734 |   18.401 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.241 | 0.201 |   2.935 |   18.602 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.121 | 0.271 |   3.206 |   18.874 | 
     | ALU_UNIT/U82               | B1 v -> Y ^ | AOI221XLM | 0.568 | 0.472 |   3.678 |   19.346 | 
     | ALU_UNIT/U81               | A ^ -> Y v  | INVX2M    | 0.106 | 0.079 |   3.757 |   19.424 | 
     | ALU_UNIT/\ALU_OUT_reg[14]  | D v         | SDFFQX2M  | 0.106 | 0.000 |   3.757 |   19.425 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -15.668 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -15.668 | 
     | ALU_UNIT/\ALU_OUT_reg[14]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -15.668 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[5] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.419
- Arrival Time                  3.645
= Slack Time                   15.774
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.774 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.588 | 0.628 |   0.628 |   16.402 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.107 | 0.862 |   1.489 |   17.263 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.303 | 0.339 |   1.828 |   17.602 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.208 |   2.037 |   17.811 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.066 | 0.072 |   2.108 |   17.882 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.007 | 0.625 |   2.734 |   18.508 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.241 | 0.201 |   2.934 |   18.708 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.396 | 0.295 |   3.229 |   19.003 | 
     | ALU_UNIT/U106              | B0 ^ -> Y v | AOI31X2M  | 0.185 | 0.097 |   3.326 |   19.100 | 
     | ALU_UNIT/U105              | B0 v -> Y v | AO21XLM   | 0.133 | 0.319 |   3.645 |   19.419 | 
     | ALU_UNIT/\ALU_OUT_reg[5]   | D v         | SDFFQX2M  | 0.133 | 0.000 |   3.645 |   19.419 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -15.774 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -15.774 | 
     | ALU_UNIT/\ALU_OUT_reg[5]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -15.774 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[6] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  3.635
= Slack Time                   15.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.787 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.588 | 0.628 |   0.628 |   16.415 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.107 | 0.862 |   1.489 |   17.276 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.303 | 0.339 |   1.828 |   17.616 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.208 |   2.037 |   17.824 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.066 | 0.072 |   2.108 |   17.896 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.007 | 0.625 |   2.734 |   18.521 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.241 | 0.201 |   2.934 |   18.722 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.396 | 0.295 |   3.229 |   19.017 | 
     | ALU_UNIT/U110              | B0 ^ -> Y v | AOI31X2M  | 0.221 | 0.095 |   3.324 |   19.112 | 
     | ALU_UNIT/U109              | B0 v -> Y v | AO21XLM   | 0.114 | 0.311 |   3.635 |   19.423 | 
     | ALU_UNIT/\ALU_OUT_reg[6]   | D v         | SDFFQX2M  | 0.114 | 0.000 |   3.635 |   19.423 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -15.787 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -15.787 | 
     | ALU_UNIT/\ALU_OUT_reg[6]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -15.787 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[4] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  3.631
= Slack Time                   15.793
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.793 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.588 | 0.628 |   0.628 |   16.420 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.107 | 0.862 |   1.489 |   17.282 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.303 | 0.339 |   1.828 |   17.621 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.208 |   2.037 |   17.830 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.066 | 0.072 |   2.109 |   17.901 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.007 | 0.625 |   2.734 |   18.526 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.241 | 0.201 |   2.935 |   18.727 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.396 | 0.295 |   3.229 |   19.022 | 
     | ALU_UNIT/U102              | B0 ^ -> Y v | AOI31X2M  | 0.190 | 0.102 |   3.331 |   19.124 | 
     | ALU_UNIT/U101              | B0 v -> Y v | AO21XLM   | 0.112 | 0.299 |   3.631 |   19.424 | 
     | ALU_UNIT/\ALU_OUT_reg[4]   | D v         | SDFFQX2M  | 0.112 | 0.000 |   3.631 |   19.424 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -15.793 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -15.793 | 
     | ALU_UNIT/\ALU_OUT_reg[4]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -15.793 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[2] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  3.626
= Slack Time                   15.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.794 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.588 | 0.628 |   0.628 |   16.422 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.107 | 0.862 |   1.489 |   17.283 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.303 | 0.339 |   1.828 |   17.623 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.208 |   2.037 |   17.831 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.066 | 0.072 |   2.109 |   17.903 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.007 | 0.625 |   2.734 |   18.528 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.241 | 0.201 |   2.935 |   18.729 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.396 | 0.295 |   3.229 |   19.023 | 
     | ALU_UNIT/U94               | B0 ^ -> Y v | AOI31X2M  | 0.172 | 0.087 |   3.316 |   19.110 | 
     | ALU_UNIT/U93               | B0 v -> Y v | AO21XLM   | 0.127 | 0.310 |   3.626 |   19.420 | 
     | ALU_UNIT/\ALU_OUT_reg[2]   | D v         | SDFFQX2M  | 0.127 | 0.000 |   3.626 |   19.420 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -15.794 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -15.794 | 
     | ALU_UNIT/\ALU_OUT_reg[2]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -15.794 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[1] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  3.623
= Slack Time                   15.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.798 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.588 | 0.628 |   0.628 |   16.426 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.107 | 0.862 |   1.489 |   17.287 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.303 | 0.339 |   1.828 |   17.627 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.208 |   2.037 |   17.835 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.066 | 0.072 |   2.109 |   17.907 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.007 | 0.625 |   2.734 |   18.532 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.241 | 0.201 |   2.935 |   18.733 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.396 | 0.295 |   3.229 |   19.027 | 
     | ALU_UNIT/U90               | B0 ^ -> Y v | AOI31X2M  | 0.185 | 0.083 |   3.312 |   19.110 | 
     | ALU_UNIT/U89               | B0 v -> Y v | AO21XLM   | 0.124 | 0.311 |   3.623 |   19.421 | 
     | ALU_UNIT/\ALU_OUT_reg[1]   | D v         | SDFFQX2M  | 0.124 | 0.000 |   3.623 |   19.421 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -15.798 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -15.798 | 
     | ALU_UNIT/\ALU_OUT_reg[1]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -15.798 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[3] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  3.622
= Slack Time                   15.802
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.802 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.588 | 0.628 |   0.628 |   16.429 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.107 | 0.862 |   1.489 |   17.291 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.303 | 0.339 |   1.828 |   17.630 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.208 |   2.037 |   17.839 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.066 | 0.072 |   2.108 |   17.910 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.007 | 0.625 |   2.734 |   18.535 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.241 | 0.201 |   2.934 |   18.736 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.396 | 0.295 |   3.229 |   19.031 | 
     | ALU_UNIT/U98               | B0 ^ -> Y v | AOI31X2M  | 0.187 | 0.095 |   3.324 |   19.126 | 
     | ALU_UNIT/U97               | B0 v -> Y v | AO21XLM   | 0.111 | 0.298 |   3.622 |   19.424 | 
     | ALU_UNIT/\ALU_OUT_reg[3]   | D v         | SDFFQX2M  | 0.111 | 0.000 |   3.622 |   19.424 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -15.802 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -15.802 | 
     | ALU_UNIT/\ALU_OUT_reg[3]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -15.802 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[0] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  3.604
= Slack Time                   15.817
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.817 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.588 | 0.628 |   0.628 |   16.445 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.107 | 0.862 |   1.489 |   17.306 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.303 | 0.339 |   1.828 |   17.646 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.208 |   2.037 |   17.854 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.066 | 0.072 |   2.108 |   17.926 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.007 | 0.625 |   2.734 |   18.551 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.241 | 0.201 |   2.934 |   18.752 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.396 | 0.295 |   3.229 |   19.046 | 
     | ALU_UNIT/U86               | B0 ^ -> Y v | AOI31X2M  | 0.162 | 0.072 |   3.301 |   19.118 | 
     | ALU_UNIT/U85               | B0 v -> Y v | AO21XLM   | 0.123 | 0.303 |   3.604 |   19.421 | 
     | ALU_UNIT/\ALU_OUT_reg[0]   | D v         | SDFFQX2M  | 0.123 | 0.000 |   3.604 |   19.421 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -15.817 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -15.817 | 
     | ALU_UNIT/\ALU_OUT_reg[0]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -15.817 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[7] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  3.604
= Slack Time                   15.820
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.820 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.588 | 0.628 |   0.628 |   16.448 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.107 | 0.862 |   1.489 |   17.309 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.303 | 0.339 |   1.828 |   17.649 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.208 |   2.037 |   17.857 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.066 | 0.072 |   2.109 |   17.929 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.007 | 0.625 |   2.734 |   18.554 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.241 | 0.201 |   2.935 |   18.755 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.396 | 0.295 |   3.229 |   19.049 | 
     | ALU_UNIT/U114              | B0 ^ -> Y v | AOI31X2M  | 0.183 | 0.078 |   3.307 |   19.127 | 
     | ALU_UNIT/U113              | B0 v -> Y v | AO21XLM   | 0.111 | 0.296 |   3.604 |   19.424 | 
     | ALU_UNIT/\ALU_OUT_reg[7]   | D v         | SDFFQX2M  | 0.111 | 0.000 |   3.604 |   19.424 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -15.820 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -15.820 | 
     | ALU_UNIT/\ALU_OUT_reg[7]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -15.820 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[8] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  3.386
= Slack Time                   16.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   16.034 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.588 | 0.628 |   0.628 |   16.661 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.107 | 0.862 |   1.489 |   17.523 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.303 | 0.339 |   1.828 |   17.862 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.208 |   2.037 |   18.070 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.066 | 0.072 |   2.108 |   18.142 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.007 | 0.625 |   2.734 |   18.767 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.241 | 0.201 |   2.934 |   18.968 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.396 | 0.295 |   3.229 |   19.263 | 
     | ALU_UNIT/U68               | A1 ^ -> Y v | OAI211X2M | 0.129 | 0.157 |   3.386 |   19.420 | 
     | ALU_UNIT/\ALU_OUT_reg[8]   | D v         | SDFFQX2M  | 0.129 | 0.000 |   3.386 |   19.420 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -16.034 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -16.034 | 
     | ALU_UNIT/\ALU_OUT_reg[8]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -16.034 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ALU_UNIT/OUT_VALID_reg/CK 
Endpoint:   ALU_UNIT/OUT_VALID_reg/D (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  2.571
= Slack Time                   16.854
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^  |           | 0.000 |       |   0.000 |   16.854 | 
     | U5_mux2X1/U1               | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   17.635 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   18.564 | 
     | ALU_UNIT/U58               | A ^ -> Y v  | CLKINVX2M | 0.321 | 0.357 |   2.068 |   18.921 | 
     | ALU_UNIT/U160              | AN v -> Y v | NAND2BX2M | 0.146 | 0.282 |   2.349 |   19.203 | 
     | ALU_UNIT/U65               | A v -> Y ^  | INVX2M    | 0.093 | 0.095 |   2.444 |   19.298 | 
     | ALU_UNIT/U67               | A1 ^ -> Y v | OAI32X1M  | 0.143 | 0.126 |   2.571 |   19.424 | 
     | ALU_UNIT/OUT_VALID_reg     | D v         | SDFFX1M   | 0.143 | 0.000 |   2.571 |   19.424 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -16.854 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -16.854 | 
     | ALU_UNIT/OUT_VALID_reg      | CK ^        | SDFFX1M  | 0.000 | 0.000 |   0.000 |  -16.854 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RST_SYN_REF/\ff_reg[1] /CK 
Endpoint:   RST_SYN_REF/\ff_reg[1] /RN (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: RST_N                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.319
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.481
- Arrival Time                  0.230
= Slack Time                   19.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | RST_N ^     |           | 0.000 |       |   0.000 |   19.251 | 
     | U4_mux2X1/U1           | A0 ^ -> Y ^ | AO2B2X2M  | 0.245 | 0.230 |   0.229 |   19.481 | 
     | RST_SYN_REF/\ff_reg[1] | RN ^        | SDFFRQX1M | 0.245 | 0.000 |   0.230 |   19.481 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |           | 0.050 |       |   0.000 |  -19.251 | 
     | U0_mux2X1/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -19.251 | 
     | RST_SYN_REF/\ff_reg[1] | CK ^        | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -19.251 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RST_SYN_REF/\ff_reg[0] /CK 
Endpoint:   RST_SYN_REF/\ff_reg[0] /RN (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: RST_N                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.311
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.489
- Arrival Time                  0.230
= Slack Time                   19.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | RST_N ^     |           | 0.000 |       |   0.000 |   19.259 | 
     | U4_mux2X1/U1           | A0 ^ -> Y ^ | AO2B2X2M  | 0.245 | 0.230 |   0.229 |   19.488 | 
     | RST_SYN_REF/\ff_reg[0] | RN ^        | SDFFRQX2M | 0.245 | 0.000 |   0.230 |   19.489 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |           | 0.050 |       |   0.000 |  -19.259 | 
     | U0_mux2X1/U1           | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -19.259 | 
     | RST_SYN_REF/\ff_reg[0] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -19.259 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[6][7] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[6][7] /SI (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: SI[2]                                    (v) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.600
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.200
- Arrival Time                 20.095
= Slack Time                   79.105
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.091
     = Beginpoint Arrival Time           20.091
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |   Arc   |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |         |          |       |       |  Time   |   Time   | 
     |--------------------------------------+---------+----------+-------+-------+---------+----------| 
     |                                      | SI[2] v |          | 0.154 |       |  20.091 |   99.197 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][7] | SI v    | SDFFQX2M | 0.154 | 0.004 |  20.095 |   99.200 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |          | 0.050 |       |   0.000 |  -79.105 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -79.105 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][7] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -79.105 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[2] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[2] /SI (v) checked with  leading edge of 
'scan_clk'
Beginpoint: SI[1]                            (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.590
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.210
- Arrival Time                 20.058
= Slack Time                   79.152
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.056
     = Beginpoint Arrival Time           20.056
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |         |          |       |       |  Time   |   Time   | 
     |------------------------------+---------+----------+-------+-------+---------+----------| 
     |                              | SI[1] v |          | 0.103 |       |  20.056 |   99.208 | 
     | REGISTER_FILE/\RdData_reg[2] | SI v    | SDFFQX2M | 0.103 | 0.001 |  20.058 |   99.210 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |             |          |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |          | 0.050 |       |   0.000 |  -79.152 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -79.152 | 
     | REGISTER_FILE/\RdData_reg[2] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -79.152 | 
     +--------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[11][0] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[11][0] /SI (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: SI[0]                                  (v) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.504
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.296
- Arrival Time                 20.013
= Slack Time                   79.283
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time           20.013
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |         |           |       |       |  Time   |   Time   | 
     |------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                    | SI[0] v |           | 0.050 |       |  20.013 |   99.296 | 
     | REGISTER_FILE/\Reg_File_reg[11][0] | SI v    | SDFFRQX2M | 0.050 | 0.000 |  20.013 |   99.296 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |           | 0.050 |       |   0.000 |  -79.283 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -79.283 | 
     | REGISTER_FILE/\Reg_File_reg[11][0] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -79.283 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin UART/UART_Rx/FSM_block/\state_reg[2] /CK 
Endpoint:   UART/UART_Rx/FSM_block/\state_reg[2] /D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.388
- Arrival Time                  3.067
= Slack Time                   96.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^   |           | 0.000 |       |   0.000 |   96.322 | 
     | U6_mux2X1/U1                         | B1 ^ -> Y ^  | AO2B2X2M  | 0.721 | 0.532 |   0.532 |   96.854 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M          | A ^ -> Y ^   | CLKBUFX8M | 1.119 | 0.798 |   1.330 |   97.651 | 
     | UART/UART_Rx/parity_Check_block/U2   | A ^ -> Y ^   | AND3X4M   | 0.662 | 0.716 |   2.046 |   98.367 | 
     | UART/UART_Rx/FSM_block/U20           | C ^ -> Y v   | NOR3BX2M  | 0.170 | 0.151 |   2.197 |   98.518 | 
     | UART/UART_Rx/FSM_block/U9            | AN v -> Y v  | NAND4BX1M | 0.570 | 0.515 |   2.711 |   99.033 | 
     | UART/UART_Rx/FSM_block/U35           | A1N v -> Y v | OAI2B2X1M | 0.132 | 0.355 |   3.067 |   99.388 | 
     | UART/UART_Rx/FSM_block/\state_reg[2] | D v          | SDFFRQX2M | 0.132 | 0.000 |   3.067 |   99.388 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.322 | 
     | U3_mux2X1/U1                         | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -96.322 | 
     | UART/UART_Rx/FSM_block/\state_reg[2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.322 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin UART/UART_Rx/FSM_block/\state_reg[0] /CK 
Endpoint:   UART/UART_Rx/FSM_block/\state_reg[0] /D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.389
- Arrival Time                  3.063
= Slack Time                   96.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^  |           | 0.000 |       |   0.000 |   96.326 | 
     | U6_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M  | 0.721 | 0.532 |   0.532 |   96.858 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M          | A ^ -> Y ^  | CLKBUFX8M | 1.119 | 0.798 |   1.330 |   97.656 | 
     | UART/UART_Rx/parity_Check_block/U2   | A ^ -> Y ^  | AND3X4M   | 0.662 | 0.716 |   2.046 |   98.372 | 
     | UART/UART_Rx/FSM_block/U20           | C ^ -> Y v  | NOR3BX2M  | 0.170 | 0.151 |   2.197 |   98.523 | 
     | UART/UART_Rx/FSM_block/U9            | AN v -> Y v | NAND4BX1M | 0.570 | 0.515 |   2.711 |   99.038 | 
     | UART/UART_Rx/FSM_block/U37           | B v -> Y ^  | NAND3X2M  | 0.217 | 0.237 |   2.948 |   99.274 | 
     | UART/UART_Rx/FSM_block/U26           | B0 ^ -> Y v | OAI211X2M | 0.128 | 0.115 |   3.063 |   99.389 | 
     | UART/UART_Rx/FSM_block/\state_reg[0] | D v         | SDFFRQX2M | 0.128 | 0.000 |   3.063 |   99.389 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.326 | 
     | U3_mux2X1/U1                         | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -96.326 | 
     | UART/UART_Rx/FSM_block/\state_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.326 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin UART/UART_Rx/FSM_block/\state_reg[1] /CK 
Endpoint:   UART/UART_Rx/FSM_block/\state_reg[1] /D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.393
- Arrival Time                  3.061
= Slack Time                   96.332
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^  |           | 0.000 |       |   0.000 |   96.332 | 
     | U6_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M  | 0.721 | 0.532 |   0.532 |   96.864 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M          | A ^ -> Y ^  | CLKBUFX8M | 1.119 | 0.798 |   1.330 |   97.661 | 
     | UART/UART_Rx/parity_Check_block/U2   | A ^ -> Y ^  | AND3X4M   | 0.662 | 0.716 |   2.046 |   98.378 | 
     | UART/UART_Rx/FSM_block/U20           | C ^ -> Y v  | NOR3BX2M  | 0.170 | 0.151 |   2.197 |   98.529 | 
     | UART/UART_Rx/FSM_block/U9            | AN v -> Y v | NAND4BX1M | 0.570 | 0.515 |   2.711 |   99.043 | 
     | UART/UART_Rx/FSM_block/U37           | B v -> Y ^  | NAND3X2M  | 0.217 | 0.237 |   2.948 |   99.280 | 
     | UART/UART_Rx/FSM_block/U25           | B0 ^ -> Y v | OAI211X2M | 0.110 | 0.113 |   3.061 |   99.393 | 
     | UART/UART_Rx/FSM_block/\state_reg[1] | D v         | SDFFRQX2M | 0.110 | 0.000 |   3.061 |   99.393 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.332 | 
     | U3_mux2X1/U1                         | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -96.332 | 
     | UART/UART_Rx/FSM_block/\state_reg[1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.332 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin UART/UART_Rx/FSM_block/deser_en_reg/CK 
Endpoint:   UART/UART_Rx/FSM_block/deser_en_reg/D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                              (v) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.392
- Arrival Time                  2.748
= Slack Time                   96.644
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst v   |            | 0.000 |       |   0.000 |   96.644 | 
     | U6_mux2X1/U1                        | B1 v -> Y v  | AO2B2X2M   | 0.400 | 0.573 |   0.573 |   97.217 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M         | A v -> Y v   | CLKBUFX8M  | 1.035 | 0.750 |   1.323 |   97.967 | 
     | UART/UART_Rx/strt_Check_block/U2    | B v -> Y v   | AND3X2M    | 0.096 | 0.528 |   1.852 |   98.495 | 
     | UART/UART_Rx/FSM_block/U22          | AN v -> Y v  | NAND3BXLM  | 0.480 | 0.351 |   2.203 |   98.846 | 
     | UART/UART_Rx/FSM_block/U40          | A v -> Y v   | AND3X2M    | 0.092 | 0.310 |   2.513 |   99.156 | 
     | UART/UART_Rx/FSM_block/U38          | A1N v -> Y v | OAI2BB2X1M | 0.115 | 0.236 |   2.748 |   99.392 | 
     | UART/UART_Rx/FSM_block/deser_en_reg | D v          | SDFFRQX2M  | 0.115 | 0.000 |   2.748 |   99.392 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.644 | 
     | U3_mux2X1/U1                        | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -96.644 | 
     | UART/UART_Rx/FSM_block/deser_en_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.644 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin UART/UART_Rx/FSM_block/dat_samp_en_reg/CK 
Endpoint:   UART/UART_Rx/FSM_block/dat_samp_en_reg/D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.403
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.397
- Arrival Time                  2.751
= Slack Time                   96.646
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | scan_rst ^   |            | 0.000 |       |   0.000 |   96.646 | 
     | U6_mux2X1/U1                           | B1 ^ -> Y ^  | AO2B2X2M   | 0.721 | 0.532 |   0.532 |   97.178 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M            | A ^ -> Y ^   | CLKBUFX8M  | 1.119 | 0.798 |   1.330 |   97.976 | 
     | UART/UART_Rx/parity_Check_block/U2     | A ^ -> Y ^   | AND3X4M    | 0.662 | 0.716 |   2.046 |   98.692 | 
     | UART/UART_Rx/FSM_block/U29             | B0 ^ -> Y v  | AOI22X1M   | 0.257 | 0.245 |   2.291 |   98.937 | 
     | UART/UART_Rx/FSM_block/U28             | A0 v -> Y ^  | OAI211X2M  | 0.251 | 0.232 |   2.523 |   99.169 | 
     | UART/UART_Rx/FSM_block/U27             | A ^ -> Y v   | INVX2M     | 0.073 | 0.072 |   2.596 |   99.242 | 
     | UART/UART_Rx/FSM_block/U46             | A1N v -> Y v | OAI2BB1X2M | 0.091 | 0.155 |   2.751 |   99.397 | 
     | UART/UART_Rx/FSM_block/dat_samp_en_reg | D v          | SDFFRQX2M  | 0.091 | 0.000 |   2.751 |   99.397 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.646 | 
     | U3_mux2X1/U1                           | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -96.646 | 
     | UART/UART_Rx/FSM_block/dat_samp_en_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.646 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin UART/UART_Rx/FSM_block/enable_reg/CK 
Endpoint:   UART/UART_Rx/FSM_block/enable_reg/D (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.402
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.398
- Arrival Time                  2.746
= Slack Time                   96.652
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | scan_rst ^   |            | 0.000 |       |   0.000 |   96.652 | 
     | U6_mux2X1/U1                       | B1 ^ -> Y ^  | AO2B2X2M   | 0.721 | 0.532 |   0.532 |   97.184 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M        | A ^ -> Y ^   | CLKBUFX8M  | 1.119 | 0.798 |   1.330 |   97.982 | 
     | UART/UART_Rx/parity_Check_block/U2 | A ^ -> Y ^   | AND3X4M    | 0.662 | 0.716 |   2.046 |   98.698 | 
     | UART/UART_Rx/FSM_block/U29         | B0 ^ -> Y v  | AOI22X1M   | 0.257 | 0.245 |   2.291 |   98.943 | 
     | UART/UART_Rx/FSM_block/U28         | A0 v -> Y ^  | OAI211X2M  | 0.251 | 0.232 |   2.523 |   99.176 | 
     | UART/UART_Rx/FSM_block/U27         | A ^ -> Y v   | INVX2M     | 0.073 | 0.072 |   2.595 |   99.248 | 
     | UART/UART_Rx/FSM_block/U45         | A1N v -> Y v | OAI2BB1X2M | 0.085 | 0.150 |   2.746 |   99.398 | 
     | UART/UART_Rx/FSM_block/enable_reg  | D v          | SDFFRQX2M  | 0.085 | 0.000 |   2.746 |   99.398 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.652 | 
     | U3_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -96.652 | 
     | UART/UART_Rx/FSM_block/enable_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.652 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin UART/UART_Rx/FSM_block/data_valid_reg/CK 
Endpoint:   UART/UART_Rx/FSM_block/data_valid_reg/D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.402
- Arrival Time                  2.677
= Slack Time                   96.725
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |           |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^  |           | 0.000 |       |   0.000 |   96.725 | 
     | U6_mux2X1/U1                          | B1 ^ -> Y ^ | AO2B2X2M  | 0.721 | 0.532 |   0.532 |   97.257 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M           | A ^ -> Y ^  | CLKBUFX8M | 1.119 | 0.798 |   1.330 |   98.055 | 
     | UART/UART_Rx/Stop_Check_block/U2      | B ^ -> Y ^  | AND3X4M   | 0.649 | 0.697 |   2.027 |   98.752 | 
     | UART/UART_Rx/FSM_block/U32            | A ^ -> Y v  | INVX2M    | 0.152 | 0.130 |   2.157 |   98.881 | 
     | UART/UART_Rx/FSM_block/U6             | B v -> Y ^  | NOR2X2M   | 0.164 | 0.130 |   2.287 |   99.012 | 
     | UART/UART_Rx/FSM_block/U44            | A0 ^ -> Y v | OAI32X1M  | 0.132 | 0.129 |   2.416 |   99.141 | 
     | UART/UART_Rx/FSM_block/U43            | B1 v -> Y ^ | AOI32X1M  | 0.269 | 0.202 |   2.618 |   99.343 | 
     | UART/UART_Rx/FSM_block/U42            | A ^ -> Y v  | INVX2M    | 0.064 | 0.059 |   2.677 |   99.402 | 
     | UART/UART_Rx/FSM_block/data_valid_reg | D v         | SDFFRQX2M | 0.064 | 0.000 |   2.677 |   99.402 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.725 | 
     | U3_mux2X1/U1                          | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -96.725 | 
     | UART/UART_Rx/FSM_block/data_valid_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.725 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[7] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[7] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.435
- Arrival Time                  2.544
= Slack Time                   96.891
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |   96.891 | 
     | U5_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   97.672 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   98.601 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.346 | 0.350 |   2.060 |   98.951 | 
     | REGISTER_FILE/U227           | B1 v -> Y v | AO22X1M   | 0.118 | 0.484 |   2.544 |   99.435 | 
     | REGISTER_FILE/\RdData_reg[7] | D v         | SDFFQX2M  | 0.118 | 0.000 |   2.544 |   99.435 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |             |          |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |          | 0.050 |       |   0.000 |  -96.891 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -96.891 | 
     | REGISTER_FILE/\RdData_reg[7] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -96.891 | 
     +--------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[4] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[4] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.436
- Arrival Time                  2.541
= Slack Time                   96.895
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |   96.895 | 
     | U5_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   97.676 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   98.605 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.346 | 0.350 |   2.060 |   98.955 | 
     | REGISTER_FILE/U215           | B1 v -> Y v | AO22X1M   | 0.116 | 0.481 |   2.541 |   99.436 | 
     | REGISTER_FILE/\RdData_reg[4] | D v         | SDFFQX2M  | 0.116 | 0.000 |   2.541 |   99.436 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |             |          |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |          | 0.050 |       |   0.000 |  -96.895 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -96.895 | 
     | REGISTER_FILE/\RdData_reg[4] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -96.895 | 
     +--------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[5] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[5] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.436
- Arrival Time                  2.541
= Slack Time                   96.895
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |   96.895 | 
     | U5_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   97.676 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   98.605 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.346 | 0.350 |   2.060 |   98.955 | 
     | REGISTER_FILE/U219           | B1 v -> Y v | AO22X1M   | 0.115 | 0.481 |   2.541 |   99.436 | 
     | REGISTER_FILE/\RdData_reg[5] | D v         | SDFFQX2M  | 0.115 | 0.000 |   2.541 |   99.436 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |             |          |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |          | 0.050 |       |   0.000 |  -96.895 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -96.895 | 
     | REGISTER_FILE/\RdData_reg[5] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -96.895 | 
     +--------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[2] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[2] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.436
- Arrival Time                  2.541
= Slack Time                   96.895
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |   96.895 | 
     | U5_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   97.676 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   98.606 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.346 | 0.350 |   2.060 |   98.955 | 
     | REGISTER_FILE/U207           | B1 v -> Y v | AO22X1M   | 0.115 | 0.480 |   2.541 |   99.436 | 
     | REGISTER_FILE/\RdData_reg[2] | D v         | SDFFQX2M  | 0.115 | 0.000 |   2.541 |   99.436 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |             |          |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |          | 0.050 |       |   0.000 |  -96.895 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -96.895 | 
     | REGISTER_FILE/\RdData_reg[2] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -96.895 | 
     +--------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[1] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[1] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.436
- Arrival Time                  2.540
= Slack Time                   96.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |   96.896 | 
     | U5_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   97.677 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   98.606 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.346 | 0.350 |   2.060 |   98.956 | 
     | REGISTER_FILE/U203           | B1 v -> Y v | AO22X1M   | 0.115 | 0.480 |   2.540 |   99.436 | 
     | REGISTER_FILE/\RdData_reg[1] | D v         | SDFFQX2M  | 0.115 | 0.000 |   2.540 |   99.436 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |             |          |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |          | 0.050 |       |   0.000 |  -96.896 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -96.896 | 
     | REGISTER_FILE/\RdData_reg[1] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -96.896 | 
     +--------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[0] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[0] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.436
- Arrival Time                  2.540
= Slack Time                   96.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |   96.896 | 
     | U5_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   97.677 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   98.606 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.346 | 0.350 |   2.060 |   98.956 | 
     | REGISTER_FILE/U199           | B1 v -> Y v | AO22X1M   | 0.115 | 0.480 |   2.540 |   99.436 | 
     | REGISTER_FILE/\RdData_reg[0] | D v         | SDFFQX2M  | 0.115 | 0.000 |   2.540 |   99.436 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |             |          |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |          | 0.050 |       |   0.000 |  -96.896 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -96.896 | 
     | REGISTER_FILE/\RdData_reg[0] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -96.896 | 
     +--------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[6] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[6] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.437
- Arrival Time                  2.537
= Slack Time                   96.900
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |   96.900 | 
     | U5_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   97.681 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   98.610 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.346 | 0.350 |   2.060 |   98.960 | 
     | REGISTER_FILE/U223           | B1 v -> Y v | AO22X1M   | 0.112 | 0.477 |   2.537 |   99.437 | 
     | REGISTER_FILE/\RdData_reg[6] | D v         | SDFFQX2M  | 0.112 | 0.000 |   2.537 |   99.437 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |             |          |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |          | 0.050 |       |   0.000 |  -96.900 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -96.900 | 
     | REGISTER_FILE/\RdData_reg[6] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -96.900 | 
     +--------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[3] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[3] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.437
- Arrival Time                  2.535
= Slack Time                   96.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |   96.902 | 
     | U5_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   97.683 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   98.612 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.346 | 0.350 |   2.060 |   98.962 | 
     | REGISTER_FILE/U211           | B1 v -> Y v | AO22X1M   | 0.110 | 0.475 |   2.535 |   99.437 | 
     | REGISTER_FILE/\RdData_reg[3] | D v         | SDFFQX2M  | 0.110 | 0.000 |   2.535 |   99.437 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |             |          |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |          | 0.050 |       |   0.000 |  -96.902 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -96.902 | 
     | REGISTER_FILE/\RdData_reg[3] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -96.902 | 
     +--------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /CK 
Endpoint:   ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  1.777
= Slack Time                   97.641
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^  |           | 0.000 |       |   0.000 |   97.641 | 
     | U5_mux2X1/U1                           | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   98.423 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M             | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   99.352 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | RN ^        | SDFFRQX2M | 1.215 | 0.066 |   1.777 |   99.418 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |           | 0.050 |       |   0.000 |  -97.641 | 
     | U0_mux2X1/U1                           | B1 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -97.641 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -97.641 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /CK 
Endpoint:   ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  1.777
= Slack Time                   97.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^  |           | 0.000 |       |   0.000 |   97.642 | 
     | U5_mux2X1/U1                           | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   98.423 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M             | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   99.352 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] | RN ^        | SDFFRQX2M | 1.215 | 0.066 |   1.777 |   99.418 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |           | 0.050 |       |   0.000 |  -97.642 | 
     | U0_mux2X1/U1                           | B1 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -97.642 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -97.642 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /CK 
Endpoint:   ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  1.776
= Slack Time                   97.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_rst ^  |           | 0.000 |       |   0.000 |   97.642 | 
     | U5_mux2X1/U1                            | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   98.423 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M              | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   99.352 | 
     | ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] | RN ^        | SDFFRQX2M | 1.214 | 0.066 |   1.776 |   99.418 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |           | 0.050 |       |   0.000 |  -97.642 | 
     | U0_mux2X1/U1                            | B1 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -97.642 | 
     | ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -97.642 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /CK 
Endpoint:   ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  1.776
= Slack Time                   97.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_rst ^  |           | 0.000 |       |   0.000 |   97.642 | 
     | U5_mux2X1/U1                            | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   98.423 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M              | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   99.352 | 
     | ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] | RN ^        | SDFFRQX2M | 1.214 | 0.066 |   1.776 |   99.418 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |           | 0.050 |       |   0.000 |  -97.642 | 
     | U0_mux2X1/U1                            | B1 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -97.642 | 
     | ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -97.642 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[2] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[2] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  1.776
= Slack Time                   97.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   97.642 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   98.424 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   99.353 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[2] | RN ^        | SDFFRQX2M | 1.214 | 0.065 |   1.776 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |           | 0.050 |       |   0.000 |  -97.642 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -97.642 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[2] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -97.642 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[3] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[3] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  1.776
= Slack Time                   97.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   97.642 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   98.424 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   99.353 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[3] | RN ^        | SDFFRQX2M | 1.214 | 0.065 |   1.776 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |           | 0.050 |       |   0.000 |  -97.642 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -97.642 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[3] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -97.642 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[1] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[1] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  1.776
= Slack Time                   97.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   97.642 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   98.424 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   99.353 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[1] | RN ^        | SDFFRQX2M | 1.214 | 0.065 |   1.776 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |           | 0.050 |       |   0.000 |  -97.642 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -97.642 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[1] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -97.642 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /
CK 
Endpoint:   ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  1.776
= Slack Time                   97.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^  |           | 0.000 |       |   0.000 |   97.643 | 
     | U5_mux2X1/U1                               | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   98.424 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M                 | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   99.353 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] | RN ^        | SDFFRQX2M | 1.214 | 0.065 |   1.776 |   99.418 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_clk ^  |           | 0.050 |       |   0.000 |  -97.643 | 
     | U0_mux2X1/U1                               | B1 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -97.643 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -97.643 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[4] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[4] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  1.776
= Slack Time                   97.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   97.643 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   98.424 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   99.353 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[4] | RN ^        | SDFFRQX2M | 1.214 | 0.065 |   1.776 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |           | 0.050 |       |   0.000 |  -97.643 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -97.643 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[4] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -97.643 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[7] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[7] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  1.776
= Slack Time                   97.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   97.643 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   98.424 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   99.353 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[7] | RN ^        | SDFFRQX2M | 1.214 | 0.065 |   1.776 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |           | 0.050 |       |   0.000 |  -97.643 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -97.643 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[7] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -97.643 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[5] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[5] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  1.775
= Slack Time                   97.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   97.643 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   98.424 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   99.353 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[5] | RN ^        | SDFFRQX2M | 1.214 | 0.065 |   1.775 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |           | 0.050 |       |   0.000 |  -97.643 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -97.643 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[5] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -97.643 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[6] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[6] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  1.775
= Slack Time                   97.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   97.643 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   98.424 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   99.353 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[6] | RN ^        | SDFFRQX2M | 1.214 | 0.065 |   1.775 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |           | 0.050 |       |   0.000 |  -97.643 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -97.643 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[6] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -97.643 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[0] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[0] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  1.774
= Slack Time                   97.645
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   97.645 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.214 | 0.781 |   0.781 |   98.426 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.196 | 0.929 |   1.710 |   99.355 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[0] | RN ^        | SDFFRQX2M | 1.212 | 0.063 |   1.774 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |           | 0.050 |       |   0.000 |  -97.645 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -97.645 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[0] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -97.645 | 
     +-----------------------------------------------------------------------------------------------+ 

