// Seed: 1857540647
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    output uwire id_3,
    input supply1 id_4
);
  assign id_3 = 1 == id_1;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input tri id_2,
    output wire id_3,
    output supply1 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input uwire id_8,
    output tri0 id_9
    , id_18,
    output tri1 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output supply1 id_13,
    input supply0 id_14,
    input supply1 id_15,
    output tri0 id_16
);
  integer id_19;
  module_0(
      id_0, id_2, id_6, id_9, id_0
  );
endmodule
