<!DOCTYPE html>
<html>
<head>
	<meta charset="utf-8"><meta property="og:site_name" content="rezvan"><title>Digital Design: Part 8 - Interfaces, Interconnects and Memories | rezvan</title>
  <meta property="og:title" content="Digital Design: Part 8 - Interfaces, Interconnects and Memories | rezvan"><meta property="og:description" content="">
  <meta property="og:type" content="blog">
  <meta property="og:link" content="https://rezvan.xyz/school/digital_design_8/"><link rel="shortcut icon" type="image/png" href=https://rezvan.xyz//images/icon.png />
  <meta property="og:image" content="https://rezvan.xyz//images/icon.png" /><meta name="viewport" content="width=device-width, initial-scale=1">
	<link rel="stylesheet" type="text/css" media="screen" href="https://rezvan.xyz//css/main.css" />    
</head>

<body>
  <div class="wrapper">
	<div class="content">
		<div class="header_main">
	<a href="https://rezvan.xyz/"><p class="header_title">rezvan</p><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.16.3/dist/katex.min.css" integrity="sha384-Juol1FqnotbkyZUT5Z7gUPjQ9gzlwCENvUZTpQBAPxtusdwFLRy382PSDx5UUJ4/" crossorigin="anonymous">

<script defer src="https://cdn.jsdelivr.net/npm/katex@0.16.3/dist/katex.min.js" integrity="sha384-97gW6UIJxnlKemYavrqDHSX3SiygeOwIZhwyOKRfSaf0JWKRVj9hLASHgFTzT+0O" crossorigin="anonymous"></script>
<script defer src="https://cdn.jsdelivr.net/npm/katex@0.16.3/dist/contrib/auto-render.min.js" integrity="sha384-+VBxd3r6XgURycqtZ117nYw44OOcIax56Z4dCRWbxyPt0Koah1uHoK0o4+/RRE05" crossorigin="anonymous" onload="renderMathInElement(document.body);"></script>

<script>
    document.addEventListener("DOMContentLoaded", function() {
        renderMathInElement(document.body, {
            delimiters: [
                {left: "$$", right: "$$", display: true},
                {left: "$", right: "$", display: false}
            ]
        });
    });
</script>

	</a>
  <br>
  <nav id="main">
    
      <a href="/About/">About</a>
    
      <a href="/CV/">CV</a>
    
      <a href="/school/">School</a>
    
  </nav></div>

  <article><div class="title_wrapper">
			<h1 class="title">Digital Design: Part 8 - Interfaces, Interconnects and Memories</h1><p class="single_time">Feb 19, 2023</p></div>
		<section class="post">
			<p>In this part we&rsquo;ll cover interfaces, interconnects as well as memory.</p>
<h3 id="interface-timing">Interface timing</h3>
<p>In digital circuits, we often want to send data, from a sender, to a receiver.</p>
<p>How can we achieve this data passing from one module to another?</p>
<p>The answer is:</p>
<ul>
<li>
<p>Open loop</p>
</li>
<li>
<p>Flow Control</p>
</li>
<li>
<p>Serialized</p>
</li>
</ul>
<p>In an open loop, we either have so that it&rsquo;s always &ldquo;valid&rdquo; to send data, or periodically.</p>
<p>In flow control, as the name suggests, the data-flow is controlled. The sender needs to output a &ldquo;valid&rdquo; signal,
and the receiver needs to send a &ldquo;ready&rdquo; signal.</p>
<p>Then depending on what kind of control we have, either Push flow or Pull flow.</p>
<ul>
<li>
<p>Push flow</p>
<ul>
<li>Assume receiver always ready</li>
</ul>
</li>
<li>
<p>Pull flow</p>
<ul>
<li>Assume sender always has valid data</li>
</ul>
</li>
</ul>
<p>When these signals align in a clock pulse, we can send the data.</p>
<p>Serialization, is the idea that we split up the data into smaller chunks.
When the <em>frame</em> signal is active, it means a serial frame is about to start, or in layman terms, the beginning of a new data pack.</p>
<p>Flow control can be at either frame level, or word level.</p>
<h3 id="interconnects">Interconnects</h3>
<p>In circuits, there is also a need that clients can communicate with each other - how do we achieve this?</p>
<p>The common solution is using a so-called bus. The bus is a shared resource which clients can communicate with each other.</p>
<p>But there are other solutions:</p>
<ul>
<li>
<p>Crossbar switch</p>
</li>
<li>
<p>Interconnection networks</p>
</li>
</ul>
<p>There are a lot of different factors that impact what solution you pick:</p>
<ul>
<li>
<p>Cost</p>
</li>
<li>
<p>Scalability</p>
</li>
<li>
<p># of connections</p>
</li>
</ul>
<p>Are just a few.</p>
<h3 id="memory">Memory</h3>
<p>We&rsquo;ve already seen and worked with memory, so let&rsquo;s refresh what we&rsquo;ve covered:</p>
<p>Uses:</p>
<ul>
<li>
<p>Data &amp; program storage</p>
</li>
<li>
<p>General purpose registers</p>
</li>
<li>
<p>Buffering</p>
</li>
<li>
<p>Lookup tables</p>
</li>
<li>
<p>Combinational Logic implementation</p>
</li>
<li>
<p>Whenever a large collection of state elements is required.</p>
</li>
</ul>
<p>Types:</p>
<ul>
<li>
<p>RAM - random access memory</p>
</li>
<li>
<p>ROM - read only memory</p>
</li>
<li>
<p>EPROM, FLASH - electrically programmable read only memory</p>
</li>
</ul>
<p>What we usually mean by memory though is, many addressable fixed size locations.</p>
<p>$n$ bits allow the addressing of $2^n$ memory locations.
Example: 24 bits can address $2^{24}$ = 16,777,216 locations</p>
<p>If each location holds 1 byte (= 8 bits) then the memory is 16 MB.
If each location holds one word (32 bits = 4 bytes) then it is 64 MB.</p>
<p>Computers are either <em>byte</em> or <em>word</em> addressable, meaning that each memory location holds either 8 bits (1 byte),
or a full standard <em>word</em> for that computer architechture.</p>
<ul>
<li>
<p>Each bit</p>
<ul>
<li>Is a gated D-latch</li>
</ul>
</li>
<li>
<p>Each location</p>
<ul>
<li>Consists of $w$ bits, either $w = 8$ or $w = $ max width</li>
</ul>
</li>
<li>
<p>Addressing</p>
<ul>
<li>
<p>$n$ locations means $log_2(n)$ address bits</p>
</li>
<li>
<p>Decoder circuit translates address into 1 of n locations</p>
</li>
</ul>
</li>
</ul>
<p>Now, let&rsquo;s define some words and terms that we encounter often while working with circuits:</p>
<ul>
<li>
<p>Bandwidth:</p>
<ul>
<li>Total amount of data across a device or across an interface,
per unit time (usually Bytes/sec)</li>
</ul>
</li>
<li>
<p>Latency:</p>
<ul>
<li>A measure of the time from a request for a data transfer until the data is received.</li>
</ul>
</li>
<li>
<p>Memory Interfaces for Accessing Data</p>
<ul>
<li>
<p>Asynchronous (unclocked):</p>
<ul>
<li>A change in the address results in data appearing</li>
</ul>
</li>
<li>
<p>Synchronous (clocked):</p>
<ul>
<li>A change in address, followed by an edge on CLK results in data appearing.
Sometimes, multiple requests may be outstanding.</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Volatile:</p>
<ul>
<li>Looses its state when the power goes off. (the opposite: non-volatile)</li>
</ul>
</li>
</ul>
<p>Also just to list out the volatile vs non-volatile list:</p>
<ul>
<li>
<p>Volatile:</p>
<ul>
<li>
<p>Random Access Memory (RAM):</p>
<ul>
<li>
<p>DRAM &ldquo;dynamic&rdquo;</p>
</li>
<li>
<p>SRAM &ldquo;static&rdquo;</p>
</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Non-volatile:</p>
<ul>
<li>
<p>Read Only Memory (ROM):</p>
<ul>
<li>
<p>Mask ROM &ldquo;mask programmable&rdquo;</p>
</li>
<li>
<p>EPROM &ldquo;electrically programmable&rdquo;</p>
</li>
<li>
<p>EEPROM &ldquo;erasable electrically programmable&rdquo;</p>
</li>
<li>
<p>FLASH memory - similar to EEPROM with programmer integrated on chip</p>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<p>Memory blocks can be (and often are) used to implement combinational logic functions.</p>
<p>Examples:</p>
<ul>
<li>
<p>LUTs in FPGAs</p>
</li>
<li>
<p>1Mbit x 8 EPROM can implement 8 independent functions each of $log_2(1M) = 20$ inputs.</p>
</li>
<li>
<p>The decoder part of a memory block can be considered a “minterm generator”.</p>
</li>
<li>
<p>The cell array part of a memory block can be considered an OR function over a subset of rows.</p>
</li>
</ul>

		</section>
  </article>
	</div>

	<footer><p class="footer_msg">Memento mori</p></footer>

  </div>
</body>
</html>
