//Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
//Date        : Sun Nov  2 01:15:18 2025
//Host        : debian running 64-bit unknown
//Command     : generate_target design_1_wrapper.bd
//Design      : design_1_wrapper
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module design_1_wrapper
   (I,
    S,
    Y);
  input [3:0]I;
  input [1:0]S;
  output [3:0]Y;

  wire [3:0]I;
  wire [1:0]S;
  wire [3:0]Y;

  design_1 design_1_i
       (.I(I),
        .S(S),
        .Y(Y));
endmodule
