
---------- Begin Simulation Statistics ----------
final_tick                                   61110000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 398778                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691080                       # Number of bytes of host memory used
host_op_rate                                   422619                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.06                       # Real time elapsed on the host
host_tick_rate                             1022273655                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       23809                       # Number of instructions simulated
sim_ops                                         25260                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000061                       # Number of seconds simulated
sim_ticks                                    61110000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.249411                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    1689                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3817                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               620                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3243                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 28                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             182                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              154                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4451                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     295                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           71                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       23809                       # Number of instructions committed
system.cpu.committedOps                         25260                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.566676                       # CPI: cycles per instruction
system.cpu.discardedOps                          1985                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              16233                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              7337                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             3444                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           27056                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.389609                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                            61110                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   14841     58.75%     58.75% # Class of committed instruction
system.cpu.op_class_0::IntMult                     71      0.28%     59.03% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     59.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.08%     59.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     59.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     59.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     59.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     59.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     59.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     59.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     59.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     59.12% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     59.12% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     59.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     59.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     59.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     59.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     59.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     59.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     59.12% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     59.12% # Class of committed instruction
system.cpu.op_class_0::MemRead                   6609     26.16%     85.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  3718     14.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    25260                       # Class of committed instruction
system.cpu.tickCycles                           34054                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          181                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           821                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     61110000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                594                       # Transaction distribution
system.membus.trans_dist::WritebackClean          158                       # Transaction distribution
system.membus.trans_dist::ReadExReq                69                       # Transaction distribution
system.membus.trans_dist::ReadExResp               69                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            473                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           121                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        40384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        12160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   52544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               663                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.042232                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.201270                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     635     95.78%     95.78% # Request fanout histogram
system.membus.snoop_fanout::1                      28      4.22%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 663                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1453000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2503500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1021000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     61110000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          30272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              42432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        30272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30272                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 663                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         495369007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         198985436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             694354443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    495369007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        495369007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        495369007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        198985436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            694354443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000055822500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            8                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            8                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1426                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                122                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         663                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        153                       # Number of write requests accepted
system.mem_ctrls.readBursts                       663                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      153                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5148000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                17073000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8094.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26844.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      502                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     110                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   663                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  153                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    314.629371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   212.901753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.169879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           30     20.98%     20.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           45     31.47%     52.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28     19.58%     72.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      4.90%     76.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      6.99%     83.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      2.80%     86.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      4.20%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.40%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      7.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          143                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            8                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.875000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.689634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    103.196674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1     12.50%     12.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             4     50.00%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2     25.00%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1     12.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             8                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            8                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.707107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7     87.50%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     12.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             8                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  40704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    8320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   42432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       666.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       136.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    694.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    160.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      61042000                       # Total gap between requests
system.mem_ctrls.avgGap                      74806.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        28544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        12160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         8320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 467092128.947799026966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 198985436.098838150501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 136147929.962362945080                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          473                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          153                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11679500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      5393500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1136356750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24692.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28386.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7427168.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               671160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               337755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2399040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             360180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         21306030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          5524320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           34900965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        571.117084                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     14164750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     45125250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               428400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               204930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2142000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             318420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         21202860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          5611200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           34210290                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.814924                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     14418000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     44872000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        61110000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     61110000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         7546                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             7546                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         7546                       # number of overall hits
system.cpu.icache.overall_hits::total            7546                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          473                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            473                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          473                       # number of overall misses
system.cpu.icache.overall_misses::total           473                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27739000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27739000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27739000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27739000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         8019                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         8019                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         8019                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         8019                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.058985                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.058985                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.058985                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.058985                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58644.820296                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58644.820296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58644.820296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58644.820296                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          158                       # number of writebacks
system.cpu.icache.writebacks::total               158                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          473                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          473                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26793000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26793000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26793000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26793000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.058985                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.058985                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.058985                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.058985                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56644.820296                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56644.820296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56644.820296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56644.820296                       # average overall mshr miss latency
system.cpu.icache.replacements                    158                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         7546                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            7546                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          473                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           473                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27739000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27739000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         8019                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         8019                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.058985                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.058985                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58644.820296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58644.820296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          473                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26793000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26793000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.058985                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.058985                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56644.820296                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56644.820296                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     61110000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           187.302391                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                8019                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               473                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.953488                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   187.302391                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.365825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.365825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          315                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.615234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             16511                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            16511                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     61110000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     61110000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     61110000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9257                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9257                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9278                       # number of overall hits
system.cpu.dcache.overall_hits::total            9278                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          237                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            237                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          246                       # number of overall misses
system.cpu.dcache.overall_misses::total           246                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     14478000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     14478000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     14478000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     14478000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         9494                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         9494                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         9524                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         9524                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024963                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024963                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025829                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025829                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61088.607595                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61088.607595                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58853.658537                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58853.658537                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           54                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          190                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11063000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11063000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11587000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11587000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019275                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019275                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019950                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019950                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60453.551913                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60453.551913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60984.210526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60984.210526                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7662000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7662000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         5832                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5832                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020405                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020405                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64386.554622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64386.554622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7143000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7143000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019547                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019547                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62657.894737                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62657.894737                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3544                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3544                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          118                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6816000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6816000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032223                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032223                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57762.711864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57762.711864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           69                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3920000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3920000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56811.594203                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56811.594203                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.300000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.300000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       524000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       524000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.233333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.233333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74857.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74857.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     61110000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           117.628949                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9504                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               190                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.021053                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.628949                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.114872                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.114872                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.185547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             19310                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            19310                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     61110000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     61110000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
