Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Oct 13 14:30:24 2020
| Host         : LAPTOP-7KFHSKA6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGAInterface_timing_summary_routed.rpt -pb VGAInterface_timing_summary_routed.pb -rpx VGAInterface_timing_summary_routed.rpx -warn_on_violation
| Design       : VGAInterface
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (64)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (64)
-------------------------------
 There are 64 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.431        0.000                      0                  590        0.152        0.000                      0                  590        3.000        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
Clk100MHz                    {0.000 5.000}      10.000          100.000         
  PixelClk_ClockingWizard    {0.000 19.861}     39.722          25.175          
  clkfbout_ClockingWizard    {0.000 5.000}      10.000          100.000         
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  PixelClk_ClockingWizard_1  {0.000 19.861}     39.722          25.175          
  clkfbout_ClockingWizard_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk100MHz                                                                                                                                                                      3.000        0.000                       0                     1  
  PixelClk_ClockingWizard         30.431        0.000                      0                  590        0.250        0.000                      0                  590       19.361        0.000                       0                    65  
  clkfbout_ClockingWizard                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  PixelClk_ClockingWizard_1       30.434        0.000                      0                  590        0.250        0.000                      0                  590       19.361        0.000                       0                    65  
  clkfbout_ClockingWizard_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PixelClk_ClockingWizard_1  PixelClk_ClockingWizard         30.431        0.000                      0                  590        0.152        0.000                      0                  590  
PixelClk_ClockingWizard    PixelClk_ClockingWizard_1       30.431        0.000                      0                  590        0.152        0.000                      0                  590  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk100MHz
  To Clock:  Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard
  To Clock:  PixelClk_ClockingWizard

Setup :            0  Failing Endpoints,  Worst Slack       30.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.431ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 4.159ns (49.656%)  route 4.217ns (50.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.249 r  addrb0/P[16]
                         net (fo=19, routed)          3.028     6.277    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X76Y139        LUT3 (Prop_lut3_I2_O)        0.150     6.427 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__0/O
                         net (fo=4, routed)           1.189     7.616    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ENB
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.531    38.233    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.792    
                         clock uncertainty           -0.098    38.694    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.047    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.047    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                 30.431    

Slack (MET) :             30.680ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.362ns  (logic 4.009ns (47.944%)  route 4.353ns (52.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.407 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.353     7.602    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.705    38.407    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.488    38.896    
                         clock uncertainty           -0.098    38.797    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.282    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 30.680    

Slack (MET) :             30.729ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 4.159ns (50.954%)  route 4.003ns (49.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.317 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.249 r  addrb0/P[16]
                         net (fo=19, routed)          3.028     6.277    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X76Y139        LUT3 (Prop_lut3_I2_O)        0.150     6.427 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__0/O
                         net (fo=4, routed)           0.976     7.403    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ENB
    RAMB36_X2Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.615    38.317    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X2Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.876    
                         clock uncertainty           -0.098    38.778    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.131    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.131    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                 30.729    

Slack (MET) :             30.739ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 4.009ns (48.277%)  route 4.295ns (51.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 38.408 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.295     7.545    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y30         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.706    38.408    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X1Y30         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.488    38.897    
                         clock uncertainty           -0.098    38.798    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.283    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                 30.739    

Slack (MET) :             30.788ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.111ns  (logic 4.159ns (51.279%)  route 3.952ns (48.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.325 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.249 r  addrb0/P[16]
                         net (fo=19, routed)          3.028     6.277    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X76Y139        LUT3 (Prop_lut3_I2_O)        0.150     6.427 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__0/O
                         net (fo=4, routed)           0.924     7.351    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENB
    RAMB36_X3Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.623    38.325    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.884    
                         clock uncertainty           -0.098    38.786    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.139    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.139    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                 30.788    

Slack (MET) :             30.797ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.234ns  (logic 4.009ns (48.690%)  route 4.225ns (51.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.325 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.225     7.474    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y21         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.623    38.325    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.884    
                         clock uncertainty           -0.098    38.786    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.271    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                 30.797    

Slack (MET) :             30.816ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 4.161ns (52.072%)  route 3.830ns (47.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.231 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 f  addrb0/P[15]
                         net (fo=39, routed)          3.003     6.253    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[15]
    SLICE_X72Y139        LUT5 (Prop_lut5_I4_O)        0.152     6.405 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_16_LOPT_REMAP/O
                         net (fo=1, routed)           0.827     7.231    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_11
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.529    38.231    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.790    
                         clock uncertainty           -0.098    38.692    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    38.047    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.047    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                 30.816    

Slack (MET) :             30.840ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 4.009ns (49.511%)  route 4.088ns (50.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.231 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.088     7.338    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.529    38.231    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.790    
                         clock uncertainty           -0.098    38.692    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.177    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.177    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                 30.840    

Slack (MET) :             30.848ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.090ns  (logic 4.009ns (49.553%)  route 4.081ns (50.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.081     7.331    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.531    38.233    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.792    
                         clock uncertainty           -0.098    38.694    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.179    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.179    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                 30.848    

Slack (MET) :             30.892ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 4.009ns (49.501%)  route 4.090ns (50.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.407 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.249 r  addrb0/P[13]
                         net (fo=29, routed)          4.090     7.339    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[13]
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.705    38.407    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.488    38.896    
                         clock uncertainty           -0.098    38.797    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    38.231    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.231    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                 30.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.584    -0.580    verticalTimings/horizontalTimings/CLK
    SLICE_X79Y121        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  verticalTimings/horizontalTimings/pixelCounter_reg[1]/Q
                         net (fo=7, routed)           0.168    -0.271    verticalTimings/horizontalTimings/pixelCounter_reg[1]
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.042    -0.229 r  verticalTimings/horizontalTimings/addrb0_i_22/O
                         net (fo=2, routed)           0.000    -0.229    verticalTimings/horizontalTimings/D[1]
    SLICE_X79Y121        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.854    -0.819    verticalTimings/horizontalTimings/CLK
    SLICE_X79Y121        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[1]/C
                         clock pessimism              0.239    -0.580    
    SLICE_X79Y121        FDRE (Hold_fdre_C_D)         0.101    -0.479    verticalTimings/horizontalTimings/pixelCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.581    -0.583    verticalTimings/horizontalTimings/CLK
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 f  verticalTimings/horizontalTimings/pixelCounter_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.274    verticalTimings/horizontalTimings/pixelCounter_reg[0]
    SLICE_X77Y122        LUT1 (Prop_lut1_I0_O)        0.042    -0.232 r  verticalTimings/horizontalTimings/addrb0_i_23/O
                         net (fo=2, routed)           0.000    -0.232    verticalTimings/horizontalTimings/D[0]
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.851    -0.822    verticalTimings/horizontalTimings/CLK
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X77Y122        FDRE (Hold_fdre_C_D)         0.101    -0.482    verticalTimings/horizontalTimings/pixelCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.863%)  route 0.174ns (45.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.585    -0.579    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.174    -0.241    verticalTimings/VCounter_reg[0]
    SLICE_X78Y121        LUT5 (Prop_lut5_I2_O)        0.048    -0.193 r  verticalTimings/addrb0_i_9/O
                         net (fo=2, routed)           0.000    -0.193    verticalTimings/VCounter_reg[7]_0[4]
    SLICE_X78Y121        FDRE                                         r  verticalTimings/VCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.854    -0.819    verticalTimings/CLK
    SLICE_X78Y121        FDRE                                         r  verticalTimings/VCounter_reg[4]/C
                         clock pessimism              0.253    -0.566    
    SLICE_X78Y121        FDRE (Hold_fdre_C_D)         0.123    -0.443    verticalTimings/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.545%)  route 0.181ns (46.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.584    -0.580    verticalTimings/CLK
    SLICE_X78Y121        FDRE                                         r  verticalTimings/VCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  verticalTimings/VCounter_reg[5]/Q
                         net (fo=7, routed)           0.181    -0.235    verticalTimings/VCounter_reg[5]
    SLICE_X78Y122        LUT4 (Prop_lut4_I0_O)        0.045    -0.190 r  verticalTimings/addrb0_i_6/O
                         net (fo=2, routed)           0.000    -0.190    verticalTimings/VCounter_reg[7]_0[7]
    SLICE_X78Y122        FDRE                                         r  verticalTimings/VCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.853    -0.820    verticalTimings/CLK
    SLICE_X78Y122        FDRE                                         r  verticalTimings/VCounter_reg[7]/C
                         clock pessimism              0.253    -0.567    
    SLICE_X78Y122        FDRE (Hold_fdre_C_D)         0.121    -0.446    verticalTimings/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.936%)  route 0.195ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.557    -0.607    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y133        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.195    -0.271    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X68Y133        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.827    -0.846    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y133        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X68Y133        FDRE (Hold_fdre_C_D)         0.070    -0.537    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.585    -0.579    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.415 f  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.229    verticalTimings/VCounter_reg[0]
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.043    -0.186 r  verticalTimings/addrb0_i_13/O
                         net (fo=2, routed)           0.000    -0.186    verticalTimings/VCounter_reg[7]_0[0]
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.818    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/C
                         clock pessimism              0.239    -0.579    
    SLICE_X78Y120        FDRE (Hold_fdre_C_D)         0.123    -0.456    verticalTimings/VCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.585    -0.579    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.229    verticalTimings/VCounter_reg[0]
    SLICE_X78Y120        LUT2 (Prop_lut2_I0_O)        0.043    -0.186 r  verticalTimings/addrb0_i_12/O
                         net (fo=2, routed)           0.000    -0.186    verticalTimings/VCounter_reg[7]_0[1]
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.818    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[1]/C
                         clock pessimism              0.239    -0.579    
    SLICE_X78Y120        FDRE (Hold_fdre_C_D)         0.123    -0.456    verticalTimings/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.014%)  route 0.291ns (63.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.558    -0.606    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y134        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=6, routed)           0.291    -0.151    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X73Y132        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.853    -0.820    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y132        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.275    -0.545    
    SLICE_X73Y132        FDRE (Hold_fdre_C_D)         0.070    -0.475    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.888%)  route 0.238ns (56.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.581    -0.583    verticalTimings/horizontalTimings/CLK
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/Q
                         net (fo=5, routed)           0.238    -0.204    verticalTimings/horizontalTimings/pixelCounter_reg[9]
    SLICE_X77Y122        LUT6 (Prop_lut6_I5_O)        0.045    -0.159 r  verticalTimings/horizontalTimings/addrb0_i_14/O
                         net (fo=2, routed)           0.000    -0.159    verticalTimings/horizontalTimings/D[9]
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.851    -0.822    verticalTimings/horizontalTimings/CLK
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X77Y122        FDRE (Hold_fdre_C_D)         0.092    -0.491    verticalTimings/horizontalTimings/pixelCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            addrb0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.329%)  route 0.356ns (65.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.584    -0.580    verticalTimings/horizontalTimings/CLK
    SLICE_X79Y121        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/Q
                         net (fo=5, routed)           0.158    -0.281    verticalTimings/horizontalTimings/pixelCounter_reg[4]
    SLICE_X79Y122        LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  verticalTimings/horizontalTimings/addrb0_i_18/O
                         net (fo=2, routed)           0.197    -0.038    p_0_in[5]
    DSP48_X2Y48          DSP48E1                                      r  addrb0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.943    -0.730    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
                         clock pessimism              0.253    -0.477    
    DSP48_X2Y48          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.381    addrb0
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_ClockingWizard
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clockmap/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X3Y23     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X2Y24     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X2Y23     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X1Y24     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X3Y21     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X3Y24     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X2Y25     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X3Y28     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X1Y22     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X1Y25     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y121    verticalTimings/VCounter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X74Y139    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_11_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X72Y129    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y121    verticalTimings/VCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y122    verticalTimings/VCounter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y122    verticalTimings/VCounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y122    verticalTimings/VCounter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y122    verticalTimings/VCounter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X79Y121    verticalTimings/horizontalTimings/pixelCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X79Y121    verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y120    verticalTimings/VCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y120    verticalTimings/VCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y120    verticalTimings/VCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y120    verticalTimings/VCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y121    verticalTimings/VCounter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X74Y139    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_11_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X72Y129    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y121    verticalTimings/VCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y122    verticalTimings/VCounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y122    verticalTimings/VCounter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockingWizard
  To Clock:  clkfbout_ClockingWizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockingWizard
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmap/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clockmap/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard_1
  To Clock:  PixelClk_ClockingWizard_1

Setup :            0  Failing Endpoints,  Worst Slack       30.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.434ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 4.159ns (49.656%)  route 4.217ns (50.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.249 r  addrb0/P[16]
                         net (fo=19, routed)          3.028     6.277    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X76Y139        LUT3 (Prop_lut3_I2_O)        0.150     6.427 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__0/O
                         net (fo=4, routed)           1.189     7.616    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ENB
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.531    38.233    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.792    
                         clock uncertainty           -0.095    38.697    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.050    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.050    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                 30.434    

Slack (MET) :             30.683ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.362ns  (logic 4.009ns (47.944%)  route 4.353ns (52.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.407 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.353     7.602    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.705    38.407    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.488    38.896    
                         clock uncertainty           -0.095    38.800    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.285    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 30.683    

Slack (MET) :             30.732ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 4.159ns (50.954%)  route 4.003ns (49.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.317 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.249 r  addrb0/P[16]
                         net (fo=19, routed)          3.028     6.277    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X76Y139        LUT3 (Prop_lut3_I2_O)        0.150     6.427 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__0/O
                         net (fo=4, routed)           0.976     7.403    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ENB
    RAMB36_X2Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.615    38.317    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X2Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.876    
                         clock uncertainty           -0.095    38.781    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.134    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.134    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                 30.732    

Slack (MET) :             30.742ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 4.009ns (48.277%)  route 4.295ns (51.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 38.408 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.295     7.545    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y30         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.706    38.408    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X1Y30         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.488    38.897    
                         clock uncertainty           -0.095    38.801    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.286    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                 30.742    

Slack (MET) :             30.791ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.111ns  (logic 4.159ns (51.279%)  route 3.952ns (48.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.325 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.249 r  addrb0/P[16]
                         net (fo=19, routed)          3.028     6.277    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X76Y139        LUT3 (Prop_lut3_I2_O)        0.150     6.427 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__0/O
                         net (fo=4, routed)           0.924     7.351    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENB
    RAMB36_X3Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.623    38.325    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.884    
                         clock uncertainty           -0.095    38.789    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.142    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.142    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                 30.791    

Slack (MET) :             30.800ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.234ns  (logic 4.009ns (48.690%)  route 4.225ns (51.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.325 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.225     7.474    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y21         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.623    38.325    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.884    
                         clock uncertainty           -0.095    38.789    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.274    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                 30.800    

Slack (MET) :             30.819ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 4.161ns (52.072%)  route 3.830ns (47.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.231 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 f  addrb0/P[15]
                         net (fo=39, routed)          3.003     6.253    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[15]
    SLICE_X72Y139        LUT5 (Prop_lut5_I4_O)        0.152     6.405 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_16_LOPT_REMAP/O
                         net (fo=1, routed)           0.827     7.231    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_11
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.529    38.231    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.790    
                         clock uncertainty           -0.095    38.695    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    38.050    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.050    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                 30.819    

Slack (MET) :             30.843ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 4.009ns (49.511%)  route 4.088ns (50.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.231 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.088     7.338    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.529    38.231    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.790    
                         clock uncertainty           -0.095    38.695    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.180    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.180    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                 30.843    

Slack (MET) :             30.852ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.090ns  (logic 4.009ns (49.553%)  route 4.081ns (50.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.081     7.331    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.531    38.233    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.792    
                         clock uncertainty           -0.095    38.697    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.182    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.182    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                 30.852    

Slack (MET) :             30.895ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 4.009ns (49.501%)  route 4.090ns (50.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.407 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.249 r  addrb0/P[13]
                         net (fo=29, routed)          4.090     7.339    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[13]
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.705    38.407    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.488    38.896    
                         clock uncertainty           -0.095    38.800    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    38.234    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.234    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                 30.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.584    -0.580    verticalTimings/horizontalTimings/CLK
    SLICE_X79Y121        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  verticalTimings/horizontalTimings/pixelCounter_reg[1]/Q
                         net (fo=7, routed)           0.168    -0.271    verticalTimings/horizontalTimings/pixelCounter_reg[1]
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.042    -0.229 r  verticalTimings/horizontalTimings/addrb0_i_22/O
                         net (fo=2, routed)           0.000    -0.229    verticalTimings/horizontalTimings/D[1]
    SLICE_X79Y121        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.854    -0.819    verticalTimings/horizontalTimings/CLK
    SLICE_X79Y121        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[1]/C
                         clock pessimism              0.239    -0.580    
    SLICE_X79Y121        FDRE (Hold_fdre_C_D)         0.101    -0.479    verticalTimings/horizontalTimings/pixelCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.581    -0.583    verticalTimings/horizontalTimings/CLK
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 f  verticalTimings/horizontalTimings/pixelCounter_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.274    verticalTimings/horizontalTimings/pixelCounter_reg[0]
    SLICE_X77Y122        LUT1 (Prop_lut1_I0_O)        0.042    -0.232 r  verticalTimings/horizontalTimings/addrb0_i_23/O
                         net (fo=2, routed)           0.000    -0.232    verticalTimings/horizontalTimings/D[0]
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.851    -0.822    verticalTimings/horizontalTimings/CLK
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X77Y122        FDRE (Hold_fdre_C_D)         0.101    -0.482    verticalTimings/horizontalTimings/pixelCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.863%)  route 0.174ns (45.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.585    -0.579    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.174    -0.241    verticalTimings/VCounter_reg[0]
    SLICE_X78Y121        LUT5 (Prop_lut5_I2_O)        0.048    -0.193 r  verticalTimings/addrb0_i_9/O
                         net (fo=2, routed)           0.000    -0.193    verticalTimings/VCounter_reg[7]_0[4]
    SLICE_X78Y121        FDRE                                         r  verticalTimings/VCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.854    -0.819    verticalTimings/CLK
    SLICE_X78Y121        FDRE                                         r  verticalTimings/VCounter_reg[4]/C
                         clock pessimism              0.253    -0.566    
    SLICE_X78Y121        FDRE (Hold_fdre_C_D)         0.123    -0.443    verticalTimings/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.545%)  route 0.181ns (46.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.584    -0.580    verticalTimings/CLK
    SLICE_X78Y121        FDRE                                         r  verticalTimings/VCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  verticalTimings/VCounter_reg[5]/Q
                         net (fo=7, routed)           0.181    -0.235    verticalTimings/VCounter_reg[5]
    SLICE_X78Y122        LUT4 (Prop_lut4_I0_O)        0.045    -0.190 r  verticalTimings/addrb0_i_6/O
                         net (fo=2, routed)           0.000    -0.190    verticalTimings/VCounter_reg[7]_0[7]
    SLICE_X78Y122        FDRE                                         r  verticalTimings/VCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.853    -0.820    verticalTimings/CLK
    SLICE_X78Y122        FDRE                                         r  verticalTimings/VCounter_reg[7]/C
                         clock pessimism              0.253    -0.567    
    SLICE_X78Y122        FDRE (Hold_fdre_C_D)         0.121    -0.446    verticalTimings/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.936%)  route 0.195ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.557    -0.607    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y133        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.195    -0.271    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X68Y133        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.827    -0.846    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y133        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X68Y133        FDRE (Hold_fdre_C_D)         0.070    -0.537    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.585    -0.579    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.415 f  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.229    verticalTimings/VCounter_reg[0]
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.043    -0.186 r  verticalTimings/addrb0_i_13/O
                         net (fo=2, routed)           0.000    -0.186    verticalTimings/VCounter_reg[7]_0[0]
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.818    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/C
                         clock pessimism              0.239    -0.579    
    SLICE_X78Y120        FDRE (Hold_fdre_C_D)         0.123    -0.456    verticalTimings/VCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.585    -0.579    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.229    verticalTimings/VCounter_reg[0]
    SLICE_X78Y120        LUT2 (Prop_lut2_I0_O)        0.043    -0.186 r  verticalTimings/addrb0_i_12/O
                         net (fo=2, routed)           0.000    -0.186    verticalTimings/VCounter_reg[7]_0[1]
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.818    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[1]/C
                         clock pessimism              0.239    -0.579    
    SLICE_X78Y120        FDRE (Hold_fdre_C_D)         0.123    -0.456    verticalTimings/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.014%)  route 0.291ns (63.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.558    -0.606    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y134        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=6, routed)           0.291    -0.151    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X73Y132        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.853    -0.820    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y132        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.275    -0.545    
    SLICE_X73Y132        FDRE (Hold_fdre_C_D)         0.070    -0.475    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.888%)  route 0.238ns (56.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.581    -0.583    verticalTimings/horizontalTimings/CLK
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/Q
                         net (fo=5, routed)           0.238    -0.204    verticalTimings/horizontalTimings/pixelCounter_reg[9]
    SLICE_X77Y122        LUT6 (Prop_lut6_I5_O)        0.045    -0.159 r  verticalTimings/horizontalTimings/addrb0_i_14/O
                         net (fo=2, routed)           0.000    -0.159    verticalTimings/horizontalTimings/D[9]
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.851    -0.822    verticalTimings/horizontalTimings/CLK
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X77Y122        FDRE (Hold_fdre_C_D)         0.092    -0.491    verticalTimings/horizontalTimings/pixelCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            addrb0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.329%)  route 0.356ns (65.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.584    -0.580    verticalTimings/horizontalTimings/CLK
    SLICE_X79Y121        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/Q
                         net (fo=5, routed)           0.158    -0.281    verticalTimings/horizontalTimings/pixelCounter_reg[4]
    SLICE_X79Y122        LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  verticalTimings/horizontalTimings/addrb0_i_18/O
                         net (fo=2, routed)           0.197    -0.038    p_0_in[5]
    DSP48_X2Y48          DSP48E1                                      r  addrb0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.943    -0.730    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
                         clock pessimism              0.253    -0.477    
    DSP48_X2Y48          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.381    addrb0
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_ClockingWizard_1
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clockmap/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X3Y23     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X2Y24     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X2Y23     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X1Y24     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X3Y21     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X3Y24     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X2Y25     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X3Y28     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X1Y22     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.722      36.830     RAMB36_X1Y25     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y121    verticalTimings/VCounter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X74Y139    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_11_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X72Y129    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y121    verticalTimings/VCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y122    verticalTimings/VCounter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y122    verticalTimings/VCounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y122    verticalTimings/VCounter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y122    verticalTimings/VCounter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X79Y121    verticalTimings/horizontalTimings/pixelCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X79Y121    verticalTimings/horizontalTimings/pixelCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y120    verticalTimings/VCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y120    verticalTimings/VCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y120    verticalTimings/VCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y120    verticalTimings/VCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y121    verticalTimings/VCounter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X74Y139    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_11_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X72Y129    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y121    verticalTimings/VCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y122    verticalTimings/VCounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X78Y122    verticalTimings/VCounter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockingWizard_1
  To Clock:  clkfbout_ClockingWizard_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockingWizard_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmap/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clockmap/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmap/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard_1
  To Clock:  PixelClk_ClockingWizard

Setup :            0  Failing Endpoints,  Worst Slack       30.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.431ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 4.159ns (49.656%)  route 4.217ns (50.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.249 r  addrb0/P[16]
                         net (fo=19, routed)          3.028     6.277    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X76Y139        LUT3 (Prop_lut3_I2_O)        0.150     6.427 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__0/O
                         net (fo=4, routed)           1.189     7.616    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ENB
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.531    38.233    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.792    
                         clock uncertainty           -0.098    38.694    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.047    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.047    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                 30.431    

Slack (MET) :             30.680ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.362ns  (logic 4.009ns (47.944%)  route 4.353ns (52.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.407 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.353     7.602    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.705    38.407    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.488    38.896    
                         clock uncertainty           -0.098    38.797    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.282    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 30.680    

Slack (MET) :             30.729ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 4.159ns (50.954%)  route 4.003ns (49.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.317 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.249 r  addrb0/P[16]
                         net (fo=19, routed)          3.028     6.277    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X76Y139        LUT3 (Prop_lut3_I2_O)        0.150     6.427 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__0/O
                         net (fo=4, routed)           0.976     7.403    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ENB
    RAMB36_X2Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.615    38.317    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X2Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.876    
                         clock uncertainty           -0.098    38.778    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.131    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.131    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                 30.729    

Slack (MET) :             30.739ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 4.009ns (48.277%)  route 4.295ns (51.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 38.408 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.295     7.545    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y30         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.706    38.408    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X1Y30         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.488    38.897    
                         clock uncertainty           -0.098    38.798    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.283    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                 30.739    

Slack (MET) :             30.788ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.111ns  (logic 4.159ns (51.279%)  route 3.952ns (48.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.325 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.249 r  addrb0/P[16]
                         net (fo=19, routed)          3.028     6.277    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X76Y139        LUT3 (Prop_lut3_I2_O)        0.150     6.427 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__0/O
                         net (fo=4, routed)           0.924     7.351    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENB
    RAMB36_X3Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.623    38.325    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.884    
                         clock uncertainty           -0.098    38.786    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.139    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.139    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                 30.788    

Slack (MET) :             30.797ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.234ns  (logic 4.009ns (48.690%)  route 4.225ns (51.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.325 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.225     7.474    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y21         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.623    38.325    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.884    
                         clock uncertainty           -0.098    38.786    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.271    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                 30.797    

Slack (MET) :             30.816ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 4.161ns (52.072%)  route 3.830ns (47.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.231 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 f  addrb0/P[15]
                         net (fo=39, routed)          3.003     6.253    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[15]
    SLICE_X72Y139        LUT5 (Prop_lut5_I4_O)        0.152     6.405 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_16_LOPT_REMAP/O
                         net (fo=1, routed)           0.827     7.231    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_11
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.529    38.231    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.790    
                         clock uncertainty           -0.098    38.692    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    38.047    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.047    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                 30.816    

Slack (MET) :             30.840ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 4.009ns (49.511%)  route 4.088ns (50.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.231 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.088     7.338    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.529    38.231    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.790    
                         clock uncertainty           -0.098    38.692    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.177    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.177    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                 30.840    

Slack (MET) :             30.848ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.090ns  (logic 4.009ns (49.553%)  route 4.081ns (50.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.081     7.331    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.531    38.233    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.792    
                         clock uncertainty           -0.098    38.694    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.179    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.179    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                 30.848    

Slack (MET) :             30.892ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard rise@39.722ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 4.009ns (49.501%)  route 4.090ns (50.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.407 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.249 r  addrb0/P[13]
                         net (fo=29, routed)          4.090     7.339    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[13]
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.705    38.407    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.488    38.896    
                         clock uncertainty           -0.098    38.797    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    38.231    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.231    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                 30.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.584    -0.580    verticalTimings/horizontalTimings/CLK
    SLICE_X79Y121        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  verticalTimings/horizontalTimings/pixelCounter_reg[1]/Q
                         net (fo=7, routed)           0.168    -0.271    verticalTimings/horizontalTimings/pixelCounter_reg[1]
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.042    -0.229 r  verticalTimings/horizontalTimings/addrb0_i_22/O
                         net (fo=2, routed)           0.000    -0.229    verticalTimings/horizontalTimings/D[1]
    SLICE_X79Y121        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.854    -0.819    verticalTimings/horizontalTimings/CLK
    SLICE_X79Y121        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[1]/C
                         clock pessimism              0.239    -0.580    
                         clock uncertainty            0.098    -0.482    
    SLICE_X79Y121        FDRE (Hold_fdre_C_D)         0.101    -0.381    verticalTimings/horizontalTimings/pixelCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.581    -0.583    verticalTimings/horizontalTimings/CLK
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 f  verticalTimings/horizontalTimings/pixelCounter_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.274    verticalTimings/horizontalTimings/pixelCounter_reg[0]
    SLICE_X77Y122        LUT1 (Prop_lut1_I0_O)        0.042    -0.232 r  verticalTimings/horizontalTimings/addrb0_i_23/O
                         net (fo=2, routed)           0.000    -0.232    verticalTimings/horizontalTimings/D[0]
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.851    -0.822    verticalTimings/horizontalTimings/CLK
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.098    -0.485    
    SLICE_X77Y122        FDRE (Hold_fdre_C_D)         0.101    -0.384    verticalTimings/horizontalTimings/pixelCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.863%)  route 0.174ns (45.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.585    -0.579    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.174    -0.241    verticalTimings/VCounter_reg[0]
    SLICE_X78Y121        LUT5 (Prop_lut5_I2_O)        0.048    -0.193 r  verticalTimings/addrb0_i_9/O
                         net (fo=2, routed)           0.000    -0.193    verticalTimings/VCounter_reg[7]_0[4]
    SLICE_X78Y121        FDRE                                         r  verticalTimings/VCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.854    -0.819    verticalTimings/CLK
    SLICE_X78Y121        FDRE                                         r  verticalTimings/VCounter_reg[4]/C
                         clock pessimism              0.253    -0.566    
                         clock uncertainty            0.098    -0.468    
    SLICE_X78Y121        FDRE (Hold_fdre_C_D)         0.123    -0.345    verticalTimings/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.545%)  route 0.181ns (46.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.584    -0.580    verticalTimings/CLK
    SLICE_X78Y121        FDRE                                         r  verticalTimings/VCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  verticalTimings/VCounter_reg[5]/Q
                         net (fo=7, routed)           0.181    -0.235    verticalTimings/VCounter_reg[5]
    SLICE_X78Y122        LUT4 (Prop_lut4_I0_O)        0.045    -0.190 r  verticalTimings/addrb0_i_6/O
                         net (fo=2, routed)           0.000    -0.190    verticalTimings/VCounter_reg[7]_0[7]
    SLICE_X78Y122        FDRE                                         r  verticalTimings/VCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.853    -0.820    verticalTimings/CLK
    SLICE_X78Y122        FDRE                                         r  verticalTimings/VCounter_reg[7]/C
                         clock pessimism              0.253    -0.567    
                         clock uncertainty            0.098    -0.469    
    SLICE_X78Y122        FDRE (Hold_fdre_C_D)         0.121    -0.348    verticalTimings/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.936%)  route 0.195ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.557    -0.607    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y133        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.195    -0.271    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X68Y133        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.827    -0.846    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y133        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.239    -0.607    
                         clock uncertainty            0.098    -0.509    
    SLICE_X68Y133        FDRE (Hold_fdre_C_D)         0.070    -0.439    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.585    -0.579    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.415 f  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.229    verticalTimings/VCounter_reg[0]
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.043    -0.186 r  verticalTimings/addrb0_i_13/O
                         net (fo=2, routed)           0.000    -0.186    verticalTimings/VCounter_reg[7]_0[0]
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.818    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/C
                         clock pessimism              0.239    -0.579    
                         clock uncertainty            0.098    -0.481    
    SLICE_X78Y120        FDRE (Hold_fdre_C_D)         0.123    -0.358    verticalTimings/VCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.585    -0.579    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.229    verticalTimings/VCounter_reg[0]
    SLICE_X78Y120        LUT2 (Prop_lut2_I0_O)        0.043    -0.186 r  verticalTimings/addrb0_i_12/O
                         net (fo=2, routed)           0.000    -0.186    verticalTimings/VCounter_reg[7]_0[1]
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.818    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[1]/C
                         clock pessimism              0.239    -0.579    
                         clock uncertainty            0.098    -0.481    
    SLICE_X78Y120        FDRE (Hold_fdre_C_D)         0.123    -0.358    verticalTimings/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.014%)  route 0.291ns (63.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.558    -0.606    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y134        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=6, routed)           0.291    -0.151    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X73Y132        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.853    -0.820    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y132        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.275    -0.545    
                         clock uncertainty            0.098    -0.447    
    SLICE_X73Y132        FDRE (Hold_fdre_C_D)         0.070    -0.377    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.888%)  route 0.238ns (56.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.581    -0.583    verticalTimings/horizontalTimings/CLK
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/Q
                         net (fo=5, routed)           0.238    -0.204    verticalTimings/horizontalTimings/pixelCounter_reg[9]
    SLICE_X77Y122        LUT6 (Prop_lut6_I5_O)        0.045    -0.159 r  verticalTimings/horizontalTimings/addrb0_i_14/O
                         net (fo=2, routed)           0.000    -0.159    verticalTimings/horizontalTimings/D[9]
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.851    -0.822    verticalTimings/horizontalTimings/CLK
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.098    -0.485    
    SLICE_X77Y122        FDRE (Hold_fdre_C_D)         0.092    -0.393    verticalTimings/horizontalTimings/pixelCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            addrb0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.329%)  route 0.356ns (65.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.584    -0.580    verticalTimings/horizontalTimings/CLK
    SLICE_X79Y121        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/Q
                         net (fo=5, routed)           0.158    -0.281    verticalTimings/horizontalTimings/pixelCounter_reg[4]
    SLICE_X79Y122        LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  verticalTimings/horizontalTimings/addrb0_i_18/O
                         net (fo=2, routed)           0.197    -0.038    p_0_in[5]
    DSP48_X2Y48          DSP48E1                                      r  addrb0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.943    -0.730    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
                         clock pessimism              0.253    -0.477    
                         clock uncertainty            0.098    -0.378    
    DSP48_X2Y48          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.282    addrb0
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.244    





---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard
  To Clock:  PixelClk_ClockingWizard_1

Setup :            0  Failing Endpoints,  Worst Slack       30.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.431ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 4.159ns (49.656%)  route 4.217ns (50.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.249 r  addrb0/P[16]
                         net (fo=19, routed)          3.028     6.277    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X76Y139        LUT3 (Prop_lut3_I2_O)        0.150     6.427 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__0/O
                         net (fo=4, routed)           1.189     7.616    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ENB
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.531    38.233    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.792    
                         clock uncertainty           -0.098    38.694    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.047    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.047    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                 30.431    

Slack (MET) :             30.680ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.362ns  (logic 4.009ns (47.944%)  route 4.353ns (52.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.407 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.353     7.602    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.705    38.407    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.488    38.896    
                         clock uncertainty           -0.098    38.797    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.282    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 30.680    

Slack (MET) :             30.729ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 4.159ns (50.954%)  route 4.003ns (49.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.317 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.249 r  addrb0/P[16]
                         net (fo=19, routed)          3.028     6.277    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X76Y139        LUT3 (Prop_lut3_I2_O)        0.150     6.427 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__0/O
                         net (fo=4, routed)           0.976     7.403    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ENB
    RAMB36_X2Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.615    38.317    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X2Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.876    
                         clock uncertainty           -0.098    38.778    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.131    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.131    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                 30.729    

Slack (MET) :             30.739ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 4.009ns (48.277%)  route 4.295ns (51.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 38.408 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.295     7.545    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y30         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.706    38.408    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X1Y30         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.488    38.897    
                         clock uncertainty           -0.098    38.798    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.283    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                 30.739    

Slack (MET) :             30.788ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.111ns  (logic 4.159ns (51.279%)  route 3.952ns (48.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.325 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.249 r  addrb0/P[16]
                         net (fo=19, routed)          3.028     6.277    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X76Y139        LUT3 (Prop_lut3_I2_O)        0.150     6.427 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__0/O
                         net (fo=4, routed)           0.924     7.351    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENB
    RAMB36_X3Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.623    38.325    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.884    
                         clock uncertainty           -0.098    38.786    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.139    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.139    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                 30.788    

Slack (MET) :             30.797ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.234ns  (logic 4.009ns (48.690%)  route 4.225ns (51.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.325 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.225     7.474    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y21         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.623    38.325    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.884    
                         clock uncertainty           -0.098    38.786    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.271    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                 30.797    

Slack (MET) :             30.816ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 4.161ns (52.072%)  route 3.830ns (47.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.231 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 f  addrb0/P[15]
                         net (fo=39, routed)          3.003     6.253    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[15]
    SLICE_X72Y139        LUT5 (Prop_lut5_I4_O)        0.152     6.405 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_16_LOPT_REMAP/O
                         net (fo=1, routed)           0.827     7.231    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_11
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.529    38.231    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.790    
                         clock uncertainty           -0.098    38.692    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    38.047    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.047    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                 30.816    

Slack (MET) :             30.840ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 4.009ns (49.511%)  route 4.088ns (50.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.231 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.088     7.338    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.529    38.231    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y28         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.790    
                         clock uncertainty           -0.098    38.692    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.177    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.177    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                 30.840    

Slack (MET) :             30.848ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.090ns  (logic 4.009ns (49.553%)  route 4.081ns (50.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.249 r  addrb0/P[15]
                         net (fo=39, routed)          4.081     7.331    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.531    38.233    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.792    
                         clock uncertainty           -0.098    38.694    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.179    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.179    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                 30.848    

Slack (MET) :             30.892ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClk_ClockingWizard_1 rise@39.722ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 4.009ns (49.501%)  route 4.090ns (50.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 38.407 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.781    -0.760    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.249 r  addrb0/P[13]
                         net (fo=29, routed)          4.090     7.339    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[13]
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    39.722    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          1.705    38.407    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X1Y31         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.488    38.896    
                         clock uncertainty           -0.098    38.797    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    38.231    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.231    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                 30.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.584    -0.580    verticalTimings/horizontalTimings/CLK
    SLICE_X79Y121        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  verticalTimings/horizontalTimings/pixelCounter_reg[1]/Q
                         net (fo=7, routed)           0.168    -0.271    verticalTimings/horizontalTimings/pixelCounter_reg[1]
    SLICE_X79Y121        LUT2 (Prop_lut2_I1_O)        0.042    -0.229 r  verticalTimings/horizontalTimings/addrb0_i_22/O
                         net (fo=2, routed)           0.000    -0.229    verticalTimings/horizontalTimings/D[1]
    SLICE_X79Y121        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.854    -0.819    verticalTimings/horizontalTimings/CLK
    SLICE_X79Y121        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[1]/C
                         clock pessimism              0.239    -0.580    
                         clock uncertainty            0.098    -0.482    
    SLICE_X79Y121        FDRE (Hold_fdre_C_D)         0.101    -0.381    verticalTimings/horizontalTimings/pixelCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.581    -0.583    verticalTimings/horizontalTimings/CLK
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 f  verticalTimings/horizontalTimings/pixelCounter_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.274    verticalTimings/horizontalTimings/pixelCounter_reg[0]
    SLICE_X77Y122        LUT1 (Prop_lut1_I0_O)        0.042    -0.232 r  verticalTimings/horizontalTimings/addrb0_i_23/O
                         net (fo=2, routed)           0.000    -0.232    verticalTimings/horizontalTimings/D[0]
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.851    -0.822    verticalTimings/horizontalTimings/CLK
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[0]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.098    -0.485    
    SLICE_X77Y122        FDRE (Hold_fdre_C_D)         0.101    -0.384    verticalTimings/horizontalTimings/pixelCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.863%)  route 0.174ns (45.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.585    -0.579    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.174    -0.241    verticalTimings/VCounter_reg[0]
    SLICE_X78Y121        LUT5 (Prop_lut5_I2_O)        0.048    -0.193 r  verticalTimings/addrb0_i_9/O
                         net (fo=2, routed)           0.000    -0.193    verticalTimings/VCounter_reg[7]_0[4]
    SLICE_X78Y121        FDRE                                         r  verticalTimings/VCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.854    -0.819    verticalTimings/CLK
    SLICE_X78Y121        FDRE                                         r  verticalTimings/VCounter_reg[4]/C
                         clock pessimism              0.253    -0.566    
                         clock uncertainty            0.098    -0.468    
    SLICE_X78Y121        FDRE (Hold_fdre_C_D)         0.123    -0.345    verticalTimings/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.545%)  route 0.181ns (46.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.584    -0.580    verticalTimings/CLK
    SLICE_X78Y121        FDRE                                         r  verticalTimings/VCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  verticalTimings/VCounter_reg[5]/Q
                         net (fo=7, routed)           0.181    -0.235    verticalTimings/VCounter_reg[5]
    SLICE_X78Y122        LUT4 (Prop_lut4_I0_O)        0.045    -0.190 r  verticalTimings/addrb0_i_6/O
                         net (fo=2, routed)           0.000    -0.190    verticalTimings/VCounter_reg[7]_0[7]
    SLICE_X78Y122        FDRE                                         r  verticalTimings/VCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.853    -0.820    verticalTimings/CLK
    SLICE_X78Y122        FDRE                                         r  verticalTimings/VCounter_reg[7]/C
                         clock pessimism              0.253    -0.567    
                         clock uncertainty            0.098    -0.469    
    SLICE_X78Y122        FDRE (Hold_fdre_C_D)         0.121    -0.348    verticalTimings/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.936%)  route 0.195ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.557    -0.607    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y133        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.195    -0.271    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X68Y133        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.827    -0.846    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y133        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.239    -0.607    
                         clock uncertainty            0.098    -0.509    
    SLICE_X68Y133        FDRE (Hold_fdre_C_D)         0.070    -0.439    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.585    -0.579    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.415 f  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.229    verticalTimings/VCounter_reg[0]
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.043    -0.186 r  verticalTimings/addrb0_i_13/O
                         net (fo=2, routed)           0.000    -0.186    verticalTimings/VCounter_reg[7]_0[0]
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.818    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/C
                         clock pessimism              0.239    -0.579    
                         clock uncertainty            0.098    -0.481    
    SLICE_X78Y120        FDRE (Hold_fdre_C_D)         0.123    -0.358    verticalTimings/VCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 verticalTimings/VCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/VCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.585    -0.579    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  verticalTimings/VCounter_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.229    verticalTimings/VCounter_reg[0]
    SLICE_X78Y120        LUT2 (Prop_lut2_I0_O)        0.043    -0.186 r  verticalTimings/addrb0_i_12/O
                         net (fo=2, routed)           0.000    -0.186    verticalTimings/VCounter_reg[7]_0[1]
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.855    -0.818    verticalTimings/CLK
    SLICE_X78Y120        FDRE                                         r  verticalTimings/VCounter_reg[1]/C
                         clock pessimism              0.239    -0.579    
                         clock uncertainty            0.098    -0.481    
    SLICE_X78Y120        FDRE (Hold_fdre_C_D)         0.123    -0.358    verticalTimings/VCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.014%)  route 0.291ns (63.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.558    -0.606    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y134        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=6, routed)           0.291    -0.151    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X73Y132        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.853    -0.820    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y132        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.275    -0.545    
                         clock uncertainty            0.098    -0.447    
    SLICE_X73Y132        FDRE (Hold_fdre_C_D)         0.070    -0.377    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            verticalTimings/horizontalTimings/pixelCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.888%)  route 0.238ns (56.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.581    -0.583    verticalTimings/horizontalTimings/CLK
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/Q
                         net (fo=5, routed)           0.238    -0.204    verticalTimings/horizontalTimings/pixelCounter_reg[9]
    SLICE_X77Y122        LUT6 (Prop_lut6_I5_O)        0.045    -0.159 r  verticalTimings/horizontalTimings/addrb0_i_14/O
                         net (fo=2, routed)           0.000    -0.159    verticalTimings/horizontalTimings/D[9]
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.851    -0.822    verticalTimings/horizontalTimings/CLK
    SLICE_X77Y122        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[9]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.098    -0.485    
    SLICE_X77Y122        FDRE (Hold_fdre_C_D)         0.092    -0.393    verticalTimings/horizontalTimings/pixelCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            addrb0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_ClockingWizard_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClk_ClockingWizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard_1 rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.329%)  route 0.356ns (65.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.584    -0.580    verticalTimings/horizontalTimings/CLK
    SLICE_X79Y121        FDRE                                         r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  verticalTimings/horizontalTimings/pixelCounter_reg[4]/Q
                         net (fo=5, routed)           0.158    -0.281    verticalTimings/horizontalTimings/pixelCounter_reg[4]
    SLICE_X79Y122        LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  verticalTimings/horizontalTimings/addrb0_i_18/O
                         net (fo=2, routed)           0.197    -0.038    p_0_in[5]
    DSP48_X2Y48          DSP48E1                                      r  addrb0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmap/inst/SysClk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmap/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmap/inst/SysClk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmap/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmap/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmap/inst/clkout1_buf/O
                         net (fo=64, routed)          0.943    -0.730    PixelClk
    DSP48_X2Y48          DSP48E1                                      r  addrb0/CLK
                         clock pessimism              0.253    -0.477    
                         clock uncertainty            0.098    -0.378    
    DSP48_X2Y48          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.282    addrb0
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.244    





