# Reading pref.tcl
# do arquitectura_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/samas/Desktop/TEC/IIS-2022/Arqui\ I/Repositorio\ GitHub/proyecto_2/arquitectura {C:/Users/samas/Desktop/TEC/IIS-2022/Arqui I/Repositorio GitHub/proyecto_2/arquitectura/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:02 on Oct 05,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/samas/Desktop/TEC/IIS-2022/Arqui I/Repositorio GitHub/proyecto_2/arquitectura" C:/Users/samas/Desktop/TEC/IIS-2022/Arqui I/Repositorio GitHub/proyecto_2/arquitectura/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:17:02 on Oct 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/samas/Desktop/TEC/IIS-2022/Arqui\ I/Repositorio\ GitHub/proyecto_2/arquitectura {C:/Users/samas/Desktop/TEC/IIS-2022/Arqui I/Repositorio GitHub/proyecto_2/arquitectura/ALU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:17:02 on Oct 05,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/samas/Desktop/TEC/IIS-2022/Arqui I/Repositorio GitHub/proyecto_2/arquitectura" C:/Users/samas/Desktop/TEC/IIS-2022/Arqui I/Repositorio GitHub/proyecto_2/arquitectura/ALU_tb.sv 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 22:17:02 on Oct 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ALU_tb
# vsim work.ALU_tb 
# Start time: 22:17:08 on Oct 05,2022
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'ctrl'. The port definition is at: C:/Users/samas/Desktop/TEC/IIS-2022/Arqui I/Repositorio GitHub/proyecto_2/arquitectura/ALU.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/Test File: C:/Users/samas/Desktop/TEC/IIS-2022/Arqui I/Repositorio GitHub/proyecto_2/arquitectura/ALU_tb.sv Line: 12
run
# =============SUMADOR=============
# exito para A = 0001, B = 0001
# exito para A = 1111, B = 1110
# exito para A = 0000, B = 1110
# exito para A = 1111, B = 1111
# =============RESTADOR=============
# exito para A = 0001, B = 0001
# exito para A = 1111, B = 1110
# exito para A = 0000, B = 1110
# exito para A = 1111, B = 1111
# =============MODULO=============
# exito para A = 0000, B = 1100
# exito para A = 0011, B = 0010
run
# exito para A = 0100, B = 1000
# exito para A = 0111, B = 0110
# exito para A = 1101, B = 1010
# =============AND=============
# exito para A = 0011, B = 0000
# exito para A = 0110, B = 1001
# exito para A = 1100, B = 1110
# exito para A = 1111, B = 0001
# =============SHIFT-R=============
# exito para A = 0101
# exito para A = 1100
# exito para A = 0100
run
# exito para A = 0110
run
# End time: 22:17:48 on Oct 05,2022, Elapsed time: 0:00:40
# Errors: 0, Warnings: 1
