-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/fjsda/Studying/FPGA/FullAddSub/addsubtest_isim_beh.exe" -prj "C:/Users/fjsda/Studying/FPGA/FullAddSub/addsubtest_beh.prj" "work.addsubtest" "work.glbl" 
