/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [14:0] _06_;
  reg [8:0] _07_;
  wire [4:0] _08_;
  wire [10:0] _09_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [20:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [22:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire [18:0] celloutsig_0_27z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire [9:0] celloutsig_0_34z;
  wire [10:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [2:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = _01_ ? _00_ : celloutsig_0_12z;
  assign celloutsig_0_32z = ~(celloutsig_0_24z[21] | celloutsig_0_15z);
  assign celloutsig_1_4z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_0_9z = ~(celloutsig_0_3z[2] | celloutsig_0_5z[2]);
  assign celloutsig_0_14z = ~(celloutsig_0_4z[11] | _02_);
  assign celloutsig_0_18z = ~(celloutsig_0_5z[0] | celloutsig_0_9z);
  assign celloutsig_0_21z = ~(celloutsig_0_12z | celloutsig_0_0z[1]);
  assign celloutsig_0_8z = ~((in_data[44] | celloutsig_0_3z[0]) & (celloutsig_0_3z[2] | in_data[16]));
  assign celloutsig_0_10z = ~((celloutsig_0_6z[5] | celloutsig_0_7z[1]) & (_03_ | celloutsig_0_8z));
  assign celloutsig_0_12z = ~((_04_ | celloutsig_0_9z) & (celloutsig_0_5z[1] | celloutsig_0_0z[7]));
  assign celloutsig_0_19z = ~((celloutsig_0_17z[1] | celloutsig_0_16z[2]) & (celloutsig_0_14z | celloutsig_0_7z[4]));
  assign celloutsig_1_12z = ~(celloutsig_1_5z ^ celloutsig_1_0z[0]);
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 9'h000;
    else _07_ <= { celloutsig_0_6z[8:1], celloutsig_0_14z };
  reg [11:0] _23_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _23_ <= 12'h000;
    else _23_ <= { celloutsig_1_8z[13:3], celloutsig_1_13z };
  assign out_data[139:128] = _23_;
  reg [10:0] _24_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 11'h000;
    else _24_ <= in_data[75:65];
  assign { _09_[10:5], _03_, _09_[3], _04_, _09_[1], _02_ } = _24_;
  reg [4:0] _25_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _25_ <= 5'h00;
    else _25_ <= { celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_11z };
  assign { _08_[4], _00_, _08_[2], _05_, _08_[0] } = _25_;
  reg [14:0] _26_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _26_ <= 15'h0000;
    else _26_ <= { celloutsig_0_4z[13:6], celloutsig_0_17z };
  assign { _06_[14:7], _01_, _06_[5:0] } = _26_;
  assign celloutsig_0_33z = { celloutsig_0_18z, celloutsig_0_7z } & { celloutsig_0_2z[12], celloutsig_0_7z };
  assign celloutsig_0_38z = { celloutsig_0_34z[9:1], celloutsig_0_32z, celloutsig_0_32z } & { celloutsig_0_8z, _08_[4], _00_, _08_[2], _05_, _08_[0], celloutsig_0_9z, celloutsig_0_31z, celloutsig_0_13z };
  assign celloutsig_0_26z = { celloutsig_0_20z[7:4], celloutsig_0_21z } & { celloutsig_0_17z[5:4], celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_25z[5:4], celloutsig_0_3z, celloutsig_0_2z } & { celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_20z };
  assign celloutsig_0_51z = celloutsig_0_6z[7:5] % { 1'h1, celloutsig_0_38z[5:4] };
  assign celloutsig_0_11z = celloutsig_0_0z[7:5] % { 1'h1, celloutsig_0_6z[5:4] };
  assign celloutsig_0_13z = celloutsig_0_2z[4:2] % { 1'h1, celloutsig_0_5z[1], celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[77:69] * in_data[63:55];
  assign celloutsig_0_5z = celloutsig_0_2z[8:6] * celloutsig_0_3z[2:0];
  assign celloutsig_1_0z = in_data[139:137] * in_data[190:188];
  assign celloutsig_0_20z = { celloutsig_0_2z[10:5], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_9z } * { celloutsig_0_6z[7:5], celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_1_19z = celloutsig_1_5z ? { celloutsig_1_3z[9:6], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_2z } : { celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_24z = celloutsig_0_20z[3] ? { celloutsig_0_6z[8:0], celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_7z } : { celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_6z, _08_[4], _00_, _08_[2], _05_, _08_[0], celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_0_3z = - in_data[64:61];
  assign celloutsig_0_6z = - celloutsig_0_2z[9:0];
  assign celloutsig_0_7z = - { celloutsig_0_5z[1:0], celloutsig_0_5z };
  assign celloutsig_0_17z = - { celloutsig_0_0z[8:7], celloutsig_0_7z };
  assign celloutsig_0_25z = - { celloutsig_0_5z[1:0], celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_0_52z = { celloutsig_0_38z[9], celloutsig_0_26z, _07_, celloutsig_0_18z } !== { celloutsig_0_33z[2], _08_[4], _00_, _08_[2], _05_, _08_[0], celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_1_1z = { in_data[115:112], celloutsig_1_0z } !== in_data[104:98];
  assign celloutsig_1_13z = in_data[118:109] !== celloutsig_1_3z[10:1];
  assign celloutsig_0_34z = { _08_[4], _00_, _08_[2], celloutsig_0_17z } | { celloutsig_0_27z[17:16], celloutsig_0_13z, celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_18z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_6z } | { celloutsig_1_2z[2:0], celloutsig_1_4z };
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_3z } | { celloutsig_1_7z[3:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_16z = { celloutsig_0_7z[4:2], celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_10z } | { celloutsig_0_2z[9:0], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[72:60] | { celloutsig_0_0z[7:6], _09_[10:5], _03_, _09_[3], _04_, _09_[1], _02_ };
  assign celloutsig_1_5z = | { celloutsig_1_4z, celloutsig_1_3z[4:0], celloutsig_1_2z };
  assign celloutsig_0_15z = | { celloutsig_0_11z, celloutsig_0_6z, _09_[7] };
  assign celloutsig_0_22z = | { celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_4z = in_data[46:33] >> { in_data[92], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_3z = { in_data[137:133], celloutsig_1_0z, celloutsig_1_0z } >> { in_data[171:167], celloutsig_1_2z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z } <<< { in_data[120:119], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_0z[2:1], celloutsig_1_1z } <<< celloutsig_1_0z;
  assign _06_[6] = _01_;
  assign { _08_[3], _08_[1] } = { _00_, _05_ };
  assign { _09_[4], _09_[2], _09_[0] } = { _03_, _04_, _02_ };
  assign { out_data[111:96], out_data[34:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
