//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_gather_linalg_vector_norm_sub_7 // -- Begin function triton_poi_fused_gather_linalg_vector_norm_sub_7
.extern .func __assertfail
(
	.param .b64 __assertfail_param_0,
	.param .b64 __assertfail_param_1,
	.param .b32 __assertfail_param_2,
	.param .b64 __assertfail_param_3,
	.param .b64 __assertfail_param_4
)
.noreturn;
.global .align 1 .b8 assertFunc_1[8] = {117, 110, 107, 110, 111, 119, 110};
.global .align 1 .b8 assertFile_1[74] = {105, 110, 100, 117, 99, 116, 111, 114, 95, 99, 97, 99, 104, 101, 47, 114, 52, 47, 99, 114, 52, 54, 109, 103, 98, 53, 115, 117, 107, 97, 106, 53, 107, 109, 55, 116, 50, 115, 97, 120, 54, 100, 104, 52, 54, 97, 116, 110, 117, 98, 117, 98, 119, 118, 98, 114, 97, 102, 100, 109, 100, 114, 103, 119, 114, 117, 52, 122, 120, 120, 46, 112, 121};
.global .align 1 .b8 assertMessage_1[35] = {105, 110, 100, 101, 120, 32, 111, 117, 116, 32, 111, 102, 32, 98, 111, 117, 110, 100, 115, 58, 32, 48, 32, 60, 61, 32, 116, 109, 112, 57, 32, 60, 32, 52};
.global .align 1 .b8 assertFunc_0[8] = {117, 110, 107, 110, 111, 119, 110};
.global .align 1 .b8 assertFile_0[74] = {105, 110, 100, 117, 99, 116, 111, 114, 95, 99, 97, 99, 104, 101, 47, 114, 52, 47, 99, 114, 52, 54, 109, 103, 98, 53, 115, 117, 107, 97, 106, 53, 107, 109, 55, 116, 50, 115, 97, 120, 54, 100, 104, 52, 54, 97, 116, 110, 117, 98, 117, 98, 119, 118, 98, 114, 97, 102, 100, 109, 100, 114, 103, 119, 114, 117, 52, 122, 120, 120, 46, 112, 121};
.global .align 1 .b8 assertMessage_0[35] = {105, 110, 100, 101, 120, 32, 111, 117, 116, 32, 111, 102, 32, 98, 111, 117, 110, 100, 115, 58, 32, 48, 32, 60, 61, 32, 116, 109, 112, 52, 32, 60, 32, 52};
                                        // @triton_poi_fused_gather_linalg_vector_norm_sub_7
.visible .entry triton_poi_fused_gather_linalg_vector_norm_sub_7(
	.param .u64 .ptr .global .align 1 triton_poi_fused_gather_linalg_vector_norm_sub_7_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_gather_linalg_vector_norm_sub_7_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_gather_linalg_vector_norm_sub_7_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_gather_linalg_vector_norm_sub_7_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_gather_linalg_vector_norm_sub_7_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_gather_linalg_vector_norm_sub_7_param_5,
	.param .u32 triton_poi_fused_gather_linalg_vector_norm_sub_7_param_6
)
.reqntid 32, 1, 1
{
	.reg .pred 	%p<44>;
	.reg .b32 	%r<54>;
	.reg .f32 	%f<65>;
	.reg .b64 	%rd<87>;
	.loc	1 19 0                          // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:19:0

// %bb.0:
	ld.param.u64 	%rd15, [triton_poi_fused_gather_linalg_vector_norm_sub_7_param_0];
$L__tmp0:
	.loc	1 21 28                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:21:28
	// begin inline asm
	mov.u32 %r4, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:21:33
	shl.b32 	%r5, %r4, 6;
	.loc	1 22 36                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:22:36
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r6, 1;
	and.b32  	%r8, %r7, 62;
	.loc	1 22 23                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:22:23
	or.b32  	%r1, %r5, %r8;
	.loc	1 23 21                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:23:21
	setp.gt.s32 	%p3, %r1, 63;
	setp.lt.s32 	%p2, %r1, 64;
	.loc	1 24 19                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:24:19
	shr.s32 	%r9, %r1, 31;
	shr.u32 	%r10, %r9, 30;
	add.s32 	%r11, %r1, %r10;
	shr.s32 	%r3, %r11, 2;
	.loc	1 28 30                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:28:30
	mul.wide.s32 	%rd16, %r3, 8;
	add.s64 	%rd12, %rd15, %rd16;
	.loc	1 28 35                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:28:35
	// begin inline asm
	mov.u64 %rd11, 0x0;
	@%p2 ld.global.L1::evict_last.b64 { %rd11 }, [ %rd12 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd13, 0x0;
	@%p2 ld.global.L1::evict_last.b64 { %rd13 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 32 32                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:32:32
	shr.u64 	%rd17, %rd11, 61;
	and.b64  	%rd18, %rd17, 4;
	add.s64 	%rd1, %rd18, %rd11;
	.loc	1 33 37                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:33:37
	setp.lt.u64 	%p4, %rd1, 4;
	.loc	1 33 60                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:33:60
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:
	.loc	1 0 60                          // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:0:60
	ld.param.u64 	%rd6, [triton_poi_fused_gather_linalg_vector_norm_sub_7_param_1];
	.loc	1 26 19                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:26:19
	shr.u32 	%r13, %r9, 28;
	add.s32 	%r14, %r1, %r13;
	.loc	1 25 19                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:25:19
	shl.b32 	%r15, %r3, 2;
	sub.s32 	%r16, %r1, %r15;
	.loc	1 33 60                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:33:60
	bar.sync 	0;
	.loc	1 34 47                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:34:47
	and.b32  	%r17, %r14, -16;
	.loc	1 34 30                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:34:30
	shl.b64 	%rd22, %rd1, 5;
	add.s64 	%rd23, %rd6, %rd22;
	mul.wide.s32 	%rd24, %r16, 8;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.s32 	%rd26, %r17, 8;
	add.s64 	%rd21, %rd25, %rd26;
	.loc	1 34 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:34:52
	// begin inline asm
	mov.u64 %rd19, 0x0;
	mov.u64 %rd20, 0x0;
	@%p2 ld.global.v2.b64 { %rd19, %rd20 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 37 32                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:37:32
	shr.u64 	%rd27, %rd19, 61;
	shr.u64 	%rd28, %rd20, 61;
	and.b64  	%rd29, %rd28, 4;
	and.b64  	%rd30, %rd27, 4;
	add.s64 	%rd4, %rd30, %rd19;
	add.s64 	%rd5, %rd29, %rd20;
	.loc	1 38 60                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:38:60
	or.b64  	%rd31, %rd4, %rd5;
	setp.lt.u64 	%p8, %rd31, 4;
	or.pred  	%p9, %p3, %p8;
	@%p9 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;
$L__BB0_4:
	.loc	1 0 60                          // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:0:60
	ld.param.u64 	%rd10, [triton_poi_fused_gather_linalg_vector_norm_sub_7_param_5];
	ld.param.u64 	%rd9, [triton_poi_fused_gather_linalg_vector_norm_sub_7_param_4];
	ld.param.u64 	%rd8, [triton_poi_fused_gather_linalg_vector_norm_sub_7_param_3];
	ld.param.u64 	%rd7, [triton_poi_fused_gather_linalg_vector_norm_sub_7_param_2];
	shl.b64 	%rd2, %rd1, 2;
	cvt.s64.s32 	%rd3, %r17;
	.loc	1 38 60                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:38:60
	bar.sync 	0;
	.loc	1 39 40                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:39:40
	add.s64 	%rd66, %rd2, %rd3;
	.loc	1 39 31                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:39:31
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd32, %rd7, %rd67;
	.loc	1 39 48                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:39:48
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r18 }, [ %rd32 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r19 }, [ %rd32 + 0 ];
	// end inline asm
	.loc	1 40 33                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:40:33
	shl.b64 	%rd68, %rd4, 2;
	shl.b64 	%rd69, %rd5, 2;
	.loc	1 40 40                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:40:40
	add.s64 	%rd70, %rd68, %rd3;
	add.s64 	%rd71, %rd69, %rd3;
	.loc	1 40 31                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:40:31
	shl.b64 	%rd72, %rd70, 2;
	add.s64 	%rd34, %rd7, %rd72;
	shl.b64 	%rd73, %rd71, 2;
	add.s64 	%rd35, %rd7, %rd73;
	.loc	1 40 48                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:40:48
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r20 }, [ %rd34 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r21 }, [ %rd35 + 0 ];
	// end inline asm
	.loc	1 43 31                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:43:31
	add.s64 	%rd36, %rd32, 4;
	.loc	1 43 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:43:52
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r22 }, [ %rd36 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r23 }, [ %rd36 + 0 ];
	// end inline asm
	.loc	1 44 31                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:44:31
	add.s64 	%rd38, %rd34, 4;
	add.s64 	%rd39, %rd35, 4;
	.loc	1 44 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:44:52
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r24 }, [ %rd38 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r25 }, [ %rd39 + 0 ];
	// end inline asm
	.loc	1 39 48                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:39:48
	mov.b32 	%f1, %r22;
	mov.b32 	%f2, %r18;
	.loc	1 40 48                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:40:48
	mov.b32 	%f3, %r24;
	mov.b32 	%f4, %r20;
	.loc	1 41 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:41:20
	sub.f32 	%f5, %f2, %f4;
	sub.f32 	%f6, %f1, %f3;
	.loc	1 42 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:42:20
	mul.f32 	%f7, %f6, %f6;
	.loc	1 39 48                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:39:48
	mov.b32 	%f8, %r23;
	mov.b32 	%f9, %r19;
	.loc	1 40 48                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:40:48
	mov.b32 	%f10, %r25;
	mov.b32 	%f11, %r21;
	.loc	1 41 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:41:20
	sub.f32 	%f12, %f9, %f11;
	sub.f32 	%f13, %f8, %f10;
	.loc	1 42 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:42:20
	mul.f32 	%f14, %f13, %f13;
	.loc	1 47 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:47:20
	fma.rn.f32 	%f15, %f5, %f5, %f7;
	fma.rn.f32 	%f16, %f12, %f12, %f14;
	.loc	1 48 31                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:48:31
	add.s64 	%rd40, %rd32, 8;
	.loc	1 48 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:48:52
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r26 }, [ %rd40 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r27, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r27 }, [ %rd40 + 0 ];
	// end inline asm
	.loc	1 49 31                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:49:31
	add.s64 	%rd42, %rd34, 8;
	add.s64 	%rd43, %rd35, 8;
	.loc	1 49 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:49:52
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r28 }, [ %rd42 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r29, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r29 }, [ %rd43 + 0 ];
	// end inline asm
	.loc	1 53 31                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:53:31
	add.s64 	%rd44, %rd32, 12;
	.loc	1 53 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:53:52
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r30 }, [ %rd44 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r31, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r31 }, [ %rd44 + 0 ];
	// end inline asm
	.loc	1 54 31                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:54:31
	add.s64 	%rd46, %rd34, 12;
	add.s64 	%rd47, %rd35, 12;
	.loc	1 54 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:54:52
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r32 }, [ %rd46 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r33, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r33 }, [ %rd47 + 0 ];
	// end inline asm
	.loc	1 48 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:48:52
	mov.b32 	%f17, %r26;
	mov.b32 	%f18, %r30;
	.loc	1 49 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:49:52
	mov.b32 	%f19, %r28;
	mov.b32 	%f20, %r32;
	.loc	1 50 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:50:20
	sub.f32 	%f21, %f18, %f20;
	sub.f32 	%f22, %f17, %f19;
	.loc	1 52 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:52:20
	fma.rn.f32 	%f23, %f22, %f22, %f15;
	.loc	1 48 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:48:52
	mov.b32 	%f24, %r27;
	mov.b32 	%f25, %r31;
	.loc	1 49 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:49:52
	mov.b32 	%f26, %r29;
	mov.b32 	%f27, %r33;
	.loc	1 50 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:50:20
	sub.f32 	%f28, %f25, %f27;
	sub.f32 	%f29, %f24, %f26;
	.loc	1 52 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:52:20
	fma.rn.f32 	%f30, %f29, %f29, %f16;
	.loc	1 57 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:57:20
	fma.rn.f32 	%f31, %f21, %f21, %f23;
	fma.rn.f32 	%f32, %f28, %f28, %f30;
	.loc	1 58 31                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:58:31
	add.s64 	%rd48, %rd8, %rd67;
	.loc	1 58 48                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:58:48
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r34 }, [ %rd48 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r35, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r35 }, [ %rd48 + 0 ];
	// end inline asm
	.loc	1 59 31                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:59:31
	add.s64 	%rd50, %rd8, %rd72;
	add.s64 	%rd51, %rd8, %rd73;
	.loc	1 59 48                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:59:48
	// begin inline asm
	mov.u32 %r36, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r36 }, [ %rd50 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r37, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r37 }, [ %rd51 + 0 ];
	// end inline asm
	.loc	1 62 31                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:62:31
	add.s64 	%rd52, %rd48, 4;
	.loc	1 62 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:62:52
	// begin inline asm
	mov.u32 %r38, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r38 }, [ %rd52 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r39, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r39 }, [ %rd52 + 0 ];
	// end inline asm
	.loc	1 63 31                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:63:31
	add.s64 	%rd54, %rd50, 4;
	add.s64 	%rd55, %rd51, 4;
	.loc	1 63 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:63:52
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r40 }, [ %rd54 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r41, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r41 }, [ %rd55 + 0 ];
	// end inline asm
	.loc	1 58 48                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:58:48
	mov.b32 	%f33, %r38;
	mov.b32 	%f34, %r34;
	.loc	1 59 48                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:59:48
	mov.b32 	%f35, %r40;
	mov.b32 	%f36, %r36;
	.loc	1 60 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:60:20
	sub.f32 	%f37, %f34, %f36;
	sub.f32 	%f38, %f33, %f35;
	.loc	1 61 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:61:20
	mul.f32 	%f39, %f38, %f38;
	.loc	1 58 48                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:58:48
	mov.b32 	%f40, %r39;
	mov.b32 	%f41, %r35;
	.loc	1 59 48                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:59:48
	mov.b32 	%f42, %r41;
	mov.b32 	%f43, %r37;
	.loc	1 60 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:60:20
	sub.f32 	%f44, %f41, %f43;
	sub.f32 	%f45, %f40, %f42;
	.loc	1 61 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:61:20
	mul.f32 	%f46, %f45, %f45;
	.loc	1 66 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:66:20
	fma.rn.f32 	%f47, %f37, %f37, %f39;
	fma.rn.f32 	%f48, %f44, %f44, %f46;
	.loc	1 67 31                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:67:31
	add.s64 	%rd56, %rd48, 8;
	.loc	1 67 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:67:52
	// begin inline asm
	mov.u32 %r42, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r42 }, [ %rd56 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r43, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r43 }, [ %rd56 + 0 ];
	// end inline asm
	.loc	1 68 31                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:68:31
	add.s64 	%rd58, %rd50, 8;
	add.s64 	%rd59, %rd51, 8;
	.loc	1 68 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:68:52
	// begin inline asm
	mov.u32 %r44, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r44 }, [ %rd58 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r45, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r45 }, [ %rd59 + 0 ];
	// end inline asm
	.loc	1 72 31                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:72:31
	add.s64 	%rd60, %rd48, 12;
	.loc	1 72 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:72:52
	// begin inline asm
	mov.u32 %r46, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r46 }, [ %rd60 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r47, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r47 }, [ %rd60 + 0 ];
	// end inline asm
	.loc	1 73 31                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:73:31
	add.s64 	%rd62, %rd50, 12;
	add.s64 	%rd63, %rd51, 12;
	.loc	1 73 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:73:52
	// begin inline asm
	mov.u32 %r48, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r48 }, [ %rd62 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r49, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r49 }, [ %rd63 + 0 ];
	// end inline asm
	.loc	1 67 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:67:52
	mov.b32 	%f49, %r42;
	mov.b32 	%f50, %r46;
	.loc	1 68 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:68:52
	mov.b32 	%f51, %r44;
	mov.b32 	%f52, %r48;
	.loc	1 69 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:69:20
	sub.f32 	%f53, %f50, %f52;
	sub.f32 	%f54, %f49, %f51;
	.loc	1 71 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:71:20
	fma.rn.f32 	%f55, %f54, %f54, %f47;
	.loc	1 67 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:67:52
	mov.b32 	%f56, %r43;
	mov.b32 	%f57, %r47;
	.loc	1 68 52                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:68:52
	mov.b32 	%f58, %r45;
	mov.b32 	%f59, %r49;
	.loc	1 69 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:69:20
	sub.f32 	%f60, %f57, %f59;
	sub.f32 	%f61, %f56, %f58;
	.loc	1 71 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:71:20
	fma.rn.f32 	%f62, %f61, %f61, %f48;
	.loc	1 76 20                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:76:20
	fma.rn.f32 	%f63, %f53, %f53, %f55;
	fma.rn.f32 	%f64, %f60, %f60, %f62;
	.loc	1 77 25                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:77:25
	mul.wide.s32 	%rd74, %r1, 4;
	add.s64 	%rd64, %rd9, %rd74;
	.loc	1 77 37                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:77:37
	mov.b32 	%r50, %f31;
	mov.b32 	%r51, %f32;
	// begin inline asm
	@%p2 st.global.v2.b32 [ %rd64 + 0 ], { %r50, %r51 };
	// end inline asm
	.loc	1 78 25                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:78:25
	add.s64 	%rd65, %rd10, %rd74;
	.loc	1 78 37                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:78:37
	mov.b32 	%r52, %f63;
	mov.b32 	%r53, %f64;
	// begin inline asm
	@%p2 st.global.v2.b32 [ %rd65 + 0 ], { %r52, %r53 };
	// end inline asm
	.loc	1 78 4                          // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:78:4
	ret;
$L__BB0_1:
	.loc	1 33 60                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:33:60
	mov.u64 	%rd81, assertMessage_0;
	cvta.global.u64 	%rd82, %rd81;
	mov.u64 	%rd83, assertFile_0;
	cvta.global.u64 	%rd84, %rd83;
	mov.u64 	%rd85, assertFunc_0;
	cvta.global.u64 	%rd86, %rd85;
	{ // callseq 1, 0
	.param .b64 param0;
	st.param.b64 	[param0], %rd82;
	.param .b64 param1;
	st.param.b64 	[param1], %rd84;
	.param .b32 param2;
	st.param.b32 	[param2], 33;
	.param .b64 param3;
	st.param.b64 	[param3], %rd86;
	.param .b64 param4;
	st.param.b64 	[param4], 1;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	} // callseq 1
	trap;
$L__BB0_3:
	.loc	1 38 60                         // cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py:38:60
	mov.u64 	%rd75, assertMessage_1;
	cvta.global.u64 	%rd76, %rd75;
	mov.u64 	%rd77, assertFile_1;
	cvta.global.u64 	%rd78, %rd77;
	mov.u64 	%rd79, assertFunc_1;
	cvta.global.u64 	%rd80, %rd79;
	{ // callseq 0, 0
	.param .b64 param0;
	st.param.b64 	[param0], %rd76;
	.param .b64 param1;
	st.param.b64 	[param1], %rd78;
	.param .b32 param2;
	st.param.b32 	[param2], 38;
	.param .b64 param3;
	st.param.b64 	[param3], %rd80;
	.param .b64 param4;
	st.param.b64 	[param4], 1;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	} // callseq 0
	trap;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/r4/cr46mgb5sukaj5km7t2sax6dh46atnububwvbrafdmdrgwru4zxx.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 114
.b8 52
.b8 54
.b8 109
.b8 103
.b8 98
.b8 53
.b8 115
.b8 117
.b8 107
.b8 97
.b8 106
.b8 53
.b8 107
.b8 109
.b8 55
.b8 116
.b8 50
.b8 115
.b8 97
.b8 120
.b8 54
.b8 100
.b8 104
.b8 52
.b8 54
.b8 97
.b8 116
.b8 110
.b8 117
.b8 98
.b8 117
.b8 98
.b8 119
.b8 118
.b8 98
.b8 114
.b8 97
.b8 102
.b8 100
.b8 109
.b8 100
.b8 114
.b8 103
.b8 119
.b8 114
.b8 117
.b8 52
.b8 122
.b8 120
.b8 120
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 114
.b8 52
.b8 0
	}
	.section	.debug_macinfo	{	}
