$date
	Mon Oct 15 23:04:22 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_tb $end
$var wire 32 ! q [31:0] $end
$var reg 1 " clk $end
$var reg 32 # d [31:0] $end
$var reg 1 $ reset $end
$scope module Obj $end
$var wire 1 " clk $end
$var wire 32 % d [31:0] $end
$var wire 1 $ reset $end
$var reg 32 & q [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
0$
bx #
0"
bx !
$end
#2
b10100010000100111101001000101111 !
b10100010000100111101001000101111 &
1"
b10100010000100111101001000101111 #
b10100010000100111101001000101111 %
#4
0"
b110011001001001101111110100001 #
b110011001001001101111110100001 %
#6
b110011001001001101111110100001 !
b110011001001001101111110100001 &
1"
#7
b10010001101010011101010111100 #
b10010001101010011101010111100 %
#8
0"
#10
b10010001101010011101010111100 !
b10010001101010011101010111100 &
1"
#11
