INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sources_1/new/usreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sources_1/new/piporeg2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module piporeg2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sources_1/new/piporeg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module piporeg1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sources_1/new/comp2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sources_1/new/comp1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sources_1/new/lsreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sources_1/new/SAAMDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAAMDP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sources_1/new/SAAMCPN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAAMCPN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sim_1/new/SAAMTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAAMTB
INFO: [VRFC 10-2458] undeclared symbol gt1, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sim_1/new/SAAMTB.v:28]
INFO: [VRFC 10-2458] undeclared symbol eq1, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sim_1/new/SAAMTB.v:28]
INFO: [VRFC 10-2458] undeclared symbol lt1, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sim_1/new/SAAMTB.v:28]
INFO: [VRFC 10-2458] undeclared symbol gt2, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sim_1/new/SAAMTB.v:28]
INFO: [VRFC 10-2458] undeclared symbol eq2, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sim_1/new/SAAMTB.v:28]
INFO: [VRFC 10-2458] undeclared symbol lt2, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sim_1/new/SAAMTB.v:28]
INFO: [VRFC 10-2458] undeclared symbol ldA, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sim_1/new/SAAMTB.v:28]
INFO: [VRFC 10-2458] undeclared symbol ldB, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sim_1/new/SAAMTB.v:28]
INFO: [VRFC 10-2458] undeclared symbol ldM, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sim_1/new/SAAMTB.v:28]
INFO: [VRFC 10-2458] undeclared symbol ldct, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sim_1/new/SAAMTB.v:28]
INFO: [VRFC 10-2458] undeclared symbol ldlr, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sim_1/new/SAAMTB.v:28]
INFO: [VRFC 10-2458] undeclared symbol rshct, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sim_1/new/SAAMTB.v:28]
INFO: [VRFC 10-2458] undeclared symbol shct, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sim_1/new/SAAMTB.v:28]
INFO: [VRFC 10-2458] undeclared symbol enct, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.srcs/sim_1/new/SAAMTB.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/shiftandaddmultiplier/shiftandaddmultiplier.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
