verilog xil_defaultlib --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../logic.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/sim/bd_f60c_slot_2_apcs_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/sim/bd_f60c_slot_0_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/sim/bd_f60c_slot_0_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/sim/bd_f60c_slot_0_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/sim/bd_f60c_slot_0_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_7/sim/bd_f60c_slot_0_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_8/sim/bd_f60c_slot_1_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_9/sim/bd_f60c_slot_1_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_10/sim/bd_f60c_slot_1_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_11/sim/bd_f60c_slot_1_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_12/sim/bd_f60c_slot_1_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/sim/bd_6e42.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_0/sim/bd_6e42_one_0.v" \

sv xil_defaultlib --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../logic.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_2/sim/bd_6e42_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_3/sim/bd_6e42_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_4/sim/bd_6e42_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_5/sim/bd_6e42_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_6/sim/bd_6e42_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_7/sim/bd_6e42_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_8/sim/bd_6e42_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_9/sim/bd_6e42_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_10/sim/bd_6e42_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../logic.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../logic.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2/sim/design_1_axi_smc_2.v" \
"../../../bd/design_1/ipshared/4a6b/hdl/adc_test_streamer_v2_0_M00_AXIS.v" \
"../../../bd/design_1/ipshared/4a6b/hdl/adc_test_streamer_v2_0.v" \
"../../../bd/design_1/ip/design_1_adc_test_streamer_0_0/sim/design_1_adc_test_streamer_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
