= CT1 Zusammenfassung
Joël Plambeck <plambjoe@students.zhaw.ch>
0.1, 02.11.2020
:toc:
:sectnums:
:stem: asciimath
:icons: font
:imagesdir: img
:figure-caption:

Dokumentation: https://ennis.zhaw.ch/wiki/doku.php[Moodle]

== Computer Technik

[cols="3*a"]
|===
| Neumann Architecture | Hardware Components | Computers System & Executable

| image::NeumannArchitecture.png[Neumann Architecture]
| image::HardwareComponents.png[Hardware Components]
| image::ComputerSystem.png[Computer System]
image::HostvsTarget.png[Host vs Target]

| image:CPU.png[CPU]
2+| image:Components.png[Components]

|===

[cols="7a, 3a", frame="none"]
|===
|
[horizontal]
Main memory:: central memory, via System-Bus, access to individual bytes, volatile
Secondary storage:: long-term storage, via I/O, access to data blocks, non-volatile, slow but cheap

| 
.Host vs Target 
image::HostvsTarget.png[Host vs Target]
|===

=== From C to executable

[cols="2*a"]
|===

|image:CtoExecutable.png[C to Executable]
|
[horizontal]
Pre-Processor::
* Kopiert inhalt von #includes
* Kopirt Makros (#define) in Quelltext
Compiler::
* Übersetzt Computer unabhängigen C code in Assemblercode
Assembler::
* Übersetzt in Maschineninstruktionen
* Resultat: Binary File (nicht lesbar)
Linker::
* Merge Object files
* Löst Abhängigkeiten auf
* Erzeugt executable

|===

== Cortex-M

[cols="3*a"]
|===
|Cortex-M Architecture | Program Execution | Code structure

|image::CortexM.png[Cortex-M Architecture, 300]
|image::ProgramExecution.png[Program Execution, width=200]
|
Instruction = Mnemonic

.Assembly Programm Instruciton Set
image::assemblyCode.png[Code structure]
image::MemoryMap.png[Memory Map]

h| Instruction Types h| Memory Allocation h| C to Assembly

|image::InstructionTypes.png[Instruction Types]
|image::MemoryAllocation.png[Memory Allocation]
|image::cToAssembly.png[C to Assembly]

|===

[cols="65a, 35a", grid="none", frame="none"]
|===
| 
Big endian:: A muli-byte representation where the **MSByte** is at the lower address
Little endian:: A muli-byte representation where the **LSByte** is at the lower address
Alignment::
* Half-word aligned Variables aligned on even addresses
* Word aligned Variables aligned on addresses that are divisible by four
| image::littleEndian.png[Little / Big Endian]
image:alignment.png[Alignment]
|===

=== Object File Sections

[cols="3*a"]
|===
| Object File Sections |Assembly Program Structure | Variables in Object sections

|image::ObjectFileSections.png[Object File Sections]
|image::AssemblyStructure.png[Assembly Program Structure] 
|image::variables.png[Variables in Object sections]

|===

=== Memery Map

[cols="1a,3a", frame="none", grid="none"]
|===
| 
image::MemoryMap1.png[Memory Map]
image::MemoryMap2.png[Memory Map]

|
* Grafisches Layout von Main Memory
* Was ist wo gespeichert? 
** RAM
** ROM
** I/O Register
|===

== Data Transfer

[cols="3*a"]
|===
|Arrays | Loading Literals | Literals variations

|image::ArrayWord.png[Array (word)]
byte_array DCB 0xAA, 0xBB, 0xCC
halfword_array DCW 0x0011, 0x2233
|image::LoadingLiterals.png[Loading Literals]
image:arrays.png[Arrays]
|image::LiteralsPseudo.png[Pseudo Literals]

|===

.Beispiel Array
image:Array.png[Array]

== Flags

image::Flags.png[Flags]
image::FlagsOperations.png[Flags Operations]

== Arithmetic Operations

|===
| Bitwise operations | Shift / Rotate

a| image::bitManipulations.PNG[Image Manipulations]
a| image::shiftRotate.PNG[Image Manipulations]
image:mulsdiv.png[Multiply and Divide by 2]

|===

== Unsigned / Signed Integers

=== Addition / Subtraction
[frame="none", grid="none", cols="6,4"]
|===
|| 
a| [horizontal]
Unsigned:: 
* *Addition*: C = 1 -> Carry. Result too large for available bits
* *Subtraction*: C = 0 -> Borrow. Result less than Zero (no negative numbers) 
Signed:: 
* *Addition*: potential *overflow* with equally signed operands
* *Subtraction*: potential *overlfow* with oppositely signed operands

a| image::zahlenrad.png[Zahlenrad, width="300"]

|===

=== Multiword Addidtion / Subtraction

|===
|Multi-Word Addition | Multi-Word Subtraction

a| image::multiAdd.png[Multiword addition, width="400"]
a| image::multiSub.png[Multiword addition, width="400"]

|===

=== Integer Casting

[cols="2,4,4"]
|===
| | Unsigned (Carry) | Signed (Overflow)

| *Extension*
a| stem:[1011 -> ubrace(bb 0000) 1011]

stem:[0011 -> ubrace(bb 0000) 0011]

a| stem:[bb 1 011 -> ubrace(bb 1111) 1011]

stem:[bb 0 011 -> ubrace(bb 0000) 0011]

| *Truncation*
a| Modulo Operation

image::moduloOperation.png[Modulo Operation]

a| possible change of sign

image::changeOfSign.png[Possible Change of Sign]
|===

== Loops / Control Structures

|===
| if | do-while | while | switch

a| image::ifLoop.png[if loop]
a| image::doWhileLoop.png[do while loop]
a| image::whileLoop.png[while loop]
a| image::switchCase.png[switch case]
|===

.For loop
image:forLoop.png[for Loop, 75%]

== Branches

[cols="2*a", grid="none", frame="none"]
|===

|
* Type
** *Unconditional*: jump always
** *Conditional*: jump only if condition is met
* Address hand-over
** *Direct*: target address part of instruction
** *Indirect*: target address in register
* Address of target
** *Relative*: target address relative to PC
** *Absolute*: absolute target address

|image::branches.png[Branches diagram]

|===

=== Compare and Test

[horizontal]
CMP::
* SUBS without storing result but setting flags
TST::
* AND without storing result but setting flags

=== Unconditional

|===
|Symbol | Properties

|B | direct, relative
|BX | indirect, absolute
|===

=== Conditional

[cols="3,7",grid="none", frame="none"]
|===
a| image::condBranchLimit.png[Conditional branch limit, width="250px"] | **Limited range of -256..254 Bytes** for label/pointer of conditional branch
|===

==== Flags
|===
|Symbol | Condition | Flag

|BEQ | Equal | Z == 1

|BNE | Not equal | Z == 0

|BCS | Carry set | C == 1

|BCC | Carry clear | C == 0

|BMI | Negative | N == 1

|BPL | Positive or Zero | N == 0

|BVS | Overflow | V == 1

|BVC | No overflow | V == 0

|===

==== Unsigned

|===
|Symbol | Condition (Unsigned) | Flag

|BEQ | Equal | Z == 1
|BNE | Not equal | Z == 0
|BHS (= BCS) | >= greater than or equal | C == 1
|BLO (= BCC) | < less than | C == 0
|BHI | > greater than | C == 1 and Z == 0
|BLS | <= less than or equal | C == 0 or Z == 1 
|===

==== Signed

|===
|Symbol | Condition (Signed) | Flag

|BEQ | Equal | Z == 1
|BNE | Not equal | Z == 0
|BMI | Negative | N == 1
|BPL | Positive or Zero | N == 0
|BVS | Overflow | V == 1
|BVC | No overflow | V == 0
|BGE | >= greater than or equal | N == V
|BLT | < less than | N != V
|BGT | > greater than | Z == 0 and N == V
|BLE | <= less than or equal | Z == 1 or N != V
|===

== Parameterübergabe

|===
|           |Register   | Globales Memory   | Stack

|Effizient  | ++        | --                | /
|Reentry    | /         | --                | ++     
|Plattform

|===

=== Subroutine
[cols="2*a"]
|===
| Caller | Callee

|image:subCaller.png[Subroutine caller]
|image:subCallee.png[Subroutine callee]
|===

BL <label>::
* Store current PC (Program Counter) in LR (Link Register)
* Branch to <label>

BLX (register)::
* Store current PC in LR
* Adress of subroutine in register

=== Calling Assembly Subroutine from C

image:subFromC.png[Assembly Subroutine from C, 400]

== Stack

[cols="2*a"grid="none", frame="none"]
|===

|
* ONLY 32bit (Word)
* Pushing and Poping of halfword and bytes not possible
* SP (Stack Pointer) % 4 = 0 -> word aligned
* Stack-limit < SP < Stack-base

>.|image::StackFrame.png[Stack Frame, width="300px"]

|===

[cols="3*a"]
|===
|image::Push.png[Push] |image::Pop.png[Pop] |image::PushOrder.png[Push order]
|image::SPOperationsOffset.png[SP Operations] |image::SPOperationsRegister.png[SP Operations] |image::PushPopAlt.png[Push Pop alternative]
|===




== Linking

[cols="2*a"]
|===
| image::linking.png[Linking]
| image::importExport.png[Import & Export]
|===

== Exceptions

=== Exceptional Control Flow

[cols="2*a"]
|===
|Polling | Interrupt-Driven I/O

| image:exceptionPolling.png[Exception Polling, 150, float="right"]
Reading of status registers in loop

Advantages::
* Simle and straightforward
* Implicit synchronization
* Deterministic
* No additional interrupt logic required

Disadvantages::
* Busy wait -> wastes CPU time
* Long reaction times
* Reduzierter Durchsatz

| image:exceptionInterrupt.png[Exception interrupt, 150, float="right"]
Interrupting program execution when the error occurs

. Initializes peripherals
. Execute other tasks
. Peripherals signal when they require attention
. Events interrupt program execution

Advantages::
* No busy wait -> better use of CPU time
* short reaction times

Disadvantages::
* No synchronization
* difficult debugging

|===

=== Exceptions Cortex-M3/M4

[cols="3*a"]
|===
|Interrupt sources: IRQ0 - IRQ239 |System exceptions |Vector Table & NVIC

|
* Peripherals singal to CPU of event requiring attention
* Can alternatively be generated by software request
* Asynchronous to instruction execution

|
* Reset: Restart of processor
* NMI: Non-maskable Interrupt: Can't be ingored
* Faults: Eg. undefined instructions, analigned access, etc.
* System Level Calls: OS calls

|
image:VectorTable.png[Vector Table]
image:NVIC.png[Nested Vectored Interrupt Controller]

|===

[cols="3*a"]
|===
|Initialization | ISR Call | Exception States

|image:exceptionInit.png[Exception Initialization]
|image:ISR.png[ISR call]
|image:exceptionStates.png[Exception states]

image:exceptionInterruptControl.png[Exception Interrupt Control]

|===

=== Interrupts

[cols="2*a", frame="none"]
|===

|
.Trigger hardware interrupt via Software
image:interrupt1.png[Trigger hardware interrupt via Software]
|
.Interrupt Active Status Registers
image:interrupt2.png[Interrupt Active Status Registers]

|
.Enable Registers
image:interrupt3.png[Enable Registers]
|
.Priority
image:interrupt4.png[Priority]

|===

== Architecture

=== Von Neumann Architecture
image:vonNeumann.png[von Neumann Architecture, 75%]

=== Harvard Architecture
image:HarvardArchitecture.png[Harvard Architecture, 75%]

=== CISC vs RISC
image:CISCvsRISC.png[CISC vs RISC]

== Pipeline

[cols="2a,1a"]
|===
| Prinzip | Latency

| image:Pipeline.png[Pipeline] | image:PipelineLatency.png[Pipeline Latency]
|===

=== Examples
image:PipelineExamples.png[Pipeline Examples]

=== Hazards

==== Control Hazard

Problem::
image:PipelineControlHazard.png[Pipeline Control Hazard, 75%]

Solution::
2-Bit branch prediction scheme:
* Idea: use two bits to remember if the branch was taken or not the last time.
* Only change prediction on two succesive mispredicitons
+
image:LoopFusion.png[Loop Fusion, 75%]
+
Reduce Control Hazard: Loop fusion reduces control hazard

==== Data Hazard
Problem::
image:PipelineDataHazard.png[Pipeline Data Hazard, 75%]

Solution::
Forwarding: Result can be forwarded to the ex phase of the next instruction
+
image:PipelineDataHazardSolution.png[Pipeline Data Hazard Solution, 75%]

==== Structural Hazards

Problem::
Wenn Teile der Hardware durch mehrere Instruktionen gleichzeitig benötigt werden (Bsp. Datenbus!)

Solution::
* Mehrere Instruktionen auf einmal fetchen
* Instruktionen früher fetchen als benötigt

=> Datenbus ist im nächsten Zyklus frei für andere Operationen

== SEP Handout

link:img/SEP_handouts.pdf[SEP Handout, window=_blank]

link:mega_slides_ct1.pdf[Mega Slide, window=_blank]

image::SEP_handout1.jpg[SEP Handout]

image::SEP_handout2.jpg[SEP Handout]