\hypertarget{nucleo-l432kc__4x4rgb_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__ll__dma_8h_source}{}\doxysection{stm32l4xx\+\_\+ll\+\_\+dma.\+h}
\label{nucleo-l432kc__4x4rgb_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__ll__dma_8h_source}\index{nucleo-\/l432kc\_4x4rgb/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_dma.h@{nucleo-\/l432kc\_4x4rgb/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_dma.h}}
\mbox{\hyperlink{nucleo-l432kc__4x4rgb_2_drivers_2_s_t_m32_l4xx___h_a_l___driver_2_inc_2stm32l4xx__ll__dma_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{19 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#ifndef STM32L4xx\_LL\_DMA\_H}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#define STM32L4xx\_LL\_DMA\_H}}
\DoxyCodeLine{22 }
\DoxyCodeLine{23 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{24 \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{25 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{26 }
\DoxyCodeLine{27 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{28 \textcolor{preprocessor}{\#include "{}stm32l4xx.h"{}}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{30 \textcolor{preprocessor}{\#include "{}stm32l4xx\_ll\_dmamux.h"{}}}
\DoxyCodeLine{31 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{32 }
\DoxyCodeLine{37 \textcolor{preprocessor}{\#if defined (DMA1) || defined (DMA2)}}
\DoxyCodeLine{38 }
\DoxyCodeLine{43 \textcolor{comment}{/* Private types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{44 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{48 \textcolor{comment}{/* Array used to get the DMA channel register offset versus channel index LL\_DMA\_CHANNEL\_x */}}
\DoxyCodeLine{49 \textcolor{keyword}{static} \textcolor{keyword}{const} uint8\_t CHANNEL\_OFFSET\_TAB[] =}
\DoxyCodeLine{50 \{}
\DoxyCodeLine{51   (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\_Channel1\_BASE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{52   (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\_Channel2\_BASE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{53   (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\_Channel3\_BASE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{54   (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\_Channel4\_BASE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{55   (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\_Channel5\_BASE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{56   (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\_Channel6\_BASE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}}),}
\DoxyCodeLine{57   (uint8\_t)(\mbox{\hyperlink{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{DMA1\_Channel7\_BASE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\_BASE}})}
\DoxyCodeLine{58 \};}
\DoxyCodeLine{63 \textcolor{comment}{/* Private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{64 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{65 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{69 \textcolor{comment}{/* Define used to get CSELR register offset */}}
\DoxyCodeLine{70 \textcolor{preprocessor}{\#define DMA\_CSELR\_OFFSET                  (uint32\_t)(DMA1\_CSELR\_BASE -\/ DMA1\_BASE)}}
\DoxyCodeLine{71 }
\DoxyCodeLine{72 \textcolor{comment}{/* Defines used for the bit position in the register and perform offsets */}}
\DoxyCodeLine{73 \textcolor{preprocessor}{\#define DMA\_POSITION\_CSELR\_CXS            POSITION\_VAL(DMA\_CSELR\_C1S << (Channel*4U))}}
\DoxyCodeLine{77 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{78 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{79 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{80 }
\DoxyCodeLine{91 \textcolor{preprocessor}{\#define \_\_LL\_DMA\_INSTANCE\_TO\_DMAMUX\_CHANNEL(\_\_DMA\_INSTANCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{92 \textcolor{preprocessor}{(((\_\_DMA\_INSTANCE\_\_) == DMA1) ? 0x00000000U : LL\_DMA\_CHANNEL\_7)}}
\DoxyCodeLine{93 }
\DoxyCodeLine{97 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{98 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{105 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{106 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{107 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{108 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{112 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{113 \{}
\DoxyCodeLine{114   uint32\_t PeriphOrM2MSrcAddress;  }
\DoxyCodeLine{119   uint32\_t MemoryOrM2MDstAddress;  }
\DoxyCodeLine{124   uint32\_t Direction;              }
\DoxyCodeLine{130   uint32\_t Mode;                   }
\DoxyCodeLine{137   uint32\_t PeriphOrM2MSrcIncMode;  }
\DoxyCodeLine{143   uint32\_t MemoryOrM2MDstIncMode;  }
\DoxyCodeLine{149   uint32\_t PeriphOrM2MSrcDataSize; }
\DoxyCodeLine{155   uint32\_t MemoryOrM2MDstDataSize; }
\DoxyCodeLine{161   uint32\_t NbData;                 }
\DoxyCodeLine{168 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{169   uint32\_t PeriphRequest;          }
\DoxyCodeLine{173 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{174   uint32\_t PeriphRequest;          }
\DoxyCodeLine{178 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{179 }
\DoxyCodeLine{180   uint32\_t Priority;               }
\DoxyCodeLine{185 \} LL\_DMA\_InitTypeDef;}
\DoxyCodeLine{189 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{190 }
\DoxyCodeLine{191 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{199 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CGIF1                 DMA\_IFCR\_CGIF1        }}
\DoxyCodeLine{200 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CTCIF1                DMA\_IFCR\_CTCIF1       }}
\DoxyCodeLine{201 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CHTIF1                DMA\_IFCR\_CHTIF1       }}
\DoxyCodeLine{202 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CTEIF1                DMA\_IFCR\_CTEIF1       }}
\DoxyCodeLine{203 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CGIF2                 DMA\_IFCR\_CGIF2        }}
\DoxyCodeLine{204 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CTCIF2                DMA\_IFCR\_CTCIF2       }}
\DoxyCodeLine{205 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CHTIF2                DMA\_IFCR\_CHTIF2       }}
\DoxyCodeLine{206 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CTEIF2                DMA\_IFCR\_CTEIF2       }}
\DoxyCodeLine{207 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CGIF3                 DMA\_IFCR\_CGIF3        }}
\DoxyCodeLine{208 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CTCIF3                DMA\_IFCR\_CTCIF3       }}
\DoxyCodeLine{209 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CHTIF3                DMA\_IFCR\_CHTIF3       }}
\DoxyCodeLine{210 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CTEIF3                DMA\_IFCR\_CTEIF3       }}
\DoxyCodeLine{211 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CGIF4                 DMA\_IFCR\_CGIF4        }}
\DoxyCodeLine{212 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CTCIF4                DMA\_IFCR\_CTCIF4       }}
\DoxyCodeLine{213 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CHTIF4                DMA\_IFCR\_CHTIF4       }}
\DoxyCodeLine{214 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CTEIF4                DMA\_IFCR\_CTEIF4       }}
\DoxyCodeLine{215 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CGIF5                 DMA\_IFCR\_CGIF5        }}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CTCIF5                DMA\_IFCR\_CTCIF5       }}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CHTIF5                DMA\_IFCR\_CHTIF5       }}
\DoxyCodeLine{218 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CTEIF5                DMA\_IFCR\_CTEIF5       }}
\DoxyCodeLine{219 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CGIF6                 DMA\_IFCR\_CGIF6        }}
\DoxyCodeLine{220 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CTCIF6                DMA\_IFCR\_CTCIF6       }}
\DoxyCodeLine{221 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CHTIF6                DMA\_IFCR\_CHTIF6       }}
\DoxyCodeLine{222 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CTEIF6                DMA\_IFCR\_CTEIF6       }}
\DoxyCodeLine{223 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CGIF7                 DMA\_IFCR\_CGIF7        }}
\DoxyCodeLine{224 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CTCIF7                DMA\_IFCR\_CTCIF7       }}
\DoxyCodeLine{225 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CHTIF7                DMA\_IFCR\_CHTIF7       }}
\DoxyCodeLine{226 \textcolor{preprocessor}{\#define LL\_DMA\_IFCR\_CTEIF7                DMA\_IFCR\_CTEIF7       }}
\DoxyCodeLine{235 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_GIF1                   DMA\_ISR\_GIF1          }}
\DoxyCodeLine{236 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_TCIF1                  DMA\_ISR\_TCIF1         }}
\DoxyCodeLine{237 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_HTIF1                  DMA\_ISR\_HTIF1         }}
\DoxyCodeLine{238 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_TEIF1                  DMA\_ISR\_TEIF1         }}
\DoxyCodeLine{239 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_GIF2                   DMA\_ISR\_GIF2          }}
\DoxyCodeLine{240 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_TCIF2                  DMA\_ISR\_TCIF2         }}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_HTIF2                  DMA\_ISR\_HTIF2         }}
\DoxyCodeLine{242 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_TEIF2                  DMA\_ISR\_TEIF2         }}
\DoxyCodeLine{243 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_GIF3                   DMA\_ISR\_GIF3          }}
\DoxyCodeLine{244 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_TCIF3                  DMA\_ISR\_TCIF3         }}
\DoxyCodeLine{245 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_HTIF3                  DMA\_ISR\_HTIF3         }}
\DoxyCodeLine{246 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_TEIF3                  DMA\_ISR\_TEIF3         }}
\DoxyCodeLine{247 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_GIF4                   DMA\_ISR\_GIF4          }}
\DoxyCodeLine{248 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_TCIF4                  DMA\_ISR\_TCIF4         }}
\DoxyCodeLine{249 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_HTIF4                  DMA\_ISR\_HTIF4         }}
\DoxyCodeLine{250 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_TEIF4                  DMA\_ISR\_TEIF4         }}
\DoxyCodeLine{251 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_GIF5                   DMA\_ISR\_GIF5          }}
\DoxyCodeLine{252 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_TCIF5                  DMA\_ISR\_TCIF5         }}
\DoxyCodeLine{253 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_HTIF5                  DMA\_ISR\_HTIF5         }}
\DoxyCodeLine{254 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_TEIF5                  DMA\_ISR\_TEIF5         }}
\DoxyCodeLine{255 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_GIF6                   DMA\_ISR\_GIF6          }}
\DoxyCodeLine{256 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_TCIF6                  DMA\_ISR\_TCIF6         }}
\DoxyCodeLine{257 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_HTIF6                  DMA\_ISR\_HTIF6         }}
\DoxyCodeLine{258 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_TEIF6                  DMA\_ISR\_TEIF6         }}
\DoxyCodeLine{259 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_GIF7                   DMA\_ISR\_GIF7          }}
\DoxyCodeLine{260 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_TCIF7                  DMA\_ISR\_TCIF7         }}
\DoxyCodeLine{261 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_HTIF7                  DMA\_ISR\_HTIF7         }}
\DoxyCodeLine{262 \textcolor{preprocessor}{\#define LL\_DMA\_ISR\_TEIF7                  DMA\_ISR\_TEIF7         }}
\DoxyCodeLine{271 \textcolor{preprocessor}{\#define LL\_DMA\_CCR\_TCIE                   DMA\_CCR\_TCIE          }}
\DoxyCodeLine{272 \textcolor{preprocessor}{\#define LL\_DMA\_CCR\_HTIE                   DMA\_CCR\_HTIE          }}
\DoxyCodeLine{273 \textcolor{preprocessor}{\#define LL\_DMA\_CCR\_TEIE                   DMA\_CCR\_TEIE          }}
\DoxyCodeLine{281 \textcolor{preprocessor}{\#define LL\_DMA\_CHANNEL\_1                  0x00000000U }}
\DoxyCodeLine{282 \textcolor{preprocessor}{\#define LL\_DMA\_CHANNEL\_2                  0x00000001U }}
\DoxyCodeLine{283 \textcolor{preprocessor}{\#define LL\_DMA\_CHANNEL\_3                  0x00000002U }}
\DoxyCodeLine{284 \textcolor{preprocessor}{\#define LL\_DMA\_CHANNEL\_4                  0x00000003U }}
\DoxyCodeLine{285 \textcolor{preprocessor}{\#define LL\_DMA\_CHANNEL\_5                  0x00000004U }}
\DoxyCodeLine{286 \textcolor{preprocessor}{\#define LL\_DMA\_CHANNEL\_6                  0x00000005U }}
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define LL\_DMA\_CHANNEL\_7                  0x00000006U }}
\DoxyCodeLine{288 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{289 \textcolor{preprocessor}{\#define LL\_DMA\_CHANNEL\_ALL                0xFFFF0000U }}
\DoxyCodeLine{290 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{298 \textcolor{preprocessor}{\#define LL\_DMA\_DIRECTION\_PERIPH\_TO\_MEMORY 0x00000000U             }}
\DoxyCodeLine{299 \textcolor{preprocessor}{\#define LL\_DMA\_DIRECTION\_MEMORY\_TO\_PERIPH DMA\_CCR\_DIR             }}
\DoxyCodeLine{300 \textcolor{preprocessor}{\#define LL\_DMA\_DIRECTION\_MEMORY\_TO\_MEMORY DMA\_CCR\_MEM2MEM         }}
\DoxyCodeLine{308 \textcolor{preprocessor}{\#define LL\_DMA\_MODE\_NORMAL                0x00000000U             }}
\DoxyCodeLine{309 \textcolor{preprocessor}{\#define LL\_DMA\_MODE\_CIRCULAR              DMA\_CCR\_CIRC            }}
\DoxyCodeLine{317 \textcolor{preprocessor}{\#define LL\_DMA\_PERIPH\_INCREMENT           DMA\_CCR\_PINC            }}
\DoxyCodeLine{318 \textcolor{preprocessor}{\#define LL\_DMA\_PERIPH\_NOINCREMENT         0x00000000U             }}
\DoxyCodeLine{326 \textcolor{preprocessor}{\#define LL\_DMA\_MEMORY\_INCREMENT           DMA\_CCR\_MINC            }}
\DoxyCodeLine{327 \textcolor{preprocessor}{\#define LL\_DMA\_MEMORY\_NOINCREMENT         0x00000000U             }}
\DoxyCodeLine{335 \textcolor{preprocessor}{\#define LL\_DMA\_PDATAALIGN\_BYTE            0x00000000U             }}
\DoxyCodeLine{336 \textcolor{preprocessor}{\#define LL\_DMA\_PDATAALIGN\_HALFWORD        DMA\_CCR\_PSIZE\_0         }}
\DoxyCodeLine{337 \textcolor{preprocessor}{\#define LL\_DMA\_PDATAALIGN\_WORD            DMA\_CCR\_PSIZE\_1         }}
\DoxyCodeLine{345 \textcolor{preprocessor}{\#define LL\_DMA\_MDATAALIGN\_BYTE            0x00000000U             }}
\DoxyCodeLine{346 \textcolor{preprocessor}{\#define LL\_DMA\_MDATAALIGN\_HALFWORD        DMA\_CCR\_MSIZE\_0         }}
\DoxyCodeLine{347 \textcolor{preprocessor}{\#define LL\_DMA\_MDATAALIGN\_WORD            DMA\_CCR\_MSIZE\_1         }}
\DoxyCodeLine{355 \textcolor{preprocessor}{\#define LL\_DMA\_PRIORITY\_LOW               0x00000000U             }}
\DoxyCodeLine{356 \textcolor{preprocessor}{\#define LL\_DMA\_PRIORITY\_MEDIUM            DMA\_CCR\_PL\_0            }}
\DoxyCodeLine{357 \textcolor{preprocessor}{\#define LL\_DMA\_PRIORITY\_HIGH              DMA\_CCR\_PL\_1            }}
\DoxyCodeLine{358 \textcolor{preprocessor}{\#define LL\_DMA\_PRIORITY\_VERYHIGH          DMA\_CCR\_PL              }}
\DoxyCodeLine{363 \textcolor{preprocessor}{\#if !defined  (DMAMUX1)}}
\DoxyCodeLine{367 \textcolor{preprocessor}{\#define LL\_DMA\_REQUEST\_0                  0x00000000U }}
\DoxyCodeLine{368 \textcolor{preprocessor}{\#define LL\_DMA\_REQUEST\_1                  0x00000001U }}
\DoxyCodeLine{369 \textcolor{preprocessor}{\#define LL\_DMA\_REQUEST\_2                  0x00000002U }}
\DoxyCodeLine{370 \textcolor{preprocessor}{\#define LL\_DMA\_REQUEST\_3                  0x00000003U }}
\DoxyCodeLine{371 \textcolor{preprocessor}{\#define LL\_DMA\_REQUEST\_4                  0x00000004U }}
\DoxyCodeLine{372 \textcolor{preprocessor}{\#define LL\_DMA\_REQUEST\_5                  0x00000005U }}
\DoxyCodeLine{373 \textcolor{preprocessor}{\#define LL\_DMA\_REQUEST\_6                  0x00000006U }}
\DoxyCodeLine{374 \textcolor{preprocessor}{\#define LL\_DMA\_REQUEST\_7                  0x00000007U }}
\DoxyCodeLine{378 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !defined DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{383 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{398 \textcolor{preprocessor}{\#define LL\_DMA\_WriteReg(\_\_INSTANCE\_\_, \_\_REG\_\_, \_\_VALUE\_\_) WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_, (\_\_VALUE\_\_))}}
\DoxyCodeLine{399 }
\DoxyCodeLine{406 \textcolor{preprocessor}{\#define LL\_DMA\_ReadReg(\_\_INSTANCE\_\_, \_\_REG\_\_) READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}}
\DoxyCodeLine{419 \textcolor{preprocessor}{\#if defined(DMA2)}}
\DoxyCodeLine{420 \textcolor{preprocessor}{\#define \_\_LL\_DMA\_GET\_INSTANCE(\_\_CHANNEL\_INSTANCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{421 \textcolor{preprocessor}{(((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) > ((uint32\_t)DMA1\_Channel7)) ?  DMA2 : DMA1)}}
\DoxyCodeLine{422 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{423 \textcolor{preprocessor}{\#define \_\_LL\_DMA\_GET\_INSTANCE(\_\_CHANNEL\_INSTANCE\_\_)  (DMA1)}}
\DoxyCodeLine{424 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{425 }
\DoxyCodeLine{431 \textcolor{preprocessor}{\#if defined (DMA2)}}
\DoxyCodeLine{432 \textcolor{preprocessor}{\#if defined (DMA2\_Channel6) \&\& defined (DMA2\_Channel7)}}
\DoxyCodeLine{433 \textcolor{preprocessor}{\#define \_\_LL\_DMA\_GET\_CHANNEL(\_\_CHANNEL\_INSTANCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{434 \textcolor{preprocessor}{(((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel1)) ? LL\_DMA\_CHANNEL\_1 : \(\backslash\)}}
\DoxyCodeLine{435 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA2\_Channel1)) ? LL\_DMA\_CHANNEL\_1 : \(\backslash\)}}
\DoxyCodeLine{436 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel2)) ? LL\_DMA\_CHANNEL\_2 : \(\backslash\)}}
\DoxyCodeLine{437 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA2\_Channel2)) ? LL\_DMA\_CHANNEL\_2 : \(\backslash\)}}
\DoxyCodeLine{438 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel3)) ? LL\_DMA\_CHANNEL\_3 : \(\backslash\)}}
\DoxyCodeLine{439 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA2\_Channel3)) ? LL\_DMA\_CHANNEL\_3 : \(\backslash\)}}
\DoxyCodeLine{440 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel4)) ? LL\_DMA\_CHANNEL\_4 : \(\backslash\)}}
\DoxyCodeLine{441 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA2\_Channel4)) ? LL\_DMA\_CHANNEL\_4 : \(\backslash\)}}
\DoxyCodeLine{442 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel5)) ? LL\_DMA\_CHANNEL\_5 : \(\backslash\)}}
\DoxyCodeLine{443 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA2\_Channel5)) ? LL\_DMA\_CHANNEL\_5 : \(\backslash\)}}
\DoxyCodeLine{444 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel6)) ? LL\_DMA\_CHANNEL\_6 : \(\backslash\)}}
\DoxyCodeLine{445 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA2\_Channel6)) ? LL\_DMA\_CHANNEL\_6 : \(\backslash\)}}
\DoxyCodeLine{446 \textcolor{preprocessor}{ LL\_DMA\_CHANNEL\_7)}}
\DoxyCodeLine{447 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{448 \textcolor{preprocessor}{\#define \_\_LL\_DMA\_GET\_CHANNEL(\_\_CHANNEL\_INSTANCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{449 \textcolor{preprocessor}{(((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel1)) ? LL\_DMA\_CHANNEL\_1 : \(\backslash\)}}
\DoxyCodeLine{450 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA2\_Channel1)) ? LL\_DMA\_CHANNEL\_1 : \(\backslash\)}}
\DoxyCodeLine{451 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel2)) ? LL\_DMA\_CHANNEL\_2 : \(\backslash\)}}
\DoxyCodeLine{452 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA2\_Channel2)) ? LL\_DMA\_CHANNEL\_2 : \(\backslash\)}}
\DoxyCodeLine{453 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel3)) ? LL\_DMA\_CHANNEL\_3 : \(\backslash\)}}
\DoxyCodeLine{454 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA2\_Channel3)) ? LL\_DMA\_CHANNEL\_3 : \(\backslash\)}}
\DoxyCodeLine{455 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel4)) ? LL\_DMA\_CHANNEL\_4 : \(\backslash\)}}
\DoxyCodeLine{456 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA2\_Channel4)) ? LL\_DMA\_CHANNEL\_4 : \(\backslash\)}}
\DoxyCodeLine{457 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel5)) ? LL\_DMA\_CHANNEL\_5 : \(\backslash\)}}
\DoxyCodeLine{458 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA2\_Channel5)) ? LL\_DMA\_CHANNEL\_5 : \(\backslash\)}}
\DoxyCodeLine{459 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel6)) ? LL\_DMA\_CHANNEL\_6 : \(\backslash\)}}
\DoxyCodeLine{460 \textcolor{preprocessor}{ LL\_DMA\_CHANNEL\_7)}}
\DoxyCodeLine{461 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{462 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{463 \textcolor{preprocessor}{\#define \_\_LL\_DMA\_GET\_CHANNEL(\_\_CHANNEL\_INSTANCE\_\_)   \(\backslash\)}}
\DoxyCodeLine{464 \textcolor{preprocessor}{(((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel1)) ? LL\_DMA\_CHANNEL\_1 : \(\backslash\)}}
\DoxyCodeLine{465 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel2)) ? LL\_DMA\_CHANNEL\_2 : \(\backslash\)}}
\DoxyCodeLine{466 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel3)) ? LL\_DMA\_CHANNEL\_3 : \(\backslash\)}}
\DoxyCodeLine{467 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel4)) ? LL\_DMA\_CHANNEL\_4 : \(\backslash\)}}
\DoxyCodeLine{468 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel5)) ? LL\_DMA\_CHANNEL\_5 : \(\backslash\)}}
\DoxyCodeLine{469 \textcolor{preprocessor}{ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_) == ((uint32\_t)DMA1\_Channel6)) ? LL\_DMA\_CHANNEL\_6 : \(\backslash\)}}
\DoxyCodeLine{470 \textcolor{preprocessor}{ LL\_DMA\_CHANNEL\_7)}}
\DoxyCodeLine{471 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{472 }
\DoxyCodeLine{479 \textcolor{preprocessor}{\#if defined (DMA2)}}
\DoxyCodeLine{480 \textcolor{preprocessor}{\#if defined (DMA2\_Channel6) \&\& defined (DMA2\_Channel7)}}
\DoxyCodeLine{481 \textcolor{preprocessor}{\#define \_\_LL\_DMA\_GET\_CHANNEL\_INSTANCE(\_\_DMA\_INSTANCE\_\_, \_\_CHANNEL\_\_)   \(\backslash\)}}
\DoxyCodeLine{482 \textcolor{preprocessor}{((((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_1))) ? DMA1\_Channel1 : \(\backslash\)}}
\DoxyCodeLine{483 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA2)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_1))) ? DMA2\_Channel1 : \(\backslash\)}}
\DoxyCodeLine{484 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_2))) ? DMA1\_Channel2 : \(\backslash\)}}
\DoxyCodeLine{485 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA2)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_2))) ? DMA2\_Channel2 : \(\backslash\)}}
\DoxyCodeLine{486 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_3))) ? DMA1\_Channel3 : \(\backslash\)}}
\DoxyCodeLine{487 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA2)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_3))) ? DMA2\_Channel3 : \(\backslash\)}}
\DoxyCodeLine{488 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_4))) ? DMA1\_Channel4 : \(\backslash\)}}
\DoxyCodeLine{489 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA2)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_4))) ? DMA2\_Channel4 : \(\backslash\)}}
\DoxyCodeLine{490 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_5))) ? DMA1\_Channel5 : \(\backslash\)}}
\DoxyCodeLine{491 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA2)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_5))) ? DMA2\_Channel5 : \(\backslash\)}}
\DoxyCodeLine{492 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_6))) ? DMA1\_Channel6 : \(\backslash\)}}
\DoxyCodeLine{493 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA2)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_6))) ? DMA2\_Channel6 : \(\backslash\)}}
\DoxyCodeLine{494 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_7))) ? DMA1\_Channel7 : \(\backslash\)}}
\DoxyCodeLine{495 \textcolor{preprocessor}{ DMA2\_Channel7)}}
\DoxyCodeLine{496 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{497 \textcolor{preprocessor}{\#define \_\_LL\_DMA\_GET\_CHANNEL\_INSTANCE(\_\_DMA\_INSTANCE\_\_, \_\_CHANNEL\_\_)   \(\backslash\)}}
\DoxyCodeLine{498 \textcolor{preprocessor}{((((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_1))) ? DMA1\_Channel1 : \(\backslash\)}}
\DoxyCodeLine{499 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA2)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_1))) ? DMA2\_Channel1 : \(\backslash\)}}
\DoxyCodeLine{500 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_2))) ? DMA1\_Channel2 : \(\backslash\)}}
\DoxyCodeLine{501 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA2)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_2))) ? DMA2\_Channel2 : \(\backslash\)}}
\DoxyCodeLine{502 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_3))) ? DMA1\_Channel3 : \(\backslash\)}}
\DoxyCodeLine{503 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA2)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_3))) ? DMA2\_Channel3 : \(\backslash\)}}
\DoxyCodeLine{504 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_4))) ? DMA1\_Channel4 : \(\backslash\)}}
\DoxyCodeLine{505 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA2)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_4))) ? DMA2\_Channel4 : \(\backslash\)}}
\DoxyCodeLine{506 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_5))) ? DMA1\_Channel5 : \(\backslash\)}}
\DoxyCodeLine{507 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA2)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_5))) ? DMA2\_Channel5 : \(\backslash\)}}
\DoxyCodeLine{508 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_6))) ? DMA1\_Channel6 : \(\backslash\)}}
\DoxyCodeLine{509 \textcolor{preprocessor}{ DMA1\_Channel7)}}
\DoxyCodeLine{510 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{511 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{512 \textcolor{preprocessor}{\#define \_\_LL\_DMA\_GET\_CHANNEL\_INSTANCE(\_\_DMA\_INSTANCE\_\_, \_\_CHANNEL\_\_)   \(\backslash\)}}
\DoxyCodeLine{513 \textcolor{preprocessor}{((((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_1))) ? DMA1\_Channel1 : \(\backslash\)}}
\DoxyCodeLine{514 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_2))) ? DMA1\_Channel2 : \(\backslash\)}}
\DoxyCodeLine{515 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_3))) ? DMA1\_Channel3 : \(\backslash\)}}
\DoxyCodeLine{516 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_4))) ? DMA1\_Channel4 : \(\backslash\)}}
\DoxyCodeLine{517 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_5))) ? DMA1\_Channel5 : \(\backslash\)}}
\DoxyCodeLine{518 \textcolor{preprocessor}{ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_) == ((uint32\_t)DMA1)) \&\& ((uint32\_t)(\_\_CHANNEL\_\_) == ((uint32\_t)LL\_DMA\_CHANNEL\_6))) ? DMA1\_Channel6 : \(\backslash\)}}
\DoxyCodeLine{519 \textcolor{preprocessor}{ DMA1\_Channel7)}}
\DoxyCodeLine{520 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{521 }
\DoxyCodeLine{530 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{552 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_EnableChannel(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{553 \{}
\DoxyCodeLine{554   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{555   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababa3817d21a78079be76bc26b2c10f2}{DMA\_CCR\_EN}});}
\DoxyCodeLine{556 \}}
\DoxyCodeLine{557 }
\DoxyCodeLine{572 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_DisableChannel(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{573 \{}
\DoxyCodeLine{574   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{575   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababa3817d21a78079be76bc26b2c10f2}{DMA\_CCR\_EN}});}
\DoxyCodeLine{576 \}}
\DoxyCodeLine{577 }
\DoxyCodeLine{592 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsEnabledChannel(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{593 \{}
\DoxyCodeLine{594   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{595   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{596                   \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababa3817d21a78079be76bc26b2c10f2}{DMA\_CCR\_EN}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gababa3817d21a78079be76bc26b2c10f2}{DMA\_CCR\_EN}})) ? 1UL : 0UL);}
\DoxyCodeLine{597 \}}
\DoxyCodeLine{598 }
\DoxyCodeLine{628 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ConfigTransfer(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel, uint32\_t Configuration)}
\DoxyCodeLine{629 \{}
\DoxyCodeLine{630   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{631   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{632              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f1ece172cf3c3e696b86d401d7345a2}{DMA\_CCR\_DIR}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c87a41026384e25fe2312d03af76215}{DMA\_CCR\_MEM2MEM}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445471396e741418bcd6f63404f4052c}{DMA\_CCR\_CIRC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028cb96357bd24868a74ee1134a35b7e}{DMA\_CCR\_PINC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189138f534283d876f654ec9474987e}{DMA\_CCR\_MINC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8d824b9bff520523fccfbe57b07516}{DMA\_CCR\_PSIZE}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga492495253fe3f05ea83dd3c3dbb5dddf}{DMA\_CCR\_MSIZE}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97726688157629243aa59bb60e33c284}{DMA\_CCR\_PL}},}
\DoxyCodeLine{633              Configuration);}
\DoxyCodeLine{634 \}}
\DoxyCodeLine{635 }
\DoxyCodeLine{655 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_SetDataTransferDirection(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel, uint32\_t Direction)}
\DoxyCodeLine{656 \{}
\DoxyCodeLine{657   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{658   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{659              \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f1ece172cf3c3e696b86d401d7345a2}{DMA\_CCR\_DIR}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c87a41026384e25fe2312d03af76215}{DMA\_CCR\_MEM2MEM}}, Direction);}
\DoxyCodeLine{660 \}}
\DoxyCodeLine{661 }
\DoxyCodeLine{680 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_GetDataTransferDirection(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{681 \{}
\DoxyCodeLine{682   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{683   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{684                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f1ece172cf3c3e696b86d401d7345a2}{DMA\_CCR\_DIR}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c87a41026384e25fe2312d03af76215}{DMA\_CCR\_MEM2MEM}}));}
\DoxyCodeLine{685 \}}
\DoxyCodeLine{686 }
\DoxyCodeLine{706 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_SetMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel, uint32\_t Mode)}
\DoxyCodeLine{707 \{}
\DoxyCodeLine{708   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{709   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445471396e741418bcd6f63404f4052c}{DMA\_CCR\_CIRC}},}
\DoxyCodeLine{710              Mode);}
\DoxyCodeLine{711 \}}
\DoxyCodeLine{712 }
\DoxyCodeLine{729 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_GetMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{730 \{}
\DoxyCodeLine{731   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{732   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{733                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445471396e741418bcd6f63404f4052c}{DMA\_CCR\_CIRC}}));}
\DoxyCodeLine{734 \}}
\DoxyCodeLine{735 }
\DoxyCodeLine{753 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_SetPeriphIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel, uint32\_t PeriphOrM2MSrcIncMode)}
\DoxyCodeLine{754 \{}
\DoxyCodeLine{755     uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{756     \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028cb96357bd24868a74ee1134a35b7e}{DMA\_CCR\_PINC}},}
\DoxyCodeLine{757              PeriphOrM2MSrcIncMode);}
\DoxyCodeLine{758 \}}
\DoxyCodeLine{759 }
\DoxyCodeLine{776 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_GetPeriphIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{777 \{}
\DoxyCodeLine{778   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{779   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{780                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028cb96357bd24868a74ee1134a35b7e}{DMA\_CCR\_PINC}}));}
\DoxyCodeLine{781 \}}
\DoxyCodeLine{782 }
\DoxyCodeLine{800 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_SetMemoryIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel, uint32\_t MemoryOrM2MDstIncMode)}
\DoxyCodeLine{801 \{}
\DoxyCodeLine{802   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{803   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189138f534283d876f654ec9474987e}{DMA\_CCR\_MINC}},}
\DoxyCodeLine{804              MemoryOrM2MDstIncMode);}
\DoxyCodeLine{805 \}}
\DoxyCodeLine{806 }
\DoxyCodeLine{823 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_GetMemoryIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{824 \{}
\DoxyCodeLine{825   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{826   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{827                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189138f534283d876f654ec9474987e}{DMA\_CCR\_MINC}}));}
\DoxyCodeLine{828 \}}
\DoxyCodeLine{829 }
\DoxyCodeLine{848 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_SetPeriphSize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel, uint32\_t PeriphOrM2MSrcDataSize)}
\DoxyCodeLine{849 \{}
\DoxyCodeLine{850   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{851   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8d824b9bff520523fccfbe57b07516}{DMA\_CCR\_PSIZE}}, }
\DoxyCodeLine{852              PeriphOrM2MSrcDataSize);}
\DoxyCodeLine{853 \}}
\DoxyCodeLine{854 }
\DoxyCodeLine{872 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_GetPeriphSize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{873 \{}
\DoxyCodeLine{874   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{875   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{876                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8d824b9bff520523fccfbe57b07516}{DMA\_CCR\_PSIZE}}));}
\DoxyCodeLine{877 \}}
\DoxyCodeLine{878 }
\DoxyCodeLine{897 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_SetMemorySize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel, uint32\_t MemoryOrM2MDstDataSize)}
\DoxyCodeLine{898 \{}
\DoxyCodeLine{899   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{900   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga492495253fe3f05ea83dd3c3dbb5dddf}{DMA\_CCR\_MSIZE}},}
\DoxyCodeLine{901              MemoryOrM2MDstDataSize);}
\DoxyCodeLine{902 \}}
\DoxyCodeLine{903 }
\DoxyCodeLine{921 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_GetMemorySize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{922 \{}
\DoxyCodeLine{923   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{924   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{925                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga492495253fe3f05ea83dd3c3dbb5dddf}{DMA\_CCR\_MSIZE}}));}
\DoxyCodeLine{926 \}}
\DoxyCodeLine{927 }
\DoxyCodeLine{947 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_SetChannelPriorityLevel(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel, uint32\_t Priority)}
\DoxyCodeLine{948 \{}
\DoxyCodeLine{949   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{950   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97726688157629243aa59bb60e33c284}{DMA\_CCR\_PL}},}
\DoxyCodeLine{951              Priority);}
\DoxyCodeLine{952 \}}
\DoxyCodeLine{953 }
\DoxyCodeLine{972 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_GetChannelPriorityLevel(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{973 \{}
\DoxyCodeLine{974   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{975   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{976                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97726688157629243aa59bb60e33c284}{DMA\_CCR\_PL}}));}
\DoxyCodeLine{977 \}}
\DoxyCodeLine{978 }
\DoxyCodeLine{996 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_SetDataLength(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel, uint32\_t NbData)}
\DoxyCodeLine{997 \{}
\DoxyCodeLine{998   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{999   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CNDTR,}
\DoxyCodeLine{1000              \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42c0abbace3b816e7669e27b3676d2a}{DMA\_CNDTR\_NDT}}, NbData);}
\DoxyCodeLine{1001 \}}
\DoxyCodeLine{1002 }
\DoxyCodeLine{1019 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_GetDataLength(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{1020 \{}
\DoxyCodeLine{1021   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{1022   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CNDTR,}
\DoxyCodeLine{1023                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42c0abbace3b816e7669e27b3676d2a}{DMA\_CNDTR\_NDT}}));}
\DoxyCodeLine{1024 \}}
\DoxyCodeLine{1025 }
\DoxyCodeLine{1049 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ConfigAddresses(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel, uint32\_t SrcAddress,}
\DoxyCodeLine{1050                                             uint32\_t DstAddress, uint32\_t Direction)}
\DoxyCodeLine{1051 \{}
\DoxyCodeLine{1052   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{1053   \textcolor{comment}{/* Direction Memory to Periph */}}
\DoxyCodeLine{1054   \textcolor{keywordflow}{if} (Direction == LL\_DMA\_DIRECTION\_MEMORY\_TO\_PERIPH)}
\DoxyCodeLine{1055   \{}
\DoxyCodeLine{1056     \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CMAR, SrcAddress);}
\DoxyCodeLine{1057     \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CPAR, DstAddress);}
\DoxyCodeLine{1058   \}}
\DoxyCodeLine{1059   \textcolor{comment}{/* Direction Periph to Memory and Memory to Memory */}}
\DoxyCodeLine{1060   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1061   \{}
\DoxyCodeLine{1062     \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CPAR, SrcAddress);}
\DoxyCodeLine{1063     \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CMAR, DstAddress);}
\DoxyCodeLine{1064   \}}
\DoxyCodeLine{1065 \}}
\DoxyCodeLine{1066 }
\DoxyCodeLine{1084 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_SetMemoryAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel, uint32\_t MemoryAddress)}
\DoxyCodeLine{1085 \{}
\DoxyCodeLine{1086   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{1087   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CMAR, MemoryAddress);}
\DoxyCodeLine{1088 \}}
\DoxyCodeLine{1089 }
\DoxyCodeLine{1107 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_SetPeriphAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel, uint32\_t PeriphAddress)}
\DoxyCodeLine{1108 \{}
\DoxyCodeLine{1109   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{1110   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CPAR, PeriphAddress);}
\DoxyCodeLine{1111 \}}
\DoxyCodeLine{1112 }
\DoxyCodeLine{1128 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_GetMemoryAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{1129 \{}
\DoxyCodeLine{1130   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{1131   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CMAR));}
\DoxyCodeLine{1132 \}}
\DoxyCodeLine{1133 }
\DoxyCodeLine{1149 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_GetPeriphAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{1150 \{}
\DoxyCodeLine{1151   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{1152   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CPAR));}
\DoxyCodeLine{1153 \}}
\DoxyCodeLine{1154 }
\DoxyCodeLine{1172 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_SetM2MSrcAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel, uint32\_t MemoryAddress)}
\DoxyCodeLine{1173 \{}
\DoxyCodeLine{1174   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{1175   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CPAR, MemoryAddress);}
\DoxyCodeLine{1176 \}}
\DoxyCodeLine{1177 }
\DoxyCodeLine{1195 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_SetM2MDstAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel, uint32\_t MemoryAddress)}
\DoxyCodeLine{1196 \{}
\DoxyCodeLine{1197   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{1198   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CMAR, MemoryAddress);}
\DoxyCodeLine{1199 \}}
\DoxyCodeLine{1200 }
\DoxyCodeLine{1216 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_GetM2MSrcAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{1217 \{}
\DoxyCodeLine{1218   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{1219   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CPAR));}
\DoxyCodeLine{1220 \}}
\DoxyCodeLine{1221 }
\DoxyCodeLine{1237 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_GetM2MDstAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{1238 \{}
\DoxyCodeLine{1239   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{1240   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CMAR));}
\DoxyCodeLine{1241 \}}
\DoxyCodeLine{1242 }
\DoxyCodeLine{1243 \textcolor{preprocessor}{\#if defined(DMAMUX1)}}
\DoxyCodeLine{1357 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_SetPeriphRequest(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel, uint32\_t Request)}
\DoxyCodeLine{1358 \{}
\DoxyCodeLine{1359   uint32\_t dmamux\_ccr\_offset = ((((uint32\_t)DMAx \string^ (uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}) >> 10U) * 7U);}
\DoxyCodeLine{1360   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}((DMAMUX1\_Channel0 + Channel + dmamux\_ccr\_offset)-\/>CCR, DMAMUX\_CxCR\_DMAREQ\_ID, Request);}
\DoxyCodeLine{1361 \}}
\DoxyCodeLine{1362 }
\DoxyCodeLine{1475 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_GetPeriphRequest(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{1476 \{}
\DoxyCodeLine{1477   uint32\_t dmamux\_ccr\_offset = ((((uint32\_t)DMAx \string^ (uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}) >> 10U) * 7U);}
\DoxyCodeLine{1478   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}((DMAMUX1\_Channel0 + Channel + dmamux\_ccr\_offset)-\/>CCR, DMAMUX\_CxCR\_DMAREQ\_ID));}
\DoxyCodeLine{1479 \}}
\DoxyCodeLine{1480 }
\DoxyCodeLine{1481 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1512 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_SetPeriphRequest(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel, uint32\_t PeriphRequest)}
\DoxyCodeLine{1513 \{}
\DoxyCodeLine{1514   \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\_Request\_TypeDef}} *)((uint32\_t)((uint32\_t)DMAx + DMA\_CSELR\_OFFSET)))-\/>CSELR,}
\DoxyCodeLine{1515              \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14cb7e311c0b6368694302d65dc8b2c}{DMA\_CSELR\_C1S}} << ((Channel) * 4U), PeriphRequest << DMA\_POSITION\_CSELR\_CXS);}
\DoxyCodeLine{1516 \}}
\DoxyCodeLine{1517 }
\DoxyCodeLine{1546 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_GetPeriphRequest(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{1547 \{}
\DoxyCodeLine{1548   \textcolor{keywordflow}{return} (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\_Request\_TypeDef}} *)((uint32\_t)((uint32\_t)DMAx + DMA\_CSELR\_OFFSET)))-\/>CSELR,}
\DoxyCodeLine{1549                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14cb7e311c0b6368694302d65dc8b2c}{DMA\_CSELR\_C1S}} << ((Channel) * 4U)) >> DMA\_POSITION\_CSELR\_CXS);}
\DoxyCodeLine{1550 \}}
\DoxyCodeLine{1551 }
\DoxyCodeLine{1552 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMAMUX1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1567 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_GI1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1568 \{}
\DoxyCodeLine{1569   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3475228c998897d0f408a4c5da066186}{DMA\_ISR\_GIF1}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3475228c998897d0f408a4c5da066186}{DMA\_ISR\_GIF1}})) ? 1UL : 0UL);}
\DoxyCodeLine{1570 \}}
\DoxyCodeLine{1571 }
\DoxyCodeLine{1578 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_GI2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1579 \{}
\DoxyCodeLine{1580   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fa823dbb15b829621961efc60d6a95}{DMA\_ISR\_GIF2}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fa823dbb15b829621961efc60d6a95}{DMA\_ISR\_GIF2}})) ? 1UL : 0UL);}
\DoxyCodeLine{1581 \}}
\DoxyCodeLine{1582 }
\DoxyCodeLine{1589 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_GI3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1590 \{}
\DoxyCodeLine{1591   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0bd8fb0e580688c5cf617b618bbc17}{DMA\_ISR\_GIF3}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0bd8fb0e580688c5cf617b618bbc17}{DMA\_ISR\_GIF3}})) ? 1UL : 0UL);}
\DoxyCodeLine{1592 \}}
\DoxyCodeLine{1593 }
\DoxyCodeLine{1600 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_GI4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1601 \{}
\DoxyCodeLine{1602   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f69823d44810c353af1f0a89eaf180}{DMA\_ISR\_GIF4}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f69823d44810c353af1f0a89eaf180}{DMA\_ISR\_GIF4}})) ? 1UL : 0UL);}
\DoxyCodeLine{1603 \}}
\DoxyCodeLine{1604 }
\DoxyCodeLine{1611 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_GI5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1612 \{}
\DoxyCodeLine{1613   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d4d9cba635d1e33e3477b773379cfd}{DMA\_ISR\_GIF5}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d4d9cba635d1e33e3477b773379cfd}{DMA\_ISR\_GIF5}})) ? 1UL : 0UL);}
\DoxyCodeLine{1614 \}}
\DoxyCodeLine{1615 }
\DoxyCodeLine{1622 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_GI6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1623 \{}
\DoxyCodeLine{1624   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{DMA\_ISR\_GIF6}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{DMA\_ISR\_GIF6}})) ? 1UL : 0UL);}
\DoxyCodeLine{1625 \}}
\DoxyCodeLine{1626 }
\DoxyCodeLine{1633 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_GI7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1634 \{}
\DoxyCodeLine{1635   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f178e879b2d8ceeea351e4750272dd}{DMA\_ISR\_GIF7}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f178e879b2d8ceeea351e4750272dd}{DMA\_ISR\_GIF7}})) ? 1UL : 0UL);}
\DoxyCodeLine{1636 \}}
\DoxyCodeLine{1637 }
\DoxyCodeLine{1644 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_TC1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1645 \{}
\DoxyCodeLine{1646   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1522414af27c7fff2cc27edac1d680}{DMA\_ISR\_TCIF1}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1522414af27c7fff2cc27edac1d680}{DMA\_ISR\_TCIF1}})) ? 1UL : 0UL);}
\DoxyCodeLine{1647 \}}
\DoxyCodeLine{1648 }
\DoxyCodeLine{1655 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_TC2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1656 \{}
\DoxyCodeLine{1657   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631741eb4843eda3578808a3d8b527b2}{DMA\_ISR\_TCIF2}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631741eb4843eda3578808a3d8b527b2}{DMA\_ISR\_TCIF2}})) ? 1UL : 0UL);}
\DoxyCodeLine{1658 \}}
\DoxyCodeLine{1659 }
\DoxyCodeLine{1666 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_TC3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1667 \{}
\DoxyCodeLine{1668   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28664595df654d9d8052fb6f9cc48495}{DMA\_ISR\_TCIF3}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28664595df654d9d8052fb6f9cc48495}{DMA\_ISR\_TCIF3}})) ? 1UL : 0UL);}
\DoxyCodeLine{1669 \}}
\DoxyCodeLine{1670 }
\DoxyCodeLine{1677 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_TC4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1678 \{}
\DoxyCodeLine{1679   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d4e46949a35cf037a303bd65a0c87a}{DMA\_ISR\_TCIF4}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d4e46949a35cf037a303bd65a0c87a}{DMA\_ISR\_TCIF4}})) ? 1UL : 0UL);}
\DoxyCodeLine{1680 \}}
\DoxyCodeLine{1681 }
\DoxyCodeLine{1688 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_TC5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1689 \{}
\DoxyCodeLine{1690   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{DMA\_ISR\_TCIF5}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{DMA\_ISR\_TCIF5}})) ? 1UL : 0UL);}
\DoxyCodeLine{1691 \}}
\DoxyCodeLine{1692 }
\DoxyCodeLine{1699 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_TC6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1700 \{}
\DoxyCodeLine{1701   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d76395cf6c6ef50e05c96d7ae723058}{DMA\_ISR\_TCIF6}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d76395cf6c6ef50e05c96d7ae723058}{DMA\_ISR\_TCIF6}})) ? 1UL : 0UL);}
\DoxyCodeLine{1702 \}}
\DoxyCodeLine{1703 }
\DoxyCodeLine{1710 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_TC7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1711 \{}
\DoxyCodeLine{1712   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4528af54928542c09502c01827418732}{DMA\_ISR\_TCIF7}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4528af54928542c09502c01827418732}{DMA\_ISR\_TCIF7}})) ? 1UL : 0UL);}
\DoxyCodeLine{1713 \}}
\DoxyCodeLine{1714 }
\DoxyCodeLine{1721 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_HT1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1722 \{}
\DoxyCodeLine{1723   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f83359698adf05854b55705f78d8a5c}{DMA\_ISR\_HTIF1}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f83359698adf05854b55705f78d8a5c}{DMA\_ISR\_HTIF1}})) ? 1UL : 0UL);}
\DoxyCodeLine{1724 \}}
\DoxyCodeLine{1725 }
\DoxyCodeLine{1732 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_HT2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1733 \{}
\DoxyCodeLine{1734   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee1947aef188f437f37d3ff444f8646}{DMA\_ISR\_HTIF2}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee1947aef188f437f37d3ff444f8646}{DMA\_ISR\_HTIF2}})) ? 1UL : 0UL);}
\DoxyCodeLine{1735 \}}
\DoxyCodeLine{1736 }
\DoxyCodeLine{1743 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_HT3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1744 \{}
\DoxyCodeLine{1745   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53bb9a00737c52faffaaa91ff08b34a1}{DMA\_ISR\_HTIF3}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53bb9a00737c52faffaaa91ff08b34a1}{DMA\_ISR\_HTIF3}})) ? 1UL : 0UL);}
\DoxyCodeLine{1746 \}}
\DoxyCodeLine{1747 }
\DoxyCodeLine{1754 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_HT4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1755 \{}
\DoxyCodeLine{1756   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684cf326c770f1ab21c604a5f62907ad}{DMA\_ISR\_HTIF4}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684cf326c770f1ab21c604a5f62907ad}{DMA\_ISR\_HTIF4}})) ? 1UL : 0UL);}
\DoxyCodeLine{1757 \}}
\DoxyCodeLine{1758 }
\DoxyCodeLine{1765 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_HT5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1766 \{}
\DoxyCodeLine{1767   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{DMA\_ISR\_HTIF5}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{DMA\_ISR\_HTIF5}})) ? 1UL : 0UL);}
\DoxyCodeLine{1768 \}}
\DoxyCodeLine{1769 }
\DoxyCodeLine{1776 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_HT6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1777 \{}
\DoxyCodeLine{1778   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b6d9787aeff76a51581d9488b4604f}{DMA\_ISR\_HTIF6}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b6d9787aeff76a51581d9488b4604f}{DMA\_ISR\_HTIF6}})) ? 1UL : 0UL);}
\DoxyCodeLine{1779 \}}
\DoxyCodeLine{1780 }
\DoxyCodeLine{1787 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_HT7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1788 \{}
\DoxyCodeLine{1789   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{DMA\_ISR\_HTIF7}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{DMA\_ISR\_HTIF7}})) ? 1UL : 0UL);}
\DoxyCodeLine{1790 \}}
\DoxyCodeLine{1791 }
\DoxyCodeLine{1798 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_TE1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1799 \{}
\DoxyCodeLine{1800   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd55e965445ae253a5c5fa8f1769a}{DMA\_ISR\_TEIF1}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd55e965445ae253a5c5fa8f1769a}{DMA\_ISR\_TEIF1}})) ? 1UL : 0UL);}
\DoxyCodeLine{1801 \}}
\DoxyCodeLine{1802 }
\DoxyCodeLine{1809 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_TE2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1810 \{}
\DoxyCodeLine{1811   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcd07efcadd5fef598edec1cca70e38}{DMA\_ISR\_TEIF2}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcd07efcadd5fef598edec1cca70e38}{DMA\_ISR\_TEIF2}})) ? 1UL : 0UL);}
\DoxyCodeLine{1812 \}}
\DoxyCodeLine{1813 }
\DoxyCodeLine{1820 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_TE3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1821 \{}
\DoxyCodeLine{1822   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624379143a2535d7a60d87d59834d10}{DMA\_ISR\_TEIF3}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624379143a2535d7a60d87d59834d10}{DMA\_ISR\_TEIF3}})) ? 1UL : 0UL);}
\DoxyCodeLine{1823 \}}
\DoxyCodeLine{1824 }
\DoxyCodeLine{1831 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_TE4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1832 \{}
\DoxyCodeLine{1833   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fcc1471918f3e7b293b2d825177253}{DMA\_ISR\_TEIF4}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fcc1471918f3e7b293b2d825177253}{DMA\_ISR\_TEIF4}})) ? 1UL : 0UL);}
\DoxyCodeLine{1834 \}}
\DoxyCodeLine{1835 }
\DoxyCodeLine{1842 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_TE5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1843 \{}
\DoxyCodeLine{1844   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{DMA\_ISR\_TEIF5}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{DMA\_ISR\_TEIF5}})) ? 1UL : 0UL);}
\DoxyCodeLine{1845 \}}
\DoxyCodeLine{1846 }
\DoxyCodeLine{1853 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_TE6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1854 \{}
\DoxyCodeLine{1855   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47d914969922381708ae06c1c71123a}{DMA\_ISR\_TEIF6}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47d914969922381708ae06c1c71123a}{DMA\_ISR\_TEIF6}})) ? 1UL : 0UL);}
\DoxyCodeLine{1856 \}}
\DoxyCodeLine{1857 }
\DoxyCodeLine{1864 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsActiveFlag\_TE7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1865 \{}
\DoxyCodeLine{1866   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{DMA\_ISR\_TEIF7}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{DMA\_ISR\_TEIF7}})) ? 1UL : 0UL);}
\DoxyCodeLine{1867 \}}
\DoxyCodeLine{1868 }
\DoxyCodeLine{1879 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_GI1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1880 \{}
\DoxyCodeLine{1881   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ad797334d9fb70750ace14b16e0122}{DMA\_IFCR\_CGIF1}});}
\DoxyCodeLine{1882 \}}
\DoxyCodeLine{1883 }
\DoxyCodeLine{1894 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_GI2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1895 \{}
\DoxyCodeLine{1896   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab907e446bbf1e1400dc5fdbd929d0e5f}{DMA\_IFCR\_CGIF2}});}
\DoxyCodeLine{1897 \}}
\DoxyCodeLine{1898 }
\DoxyCodeLine{1909 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_GI3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1910 \{}
\DoxyCodeLine{1911   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d98e88c334091e20e931372646a6b0d}{DMA\_IFCR\_CGIF3}});}
\DoxyCodeLine{1912 \}}
\DoxyCodeLine{1913 }
\DoxyCodeLine{1924 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_GI4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1925 \{}
\DoxyCodeLine{1926   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d22139e4567c89e2afcb4aef71104c}{DMA\_IFCR\_CGIF4}});}
\DoxyCodeLine{1927 \}}
\DoxyCodeLine{1928 }
\DoxyCodeLine{1939 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_GI5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1940 \{}
\DoxyCodeLine{1941   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943245d2a8300854d53fd07bb957a6fc}{DMA\_IFCR\_CGIF5}});}
\DoxyCodeLine{1942 \}}
\DoxyCodeLine{1943 }
\DoxyCodeLine{1954 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_GI6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1955 \{}
\DoxyCodeLine{1956   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc61098c5cf9a7d53ddcb155e34c984}{DMA\_IFCR\_CGIF6}});}
\DoxyCodeLine{1957 \}}
\DoxyCodeLine{1958 }
\DoxyCodeLine{1969 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_GI7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1970 \{}
\DoxyCodeLine{1971   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9f01dfeb289156448f5a5a0ad54099}{DMA\_IFCR\_CGIF7}});}
\DoxyCodeLine{1972 \}}
\DoxyCodeLine{1973 }
\DoxyCodeLine{1980 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_TC1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1981 \{}
\DoxyCodeLine{1982   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60085fa798cf77f80365839e7d88c8f1}{DMA\_IFCR\_CTCIF1}});}
\DoxyCodeLine{1983 \}}
\DoxyCodeLine{1984 }
\DoxyCodeLine{1991 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_TC2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{1992 \{}
\DoxyCodeLine{1993   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8505b947a04834750e164dc320dfae09}{DMA\_IFCR\_CTCIF2}});}
\DoxyCodeLine{1994 \}}
\DoxyCodeLine{1995 }
\DoxyCodeLine{2002 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_TC3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2003 \{}
\DoxyCodeLine{2004   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb4c0c5e0f2e01dec12ba366b83cb4d}{DMA\_IFCR\_CTCIF3}});}
\DoxyCodeLine{2005 \}}
\DoxyCodeLine{2006 }
\DoxyCodeLine{2013 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_TC4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2014 \{}
\DoxyCodeLine{2015   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b431fd4e034f8333e44594712f75eb}{DMA\_IFCR\_CTCIF4}});}
\DoxyCodeLine{2016 \}}
\DoxyCodeLine{2017 }
\DoxyCodeLine{2024 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_TC5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2025 \{}
\DoxyCodeLine{2026   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4c7d1d10beb535aec39de9a8bdc327}{DMA\_IFCR\_CTCIF5}});}
\DoxyCodeLine{2027 \}}
\DoxyCodeLine{2028 }
\DoxyCodeLine{2035 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_TC6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2036 \{}
\DoxyCodeLine{2037   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dca486df2f235aac8f3975f5f4ab75}{DMA\_IFCR\_CTCIF6}});}
\DoxyCodeLine{2038 \}}
\DoxyCodeLine{2039 }
\DoxyCodeLine{2046 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_TC7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2047 \{}
\DoxyCodeLine{2048   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac26181e8c2bd1fddc1e774cb7b621e5b}{DMA\_IFCR\_CTCIF7}});}
\DoxyCodeLine{2049 \}}
\DoxyCodeLine{2050 }
\DoxyCodeLine{2057 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_HT1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2058 \{}
\DoxyCodeLine{2059   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e9aa2475130fbf63db304ceea019eb}{DMA\_IFCR\_CHTIF1}});}
\DoxyCodeLine{2060 \}}
\DoxyCodeLine{2061 }
\DoxyCodeLine{2068 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_HT2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2069 \{}
\DoxyCodeLine{2070   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e769c78024a22b4d1f528ce03ccc760}{DMA\_IFCR\_CHTIF2}});}
\DoxyCodeLine{2071 \}}
\DoxyCodeLine{2072 }
\DoxyCodeLine{2079 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_HT3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2080 \{}
\DoxyCodeLine{2081   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dea86ca2ec8aa945b840f2c1866e1f6}{DMA\_IFCR\_CHTIF3}});}
\DoxyCodeLine{2082 \}}
\DoxyCodeLine{2083 }
\DoxyCodeLine{2090 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_HT4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2091 \{}
\DoxyCodeLine{2092   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga950664b81ec2d4d843f89ef102107d7b}{DMA\_IFCR\_CHTIF4}});}
\DoxyCodeLine{2093 \}}
\DoxyCodeLine{2094 }
\DoxyCodeLine{2101 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_HT5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2102 \{}
\DoxyCodeLine{2103   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c23c727a4dbbc45a356c8418299275d}{DMA\_IFCR\_CHTIF5}});}
\DoxyCodeLine{2104 \}}
\DoxyCodeLine{2105 }
\DoxyCodeLine{2112 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_HT6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2113 \{}
\DoxyCodeLine{2114   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67273db02ffd8f2bfe0a5c93e9282a4}{DMA\_IFCR\_CHTIF6}});}
\DoxyCodeLine{2115 \}}
\DoxyCodeLine{2116 }
\DoxyCodeLine{2123 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_HT7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2124 \{}
\DoxyCodeLine{2125   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7378f7a26730bfd5c950b7c7efb9272}{DMA\_IFCR\_CHTIF7}});}
\DoxyCodeLine{2126 \}}
\DoxyCodeLine{2127 }
\DoxyCodeLine{2134 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_TE1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2135 \{}
\DoxyCodeLine{2136   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989699cace2fa87efa867b825c1deb29}{DMA\_IFCR\_CTEIF1}});}
\DoxyCodeLine{2137 \}}
\DoxyCodeLine{2138 }
\DoxyCodeLine{2145 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_TE2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2146 \{}
\DoxyCodeLine{2147   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abb0afb7dbe362c150bf80c4c751a67}{DMA\_IFCR\_CTEIF2}});}
\DoxyCodeLine{2148 \}}
\DoxyCodeLine{2149 }
\DoxyCodeLine{2156 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_TE3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2157 \{}
\DoxyCodeLine{2158   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59bad79f1ae37b69b048834808e8d067}{DMA\_IFCR\_CTEIF3}});}
\DoxyCodeLine{2159 \}}
\DoxyCodeLine{2160 }
\DoxyCodeLine{2167 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_TE4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2168 \{}
\DoxyCodeLine{2169   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdda8f7f2507c1d3988c7310a35d46c}{DMA\_IFCR\_CTEIF4}});}
\DoxyCodeLine{2170 \}}
\DoxyCodeLine{2171 }
\DoxyCodeLine{2178 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_TE5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2179 \{}
\DoxyCodeLine{2180   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6326d337a773b4ced9d8a680c05a9}{DMA\_IFCR\_CTEIF5}});}
\DoxyCodeLine{2181 \}}
\DoxyCodeLine{2182 }
\DoxyCodeLine{2189 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_TE6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2190 \{}
\DoxyCodeLine{2191   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e523c5cbf5594ffe8540c317bce6933}{DMA\_IFCR\_CTEIF6}});}
\DoxyCodeLine{2192 \}}
\DoxyCodeLine{2193 }
\DoxyCodeLine{2200 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_ClearFlag\_TE7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx)}
\DoxyCodeLine{2201 \{}
\DoxyCodeLine{2202   \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4076bf1ed67fb39d4a0175e5943d5f2d}{DMA\_IFCR\_CTEIF7}});}
\DoxyCodeLine{2203 \}}
\DoxyCodeLine{2204 }
\DoxyCodeLine{2226 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_EnableIT\_TC(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{2227 \{}
\DoxyCodeLine{2228   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;    }
\DoxyCodeLine{2229   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{DMA\_CCR\_TCIE}});}
\DoxyCodeLine{2230 \}}
\DoxyCodeLine{2231 }
\DoxyCodeLine{2246 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_EnableIT\_HT(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{2247 \{}
\DoxyCodeLine{2248   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{2249   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{DMA\_CCR\_HTIE}});}
\DoxyCodeLine{2250 \}}
\DoxyCodeLine{2251 }
\DoxyCodeLine{2266 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_EnableIT\_TE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{2267 \{}
\DoxyCodeLine{2268   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{2269   \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{DMA\_CCR\_TEIE}});}
\DoxyCodeLine{2270 \}}
\DoxyCodeLine{2271 }
\DoxyCodeLine{2286 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_DisableIT\_TC(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{2287 \{}
\DoxyCodeLine{2288   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{2289   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{DMA\_CCR\_TCIE}});}
\DoxyCodeLine{2290 \}}
\DoxyCodeLine{2291 }
\DoxyCodeLine{2306 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_DisableIT\_HT(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{2307 \{}
\DoxyCodeLine{2308   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{2309   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{DMA\_CCR\_HTIE}});}
\DoxyCodeLine{2310 \}}
\DoxyCodeLine{2311 }
\DoxyCodeLine{2326 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} LL\_DMA\_DisableIT\_TE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{2327 \{}
\DoxyCodeLine{2328   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{2329   \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{DMA\_CCR\_TEIE}});}
\DoxyCodeLine{2330 \}}
\DoxyCodeLine{2331 }
\DoxyCodeLine{2346 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsEnabledIT\_TC(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{2347 \{}
\DoxyCodeLine{2348   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{2349   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{2350                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{DMA\_CCR\_TCIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{DMA\_CCR\_TCIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{2351 \}}
\DoxyCodeLine{2352 }
\DoxyCodeLine{2367 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsEnabledIT\_HT(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{2368 \{}
\DoxyCodeLine{2369   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{2370   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{2371                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{DMA\_CCR\_HTIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{DMA\_CCR\_HTIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{2372 \}}
\DoxyCodeLine{2373 }
\DoxyCodeLine{2388 \mbox{\hyperlink{nucleo-l432c__piezo-beeper_2_switch_buzz_2_drivers_2_c_m_s_i_s_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t LL\_DMA\_IsEnabledIT\_TE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel)}
\DoxyCodeLine{2389 \{}
\DoxyCodeLine{2390   uint32\_t dma\_base\_addr = (uint32\_t)DMAx;}
\DoxyCodeLine{2391   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}} *)(dma\_base\_addr + CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{2392                    \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{DMA\_CCR\_TEIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{DMA\_CCR\_TEIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{2393 \}}
\DoxyCodeLine{2394 }
\DoxyCodeLine{2399 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{2403 \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}} LL\_DMA\_Init(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel, LL\_DMA\_InitTypeDef *DMA\_InitStruct);}
\DoxyCodeLine{2404 \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}} LL\_DMA\_DeInit(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}} *DMAx, uint32\_t Channel);}
\DoxyCodeLine{2405 \textcolor{keywordtype}{void} LL\_DMA\_StructInit(LL\_DMA\_InitTypeDef *DMA\_InitStruct);}
\DoxyCodeLine{2406 }
\DoxyCodeLine{2410 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2411 }
\DoxyCodeLine{2420 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DMA1 || DMA2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2421 }
\DoxyCodeLine{2426 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{2427 \}}
\DoxyCodeLine{2428 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2429 }
\DoxyCodeLine{2430 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32L4xx\_LL\_DMA\_H */}\textcolor{preprocessor}{}}

\end{DoxyCode}
