

================================================================
== Vitis HLS Report for 'A_IO_L2_in_4_x1'
================================================================
* Date:           Sun Sep 18 12:11:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    44341|    44341|  0.148 ms|  0.148 ms|  44341|  44341|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                    Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L2_in_4_x1_loop_1                         |     9522|     9522|      1058|          -|          -|     9|        no|
        | + A_IO_L2_in_4_x1_loop_2                        |     1056|     1056|        66|          -|          -|    16|        no|
        |  ++ A_IO_L2_in_4_x1_loop_3                      |       64|       64|         2|          -|          -|    32|        no|
        |- A_IO_L2_in_4_x1_loop_4_A_IO_L2_in_4_x1_loop_5  |    34816|    34816|        17|         17|         17|  2048|       yes|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 17, D = 17, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 3 
5 --> 4 
6 --> 23 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 6 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_4_0_x128, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_5_x16, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_4_x15, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:6695]   --->   Operation 27 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln6695 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:6695]   --->   Operation 28 'specmemcore' 'specmemcore_ln6695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln6696 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:6696]   --->   Operation 29 'specmemcore' 'specmemcore_ln6696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln6702 = br void" [./dut.cpp:6702]   --->   Operation 30 'br' 'br_ln6702' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%c3_V = phi i4 %add_ln691, void, i4 4, void"   --->   Operation 31 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.65ns)   --->   "%icmp_ln890 = icmp_eq  i4 %c3_V, i4 13"   --->   Operation 32 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln6702 = br i1 %icmp_ln890, void %.split10, void %.preheader.preheader.preheader" [./dut.cpp:6702]   --->   Operation 34 'br' 'br_ln6702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln6702 = specloopname void @_ssdm_op_SpecLoopName, void @empty_280" [./dut.cpp:6702]   --->   Operation 35 'specloopname' 'specloopname_ln6702' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.65ns)   --->   "%cmp_i_i72 = icmp_eq  i4 %c3_V, i4 4"   --->   Operation 36 'icmp' 'cmp_i_i72' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln6705 = br void" [./dut.cpp:6705]   --->   Operation 37 'br' 'br_ln6705' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln6721 = br void %.preheader.preheader" [./dut.cpp:6721]   --->   Operation 38 'br' 'br_ln6721' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%c4_V = phi i5 %add_ln691_535, void, i5 0, void %.split10"   --->   Operation 39 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln691_535 = add i5 %c4_V, i5 1"   --->   Operation 40 'add' 'add_ln691_535' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln6711 = trunc i5 %c4_V" [./dut.cpp:6711]   --->   Operation 41 'trunc' 'trunc_ln6711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_376_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln6711, i5 0"   --->   Operation 42 'bitconcatenate' 'tmp_376_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.63ns)   --->   "%icmp_ln890_392 = icmp_eq  i5 %c4_V, i5 16"   --->   Operation 43 'icmp' 'icmp_ln890_392' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln6705 = br i1 %icmp_ln890_392, void %.split8, void" [./dut.cpp:6705]   --->   Operation 45 'br' 'br_ln6705' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln6705 = specloopname void @_ssdm_op_SpecLoopName, void @empty_286" [./dut.cpp:6705]   --->   Operation 46 'specloopname' 'specloopname_ln6705' <Predicate = (!icmp_ln890_392)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln6707 = br void" [./dut.cpp:6707]   --->   Operation 47 'br' 'br_ln6707' <Predicate = (!icmp_ln890_392)> <Delay = 0.38>
ST_3 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c3_V, i4 1"   --->   Operation 48 'add' 'add_ln691' <Predicate = (icmp_ln890_392)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (icmp_ln890_392)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.71>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%c5_V_17 = phi i6 0, void %.split8, i6 %add_ln691_536, void"   --->   Operation 50 'phi' 'c5_V_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln691_536 = add i6 %c5_V_17, i6 1"   --->   Operation 51 'add' 'add_ln691_536' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln6711 = zext i6 %c5_V_17" [./dut.cpp:6711]   --->   Operation 52 'zext' 'zext_ln6711' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.71ns)   --->   "%add_ln6711 = add i9 %tmp_376_cast, i9 %zext_ln6711" [./dut.cpp:6711]   --->   Operation 53 'add' 'add_ln6711' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln6711_1 = zext i9 %add_ln6711" [./dut.cpp:6711]   --->   Operation 54 'zext' 'zext_ln6711_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6711_1" [./dut.cpp:6711]   --->   Operation 55 'getelementptr' 'local_A_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.61ns)   --->   "%icmp_ln890_394 = icmp_eq  i6 %c5_V_17, i6 32"   --->   Operation 56 'icmp' 'icmp_ln890_394' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln6707 = br i1 %icmp_ln890_394, void %.split6, void" [./dut.cpp:6707]   --->   Operation 58 'br' 'br_ln6707' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (icmp_ln890_394)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln6707 = specloopname void @_ssdm_op_SpecLoopName, void @empty_324" [./dut.cpp:6707]   --->   Operation 60 'specloopname' 'specloopname_ln6707' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_4_x15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln6710 = br i1 %cmp_i_i72, void, void" [./dut.cpp:6710]   --->   Operation 62 'br' 'br_ln6710' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_5_x16, i256 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'write' 'write_ln174' <Predicate = (!cmp_i_i72)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!cmp_i_i72)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.20ns)   --->   "%store_ln6711 = store i256 %tmp, i9 %local_A_pong_V_addr" [./dut.cpp:6711]   --->   Operation 65 'store' 'store_ln6711' <Predicate = (cmp_i_i72)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln6712 = br void" [./dut.cpp:6712]   --->   Operation 66 'br' 'br_ln6712' <Predicate = (cmp_i_i72)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.19>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 %add_ln890, void %.preheader, i12 0, void %.preheader.preheader.preheader"   --->   Operation 68 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %select_ln890, void %.preheader, i6 0, void %.preheader.preheader.preheader"   --->   Operation 69 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %select_ln691, void %.preheader, i7 0, void %.preheader.preheader.preheader"   --->   Operation 70 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.74ns)   --->   "%add_ln890 = add i12 %indvar_flatten, i12 1"   --->   Operation 71 'add' 'add_ln890' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.62ns)   --->   "%icmp_ln890_391 = icmp_eq  i12 %indvar_flatten, i12 2048"   --->   Operation 72 'icmp' 'icmp_ln890_391' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_391, void %.preheader, void"   --->   Operation 73 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.70ns)   --->   "%add_ln691_533 = add i6 %c5_V, i6 1"   --->   Operation 74 'add' 'add_ln691_533' <Predicate = (!icmp_ln890_391)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.59ns)   --->   "%icmp_ln890_393 = icmp_eq  i7 %c6_V, i7 64"   --->   Operation 75 'icmp' 'icmp_ln890_393' <Predicate = (!icmp_ln890_391)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %icmp_ln890_393, i6 %add_ln691_533, i6 %c5_V"   --->   Operation 76 'select' 'select_ln890' <Predicate = (!icmp_ln890_391)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i6 %select_ln890"   --->   Operation 77 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_391)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_193 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln890" [./dut.cpp:6728]   --->   Operation 78 'getelementptr' 'local_A_pong_V_addr_193' <Predicate = (!icmp_ln890_391)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 1, i6 %select_ln890" [./dut.cpp:6728]   --->   Operation 79 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_391)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_195 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_s" [./dut.cpp:6728]   --->   Operation 80 'getelementptr' 'local_A_pong_V_addr_195' <Predicate = (!icmp_ln890_391)> <Delay = 0.00>
ST_6 : Operation 81 [2/2] (1.20ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_193" [./dut.cpp:6728]   --->   Operation 81 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_391)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_6 : Operation 82 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_2 = load i9 %local_A_pong_V_addr_195" [./dut.cpp:6728]   --->   Operation 82 'load' 'local_A_pong_V_load_2' <Predicate = (!icmp_ln890_391)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_6 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln691_534 = add i7 %c6_V, i7 1"   --->   Operation 83 'add' 'add_ln691_534' <Predicate = (!icmp_ln890_391)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.30ns)   --->   "%select_ln691 = select i1 %icmp_ln890_393, i7 1, i7 %add_ln691_534"   --->   Operation 84 'select' 'select_ln691' <Predicate = (!icmp_ln890_391)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 3> <Delay = 2.41>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln6728_1 = zext i6 %select_ln890" [./dut.cpp:6728]   --->   Operation 85 'zext' 'zext_ln6728_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln6728_2 = zext i6 %select_ln890" [./dut.cpp:6728]   --->   Operation 86 'zext' 'zext_ln6728_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.70ns)   --->   "%add_ln6728 = add i7 %zext_ln6728_2, i7 32" [./dut.cpp:6728]   --->   Operation 87 'add' 'add_ln6728' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln6728_3 = zext i7 %add_ln6728" [./dut.cpp:6728]   --->   Operation 88 'zext' 'zext_ln6728_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_194 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6728_3" [./dut.cpp:6728]   --->   Operation 89 'getelementptr' 'local_A_pong_V_addr_194' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.70ns)   --->   "%add_ln6728_1 = add i8 %zext_ln6728_1, i8 96" [./dut.cpp:6728]   --->   Operation 90 'add' 'add_ln6728_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln6728_4 = zext i8 %add_ln6728_1" [./dut.cpp:6728]   --->   Operation 91 'zext' 'zext_ln6728_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_196 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6728_4" [./dut.cpp:6728]   --->   Operation 92 'getelementptr' 'local_A_pong_V_addr_196' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/2] (1.20ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_193" [./dut.cpp:6728]   --->   Operation 93 'load' 'local_A_pong_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_7 : Operation 94 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_4_0_x128, i256 %local_A_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 94 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_7 : Operation 95 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_1 = load i9 %local_A_pong_V_addr_194" [./dut.cpp:6728]   --->   Operation 95 'load' 'local_A_pong_V_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_7 : Operation 96 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_2 = load i9 %local_A_pong_V_addr_195" [./dut.cpp:6728]   --->   Operation 96 'load' 'local_A_pong_V_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_7 : Operation 97 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_3 = load i9 %local_A_pong_V_addr_196" [./dut.cpp:6728]   --->   Operation 97 'load' 'local_A_pong_V_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 8 <SV = 4> <Delay = 2.41>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 2, i6 %select_ln890" [./dut.cpp:6728]   --->   Operation 98 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_197 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_66" [./dut.cpp:6728]   --->   Operation 99 'getelementptr' 'local_A_pong_V_addr_197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.70ns)   --->   "%add_ln6728_2 = add i8 %zext_ln6728_1, i8 160" [./dut.cpp:6728]   --->   Operation 100 'add' 'add_ln6728_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln6728_5 = zext i8 %add_ln6728_2" [./dut.cpp:6728]   --->   Operation 101 'zext' 'zext_ln6728_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_198 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6728_5" [./dut.cpp:6728]   --->   Operation 102 'getelementptr' 'local_A_pong_V_addr_198' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_1 = load i9 %local_A_pong_V_addr_194" [./dut.cpp:6728]   --->   Operation 103 'load' 'local_A_pong_V_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_8 : Operation 104 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_4_0_x128, i256 %local_A_pong_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_8 : Operation 105 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_3 = load i9 %local_A_pong_V_addr_196" [./dut.cpp:6728]   --->   Operation 105 'load' 'local_A_pong_V_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_8 : Operation 106 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_4 = load i9 %local_A_pong_V_addr_197" [./dut.cpp:6728]   --->   Operation 106 'load' 'local_A_pong_V_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_8 : Operation 107 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_5 = load i9 %local_A_pong_V_addr_198" [./dut.cpp:6728]   --->   Operation 107 'load' 'local_A_pong_V_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 9 <SV = 5> <Delay = 1.91>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln6728 = zext i6 %select_ln890" [./dut.cpp:6728]   --->   Operation 108 'zext' 'zext_ln6728' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 3, i6 %select_ln890" [./dut.cpp:6728]   --->   Operation 109 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_199 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_67" [./dut.cpp:6728]   --->   Operation 110 'getelementptr' 'local_A_pong_V_addr_199' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.71ns)   --->   "%add_ln6728_3 = add i9 %zext_ln6728, i9 224" [./dut.cpp:6728]   --->   Operation 111 'add' 'add_ln6728_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln6728_6 = zext i9 %add_ln6728_3" [./dut.cpp:6728]   --->   Operation 112 'zext' 'zext_ln6728_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_200 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6728_6" [./dut.cpp:6728]   --->   Operation 113 'getelementptr' 'local_A_pong_V_addr_200' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_4_0_x128, i256 %local_A_pong_V_load_2" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_9 : Operation 115 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_4 = load i9 %local_A_pong_V_addr_197" [./dut.cpp:6728]   --->   Operation 115 'load' 'local_A_pong_V_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_9 : Operation 116 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_5 = load i9 %local_A_pong_V_addr_198" [./dut.cpp:6728]   --->   Operation 116 'load' 'local_A_pong_V_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_9 : Operation 117 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_6 = load i9 %local_A_pong_V_addr_199" [./dut.cpp:6728]   --->   Operation 117 'load' 'local_A_pong_V_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_9 : Operation 118 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_7 = load i9 %local_A_pong_V_addr_200" [./dut.cpp:6728]   --->   Operation 118 'load' 'local_A_pong_V_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 10 <SV = 6> <Delay = 1.91>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 4, i6 %select_ln890" [./dut.cpp:6728]   --->   Operation 119 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_201 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_68" [./dut.cpp:6728]   --->   Operation 120 'getelementptr' 'local_A_pong_V_addr_201' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.71ns)   --->   "%add_ln6728_4 = add i9 %zext_ln6728, i9 288" [./dut.cpp:6728]   --->   Operation 121 'add' 'add_ln6728_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln6728_7 = zext i9 %add_ln6728_4" [./dut.cpp:6728]   --->   Operation 122 'zext' 'zext_ln6728_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_202 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6728_7" [./dut.cpp:6728]   --->   Operation 123 'getelementptr' 'local_A_pong_V_addr_202' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_4_0_x128, i256 %local_A_pong_V_load_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_10 : Operation 125 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_6 = load i9 %local_A_pong_V_addr_199" [./dut.cpp:6728]   --->   Operation 125 'load' 'local_A_pong_V_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_10 : Operation 126 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_7 = load i9 %local_A_pong_V_addr_200" [./dut.cpp:6728]   --->   Operation 126 'load' 'local_A_pong_V_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_10 : Operation 127 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_8 = load i9 %local_A_pong_V_addr_201" [./dut.cpp:6728]   --->   Operation 127 'load' 'local_A_pong_V_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_10 : Operation 128 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_9 = load i9 %local_A_pong_V_addr_202" [./dut.cpp:6728]   --->   Operation 128 'load' 'local_A_pong_V_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 11 <SV = 7> <Delay = 1.91>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 5, i6 %select_ln890" [./dut.cpp:6728]   --->   Operation 129 'bitconcatenate' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_203 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_69" [./dut.cpp:6728]   --->   Operation 130 'getelementptr' 'local_A_pong_V_addr_203' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.71ns)   --->   "%add_ln6728_5 = add i9 %zext_ln6728, i9 352" [./dut.cpp:6728]   --->   Operation 131 'add' 'add_ln6728_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln6728_8 = zext i9 %add_ln6728_5" [./dut.cpp:6728]   --->   Operation 132 'zext' 'zext_ln6728_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_204 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6728_8" [./dut.cpp:6728]   --->   Operation 133 'getelementptr' 'local_A_pong_V_addr_204' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_4_0_x128, i256 %local_A_pong_V_load_4" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 134 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_11 : Operation 135 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_8 = load i9 %local_A_pong_V_addr_201" [./dut.cpp:6728]   --->   Operation 135 'load' 'local_A_pong_V_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_11 : Operation 136 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_9 = load i9 %local_A_pong_V_addr_202" [./dut.cpp:6728]   --->   Operation 136 'load' 'local_A_pong_V_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_11 : Operation 137 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_10 = load i9 %local_A_pong_V_addr_203" [./dut.cpp:6728]   --->   Operation 137 'load' 'local_A_pong_V_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_11 : Operation 138 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_11 = load i9 %local_A_pong_V_addr_204" [./dut.cpp:6728]   --->   Operation 138 'load' 'local_A_pong_V_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 12 <SV = 8> <Delay = 1.21>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 6, i6 %select_ln890" [./dut.cpp:6728]   --->   Operation 139 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_205 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_70" [./dut.cpp:6728]   --->   Operation 140 'getelementptr' 'local_A_pong_V_addr_205' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln6728 = sext i8 %add_ln6728_2" [./dut.cpp:6728]   --->   Operation 141 'sext' 'sext_ln6728' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln6728_9 = zext i9 %sext_ln6728" [./dut.cpp:6728]   --->   Operation 142 'zext' 'zext_ln6728_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_206 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6728_9" [./dut.cpp:6728]   --->   Operation 143 'getelementptr' 'local_A_pong_V_addr_206' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_4_0_x128, i256 %local_A_pong_V_load_5" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 144 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_12 : Operation 145 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_10 = load i9 %local_A_pong_V_addr_203" [./dut.cpp:6728]   --->   Operation 145 'load' 'local_A_pong_V_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_12 : Operation 146 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_11 = load i9 %local_A_pong_V_addr_204" [./dut.cpp:6728]   --->   Operation 146 'load' 'local_A_pong_V_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_12 : Operation 147 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_12 = load i9 %local_A_pong_V_addr_205" [./dut.cpp:6728]   --->   Operation 147 'load' 'local_A_pong_V_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_12 : Operation 148 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_13 = load i9 %local_A_pong_V_addr_206" [./dut.cpp:6728]   --->   Operation 148 'load' 'local_A_pong_V_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 13 <SV = 9> <Delay = 1.32>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 7, i6 %select_ln890" [./dut.cpp:6728]   --->   Operation 149 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_207 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_71" [./dut.cpp:6728]   --->   Operation 150 'getelementptr' 'local_A_pong_V_addr_207' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.12ns)   --->   "%xor_ln6728 = xor i6 %select_ln890, i6 32" [./dut.cpp:6728]   --->   Operation 151 'xor' 'xor_ln6728' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln6728_1 = sext i6 %xor_ln6728" [./dut.cpp:6728]   --->   Operation 152 'sext' 'sext_ln6728_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln6728_10 = zext i9 %sext_ln6728_1" [./dut.cpp:6728]   --->   Operation 153 'zext' 'zext_ln6728_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_208 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6728_10" [./dut.cpp:6728]   --->   Operation 154 'getelementptr' 'local_A_pong_V_addr_208' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_4_0_x128, i256 %local_A_pong_V_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 155 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_13 : Operation 156 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_12 = load i9 %local_A_pong_V_addr_205" [./dut.cpp:6728]   --->   Operation 156 'load' 'local_A_pong_V_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_13 : Operation 157 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_13 = load i9 %local_A_pong_V_addr_206" [./dut.cpp:6728]   --->   Operation 157 'load' 'local_A_pong_V_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_13 : Operation 158 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_14 = load i9 %local_A_pong_V_addr_207" [./dut.cpp:6728]   --->   Operation 158 'load' 'local_A_pong_V_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_13 : Operation 159 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_15 = load i9 %local_A_pong_V_addr_208" [./dut.cpp:6728]   --->   Operation 159 'load' 'local_A_pong_V_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 14 <SV = 10> <Delay = 1.21>
ST_14 : Operation 160 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_4_0_x128, i256 %local_A_pong_V_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 160 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_14 : Operation 161 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_14 = load i9 %local_A_pong_V_addr_207" [./dut.cpp:6728]   --->   Operation 161 'load' 'local_A_pong_V_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_14 : Operation 162 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_15 = load i9 %local_A_pong_V_addr_208" [./dut.cpp:6728]   --->   Operation 162 'load' 'local_A_pong_V_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 15 <SV = 11> <Delay = 1.21>
ST_15 : Operation 163 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_4_0_x128, i256 %local_A_pong_V_load_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 163 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 16 <SV = 12> <Delay = 1.21>
ST_16 : Operation 164 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_4_0_x128, i256 %local_A_pong_V_load_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 164 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 17 <SV = 13> <Delay = 1.21>
ST_17 : Operation 165 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_4_0_x128, i256 %local_A_pong_V_load_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 165 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 18 <SV = 14> <Delay = 1.21>
ST_18 : Operation 166 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_4_0_x128, i256 %local_A_pong_V_load_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 166 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 19 <SV = 15> <Delay = 1.21>
ST_19 : Operation 167 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_4_0_x128, i256 %local_A_pong_V_load_12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 167 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 20 <SV = 16> <Delay = 1.21>
ST_20 : Operation 168 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_4_0_x128, i256 %local_A_pong_V_load_13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 168 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 21 <SV = 17> <Delay = 1.21>
ST_21 : Operation 169 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_4_0_x128, i256 %local_A_pong_V_load_14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 169 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 22 <SV = 18> <Delay = 1.21>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_4_x1_loop_4_A_IO_L2_in_4_x1_loop_5_str"   --->   Operation 170 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 171 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%specpipeline_ln6723 = specpipeline void @_ssdm_op_SpecPipeline, i32 17, i32 0, i32 0, i32 0, void @empty_448" [./dut.cpp:6723]   --->   Operation 172 'specpipeline' 'specpipeline_ln6723' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%specloopname_ln6723 = specloopname void @_ssdm_op_SpecLoopName, void @empty_292" [./dut.cpp:6723]   --->   Operation 173 'specloopname' 'specloopname_ln6723' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 174 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_4_0_x128, i256 %local_A_pong_V_load_15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 174 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 175 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 23 <SV = 3> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln6733 = ret" [./dut.cpp:6733]   --->   Operation 176 'ret' 'ret_ln6733' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c3.V') with incoming values : ('add_ln691') [12]  (0.387 ns)

 <State 2>: 0.656ns
The critical path consists of the following:
	'phi' operation ('c3.V') with incoming values : ('add_ln691') [12]  (0 ns)
	'icmp' operation ('cmp_i_i72') [18]  (0.656 ns)

 <State 3>: 0.708ns
The critical path consists of the following:
	'add' operation ('add_ln691') [56]  (0.708 ns)

 <State 4>: 0.715ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_536') [32]  (0 ns)
	'add' operation ('add_ln6711', ./dut.cpp:6711) [35]  (0.715 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_4_x15' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [43]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_5_x16' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [46]  (1.22 ns)

 <State 6>: 2.2ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('select_ln890') [62]  (0 ns)
	'add' operation ('add_ln691_533') [68]  (0.706 ns)
	'select' operation ('select_ln890') [72]  (0.293 ns)
	'getelementptr' operation ('local_A_pong_V_addr_193', ./dut.cpp:6728) [77]  (0 ns)
	'load' operation ('local_A_pong_V_load', ./dut.cpp:6728) on array 'local_A_pong.V', ./dut.cpp:6695 [119]  (1.2 ns)

 <State 7>: 2.42ns
The critical path consists of the following:
	'load' operation ('local_A_pong_V_load', ./dut.cpp:6728) on array 'local_A_pong.V', ./dut.cpp:6695 [119]  (1.2 ns)
	fifo write on port 'fifo_A_PE_4_0_x128' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [120]  (1.22 ns)

 <State 8>: 2.42ns
The critical path consists of the following:
	'load' operation ('local_A_pong_V_load_1', ./dut.cpp:6728) on array 'local_A_pong.V', ./dut.cpp:6695 [121]  (1.2 ns)
	fifo write on port 'fifo_A_PE_4_0_x128' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [122]  (1.22 ns)

 <State 9>: 1.92ns
The critical path consists of the following:
	'add' operation ('add_ln6728_3', ./dut.cpp:6728) [93]  (0.715 ns)
	'getelementptr' operation ('local_A_pong_V_addr_200', ./dut.cpp:6728) [95]  (0 ns)
	'load' operation ('local_A_pong_V_load_7', ./dut.cpp:6728) on array 'local_A_pong.V', ./dut.cpp:6695 [133]  (1.2 ns)

 <State 10>: 1.92ns
The critical path consists of the following:
	'add' operation ('add_ln6728_4', ./dut.cpp:6728) [98]  (0.715 ns)
	'getelementptr' operation ('local_A_pong_V_addr_202', ./dut.cpp:6728) [100]  (0 ns)
	'load' operation ('local_A_pong_V_load_9', ./dut.cpp:6728) on array 'local_A_pong.V', ./dut.cpp:6695 [137]  (1.2 ns)

 <State 11>: 1.92ns
The critical path consists of the following:
	'add' operation ('add_ln6728_5', ./dut.cpp:6728) [103]  (0.715 ns)
	'getelementptr' operation ('local_A_pong_V_addr_204', ./dut.cpp:6728) [105]  (0 ns)
	'load' operation ('local_A_pong_V_load_11', ./dut.cpp:6728) on array 'local_A_pong.V', ./dut.cpp:6695 [141]  (1.2 ns)

 <State 12>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_4_0_x128' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [130]  (1.22 ns)

 <State 13>: 1.32ns
The critical path consists of the following:
	'xor' operation ('xor_ln6728', ./dut.cpp:6728) [113]  (0.12 ns)
	'getelementptr' operation ('local_A_pong_V_addr_208', ./dut.cpp:6728) [116]  (0 ns)
	'load' operation ('local_A_pong_V_load_15', ./dut.cpp:6728) on array 'local_A_pong.V', ./dut.cpp:6695 [149]  (1.2 ns)

 <State 14>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_4_0_x128' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [134]  (1.22 ns)

 <State 15>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_4_0_x128' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [136]  (1.22 ns)

 <State 16>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_4_0_x128' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [138]  (1.22 ns)

 <State 17>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_4_0_x128' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [140]  (1.22 ns)

 <State 18>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_4_0_x128' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [142]  (1.22 ns)

 <State 19>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_4_0_x128' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [144]  (1.22 ns)

 <State 20>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_4_0_x128' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [146]  (1.22 ns)

 <State 21>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_4_0_x128' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [148]  (1.22 ns)

 <State 22>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_4_0_x128' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [150]  (1.22 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
