Analysis & Synthesis report for Akram_10_13_2021_Lab_4_Integration
Wed Oct 13 14:56:18 2021
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Source assignments for altsyncram:altsyncram_component|altsyncram_fg24:auto_generated
 12. Source assignments for altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated
 13. Parameter Settings for User Entity Instance: altsyncram:altsyncram_component
 14. Parameter Settings for User Entity Instance: altsyncram:altsyncram_component_Two
 15. altsyncram Parameter Settings by Entity Instance
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Oct 13 14:56:18 2021       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; Akram_10_13_2021_Lab_4_Integration          ;
; Top-level Entity Name           ; Akram_10_13_2021_Lab_4_Integration          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 114                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,024                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                             ;
+---------------------------------------------------------------------------------+------------------------------------+------------------------------------+
; Option                                                                          ; Setting                            ; Default Value                      ;
+---------------------------------------------------------------------------------+------------------------------------+------------------------------------+
; Device                                                                          ; 5CGXFC7C7F23C8                     ;                                    ;
; Top-level entity name                                                           ; Akram_10_13_2021_Lab_4_Integration ; Akram_10_13_2021_Lab_4_Integration ;
; Family name                                                                     ; Cyclone V                          ; Cyclone V                          ;
; Use smart compilation                                                           ; Off                                ; Off                                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                                 ; On                                 ;
; Enable compact report table                                                     ; Off                                ; Off                                ;
; Restructure Multiplexers                                                        ; Auto                               ; Auto                               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                                ; Off                                ;
; Create Debugging Nodes for IP Cores                                             ; Off                                ; Off                                ;
; Preserve fewer node names                                                       ; On                                 ; On                                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                                ; Off                                ;
; Verilog Version                                                                 ; Verilog_2001                       ; Verilog_2001                       ;
; VHDL Version                                                                    ; VHDL_1993                          ; VHDL_1993                          ;
; State Machine Processing                                                        ; Auto                               ; Auto                               ;
; Safe State Machine                                                              ; Off                                ; Off                                ;
; Extract Verilog State Machines                                                  ; On                                 ; On                                 ;
; Extract VHDL State Machines                                                     ; On                                 ; On                                 ;
; Ignore Verilog initial constructs                                               ; Off                                ; Off                                ;
; Iteration limit for constant Verilog loops                                      ; 5000                               ; 5000                               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                                ; 250                                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                                 ; On                                 ;
; Infer RAMs from Raw Logic                                                       ; On                                 ; On                                 ;
; Parallel Synthesis                                                              ; On                                 ; On                                 ;
; DSP Block Balancing                                                             ; Auto                               ; Auto                               ;
; NOT Gate Push-Back                                                              ; On                                 ; On                                 ;
; Power-Up Don't Care                                                             ; On                                 ; On                                 ;
; Remove Redundant Logic Cells                                                    ; Off                                ; Off                                ;
; Remove Duplicate Registers                                                      ; On                                 ; On                                 ;
; Ignore CARRY Buffers                                                            ; Off                                ; Off                                ;
; Ignore CASCADE Buffers                                                          ; Off                                ; Off                                ;
; Ignore GLOBAL Buffers                                                           ; Off                                ; Off                                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                                ; Off                                ;
; Ignore LCELL Buffers                                                            ; Off                                ; Off                                ;
; Ignore SOFT Buffers                                                             ; On                                 ; On                                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                                ; Off                                ;
; Optimization Technique                                                          ; Balanced                           ; Balanced                           ;
; Carry Chain Length                                                              ; 70                                 ; 70                                 ;
; Auto Carry Chains                                                               ; On                                 ; On                                 ;
; Auto Open-Drain Pins                                                            ; On                                 ; On                                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                                ; Off                                ;
; Auto ROM Replacement                                                            ; On                                 ; On                                 ;
; Auto RAM Replacement                                                            ; On                                 ; On                                 ;
; Auto DSP Block Replacement                                                      ; On                                 ; On                                 ;
; Auto Shift Register Replacement                                                 ; Auto                               ; Auto                               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                               ; Auto                               ;
; Auto Clock Enable Replacement                                                   ; On                                 ; On                                 ;
; Strict RAM Replacement                                                          ; Off                                ; Off                                ;
; Allow Synchronous Control Signals                                               ; On                                 ; On                                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                                ; Off                                ;
; Auto Resource Sharing                                                           ; Off                                ; Off                                ;
; Allow Any RAM Size For Recognition                                              ; Off                                ; Off                                ;
; Allow Any ROM Size For Recognition                                              ; Off                                ; Off                                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                                ; Off                                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                                 ; On                                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                                ; Off                                ;
; Timing-Driven Synthesis                                                         ; On                                 ; On                                 ;
; Report Parameter Settings                                                       ; On                                 ; On                                 ;
; Report Source Assignments                                                       ; On                                 ; On                                 ;
; Report Connectivity Checks                                                      ; On                                 ; On                                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                                ; Off                                ;
; Synchronization Register Chain Length                                           ; 3                                  ; 3                                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation                 ; Normal compilation                 ;
; HDL message level                                                               ; Level2                             ; Level2                             ;
; Suppress Register Optimization Related Messages                                 ; Off                                ; Off                                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                               ; 5000                               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                               ; 5000                               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                                ; 100                                ;
; Clock MUX Protection                                                            ; On                                 ; On                                 ;
; Auto Gated Clock Conversion                                                     ; Off                                ; Off                                ;
; Block Design Naming                                                             ; Auto                               ; Auto                               ;
; SDC constraint protection                                                       ; Off                                ; Off                                ;
; Synthesis Effort                                                                ; Auto                               ; Auto                               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                                 ; On                                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                                ; Off                                ;
; Analysis & Synthesis Message Level                                              ; Medium                             ; Medium                             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                               ; Auto                               ;
; Resource Aware Inference For Block RAM                                          ; On                                 ; On                                 ;
; Synthesis Seed                                                                  ; 1                                  ; 1                                  ;
; Automatic Parallel Synthesis                                                    ; On                                 ; On                                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                                ; Off                                ;
+---------------------------------------------------------------------------------+------------------------------------+------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                              ;
+----------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                    ; Library ;
+----------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; Akram_10_13_2021_Lab_4_Integration.vhd ; yes             ; User Wizard-Generated File   ; C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/Akram_10_13_2021_Lab_4_Integration.vhd ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                              ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                       ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                 ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                              ;         ;
; aglobal160.inc                         ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                              ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                               ;         ;
; altrom.inc                             ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                                  ;         ;
; altram.inc                             ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                                  ;         ;
; altdpram.inc                           ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                ;         ;
; db/altsyncram_fg24.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_fg24.tdf                 ;         ;
; db/altsyncram_t524.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf                 ;         ;
+----------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 0                ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 0                ;
;     -- 7 input functions                    ; 0                ;
;     -- 6 input functions                    ; 0                ;
;     -- 5 input functions                    ; 0                ;
;     -- 4 input functions                    ; 0                ;
;     -- <=3 input functions                  ; 0                ;
;                                             ;                  ;
; Dedicated logic registers                   ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 114              ;
; Total MLAB memory bits                      ; 0                ;
; Total block memory bits                     ; 1024             ;
;                                             ;                  ;
; Total DSP Blocks                            ; 0                ;
;                                             ;                  ;
; Maximum fan-out node                        ; Akram_wren~input ;
; Maximum fan-out                             ; 32               ;
; Total fan-out                               ; 594              ;
; Average fan-out                             ; 2.28             ;
+---------------------------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                       ;
+----------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Entity Name                        ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; |Akram_10_13_2021_Lab_4_Integration    ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 114  ; 0            ; |Akram_10_13_2021_Lab_4_Integration                                                                ; Akram_10_13_2021_Lab_4_Integration ; work         ;
;    |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |Akram_10_13_2021_Lab_4_Integration|altsyncram:altsyncram_component                                ; altsyncram                         ; work         ;
;       |altsyncram_fg24:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |Akram_10_13_2021_Lab_4_Integration|altsyncram:altsyncram_component|altsyncram_fg24:auto_generated ; altsyncram_fg24                    ; work         ;
+----------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------+------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                    ;
+---------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                      ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; altsyncram:altsyncram_component|altsyncram_fg24:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+---------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+----------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File                        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+----------------------------------------+
; Altera ; RAM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |Akram_10_13_2021_Lab_4_Integration ; Akram_10_13_2021_Lab_4_Integration.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Source assignments for altsyncram:altsyncram_component|altsyncram_fg24:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:altsyncram_component           ;
+------------------------------------+----------------------------------+----------------+
; Parameter Name                     ; Value                            ; Type           ;
+------------------------------------+----------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                        ; Untyped        ;
; WIDTH_A                            ; 32                               ; Signed Integer ;
; WIDTHAD_A                          ; 5                                ; Signed Integer ;
; NUMWORDS_A                         ; 32                               ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped        ;
; WIDTH_B                            ; 32                               ; Signed Integer ;
; WIDTHAD_B                          ; 5                                ; Signed Integer ;
; NUMWORDS_B                         ; 32                               ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK0                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; M10K                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped        ;
; INIT_FILE                          ; Akram_10_13_2021_Integration.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_fg24                  ; Untyped        ;
+------------------------------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:altsyncram_component_Two       ;
+------------------------------------+----------------------------------+----------------+
; Parameter Name                     ; Value                            ; Type           ;
+------------------------------------+----------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                        ; Untyped        ;
; WIDTH_A                            ; 32                               ; Signed Integer ;
; WIDTHAD_A                          ; 5                                ; Signed Integer ;
; NUMWORDS_A                         ; 32                               ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped        ;
; WIDTH_B                            ; 32                               ; Signed Integer ;
; WIDTHAD_B                          ; 5                                ; Signed Integer ;
; NUMWORDS_B                         ; 32                               ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK0                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; M10K                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped        ;
; INIT_FILE                          ; Akram_10_13_2021_Integration.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_t524                  ; Untyped        ;
+------------------------------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                ;
+-------------------------------------------+-------------------------------------+
; Name                                      ; Value                               ;
+-------------------------------------------+-------------------------------------+
; Number of entity instances                ; 2                                   ;
; Entity Instance                           ; altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                           ;
;     -- WIDTH_A                            ; 32                                  ;
;     -- NUMWORDS_A                         ; 32                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                        ;
;     -- WIDTH_B                            ; 32                                  ;
;     -- NUMWORDS_B                         ; 32                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                        ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ;
; Entity Instance                           ; altsyncram:altsyncram_component_Two ;
;     -- OPERATION_MODE                     ; DUAL_PORT                           ;
;     -- WIDTH_A                            ; 32                                  ;
;     -- NUMWORDS_A                         ; 32                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                        ;
;     -- WIDTH_B                            ; 32                                  ;
;     -- NUMWORDS_B                         ; 32                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                        ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ;
+-------------------------------------------+-------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+--------------------+--------------------------------+
; Type               ; Count                          ;
+--------------------+--------------------------------+
; boundary_port      ; 114                            ;
; stratixv_ram_block ; 32                             ;
;                    ;                                ;
; Max LUT depth      ; 0.00                           ;
; Average LUT depth  ; 0.00                           ;
+--------------------+--------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Oct 13 14:56:08 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Akram_10_13_2021_Lab_4_Integration -c Akram_10_13_2021_Lab_4_Integration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file akram_10_13_2021_lab_4_integration.vhd
    Info (12022): Found design unit 1: Akram_10_13_2021_lab_4_integration-SYN File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/Akram_10_13_2021_Lab_4_Integration.vhd Line: 60
    Info (12023): Found entity 1: Akram_10_13_2021_Lab_4_Integration File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/Akram_10_13_2021_Lab_4_Integration.vhd Line: 43
Info (12127): Elaborating entity "Akram_10_13_2021_Lab_4_Integration" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Akram_10_13_2021_Lab_4_Integration.vhd(63): object "sub_wire1" assigned a value but never read File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/Akram_10_13_2021_Lab_4_Integration.vhd Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:altsyncram_component" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/Akram_10_13_2021_Lab_4_Integration.vhd Line: 69
Info (12130): Elaborated megafunction instantiation "altsyncram:altsyncram_component" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/Akram_10_13_2021_Lab_4_Integration.vhd Line: 69
Info (12133): Instantiated megafunction "altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/Akram_10_13_2021_Lab_4_Integration.vhd Line: 69
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Akram_10_13_2021_Integration.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fg24.tdf
    Info (12023): Found entity 1: altsyncram_fg24 File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_fg24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fg24" for hierarchy "altsyncram:altsyncram_component|altsyncram_fg24:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:altsyncram_component_Two" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/Akram_10_13_2021_Lab_4_Integration.vhd Line: 103
Info (12130): Elaborated megafunction instantiation "altsyncram:altsyncram_component_Two" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/Akram_10_13_2021_Lab_4_Integration.vhd Line: 103
Info (12133): Instantiated megafunction "altsyncram:altsyncram_component_Two" with the following parameter: File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/Akram_10_13_2021_Lab_4_Integration.vhd Line: 103
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Akram_10_13_2021_Integration.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t524.tdf
    Info (12023): Found entity 1: altsyncram_t524 File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_t524" for hierarchy "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[0]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 38
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[1]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 71
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[2]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 104
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[3]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 137
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[4]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 170
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[5]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 203
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[6]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 236
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[7]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 269
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[8]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 302
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[9]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 335
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[10]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 368
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[11]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 401
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[12]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 434
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[13]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 467
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[14]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 500
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[15]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 533
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[16]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 566
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[17]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 599
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[18]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 632
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[19]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 665
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[20]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 698
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[21]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 731
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[22]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 764
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[23]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 797
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[24]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 830
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[25]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 863
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[26]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 896
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[27]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 929
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[28]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 962
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[29]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 995
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[30]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 1028
        Warning (14320): Synthesized away node "altsyncram:altsyncram_component_Two|altsyncram_t524:auto_generated|q_b[31]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/db/altsyncram_t524.tdf Line: 1061
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Akram_rdaddress_b[0]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/Akram_10_13_2021_Lab_4_Integration.vhd Line: 49
    Warning (15610): No output dependent on input pin "Akram_rdaddress_b[1]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/Akram_10_13_2021_Lab_4_Integration.vhd Line: 49
    Warning (15610): No output dependent on input pin "Akram_rdaddress_b[2]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/Akram_10_13_2021_Lab_4_Integration.vhd Line: 49
    Warning (15610): No output dependent on input pin "Akram_rdaddress_b[3]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/Akram_10_13_2021_Lab_4_Integration.vhd Line: 49
    Warning (15610): No output dependent on input pin "Akram_rdaddress_b[4]" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/Akram_10_13_2021_Lab_4_Integration.vhd Line: 49
    Warning (15610): No output dependent on input pin "Akram_rden" File: C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4_Memory_Blocks/Akram_10_13_2021_Lab_4_Integration.vhd Line: 51
Info (21057): Implemented 146 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 50 input pins
    Info (21059): Implemented 64 output pins
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 5067 megabytes
    Info: Processing ended: Wed Oct 13 14:56:18 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:21


