
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25508
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/sources_1/new/LIGHT.v:5]
INFO: [Synth 8-6157] synthesizing module 'Fdiv' [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/sources_1/new/Fdiv.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Fdiv' (1#1) [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/sources_1/new/Fdiv.v:3]
INFO: [Synth 8-6157] synthesizing module 'Light' [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/sources_1/new/LIGHT.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Light' (2#1) [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/sources_1/new/LIGHT.v:27]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/sources_1/new/Translator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (3#1) [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/sources_1/new/Translator.v:3]
INFO: [Synth 8-6157] synthesizing module 'scan_data' [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/sources_1/new/Tube.v:3]
INFO: [Synth 8-6157] synthesizing module 'show' [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/sources_1/new/Tube.v:35]
INFO: [Synth 8-6155] done synthesizing module 'show' (4#1) [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/sources_1/new/Tube.v:35]
INFO: [Synth 8-6155] done synthesizing module 'scan_data' (5#1) [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/sources_1/new/Tube.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (6#1) [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/sources_1/new/LIGHT.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1013.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc]
WARNING: [Vivado 12-584] No ports matched 'SEG[7]'. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[6]'. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[5]'. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[4]'. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[3]'. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[2]'. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[1]'. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG[0]'. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'stopa_IBUF'. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/constrs_1/new/LIGHT_XDC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1013.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/sources_1/new/Translator.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'prev_in_reg' [C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.srcs/sources_1/new/Translator.v:12]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 22    
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   16 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 14    
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |     3|
|4     |LUT2   |    12|
|5     |LUT3   |    28|
|6     |LUT4   |    29|
|7     |LUT5   |    99|
|8     |LUT6   |    61|
|9     |FDCE   |    52|
|10    |FDPE   |    19|
|11    |FDRE   |    35|
|12    |LD     |    30|
|13    |LDC    |     5|
|14    |IBUF   |     6|
|15    |OBUF   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.762 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1013.762 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.762 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1013.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  LD => LDCE: 30 instances
  LDC => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 11 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1013.762 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/LAYSKY/VSCode/DC_1/TFLIGHT/TFLIGHT.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 24 18:39:23 2023...
