# CMOS INVERTER
This repository contains the design, simulation, and analysis of a CMOS Inverter â€” a fundamental building block in digital electronics. It demonstrates how complementary MOSFETs (PMOS and NMOS) work together to implement digital logic.

## ğŸ“Œ Project Overview

A CMOS Inverter uses a PMOS transistor connected to VDD and an NMOS transistor connected to GND. When the input is high, the NMOS conducts and pulls the output low; when the input is low, the PMOS conducts and pulls the output high. This configuration offers:

* Low static power consumption

* High noise margins

* Full rail-to-rail output voltage swing

## Designing CMOS INVERTER 

## Tool : LTspice

## ğŸ› ï¸ Step-by-Step: Designing CMOS Inverter in LTspice

1. Launch LTspice

Open LTspice

Choose File > New Schematic

2. Add Components

## ğŸ“Œ You'll need:

1 Ã— PMOS transistor (pMOS)

1 Ã— NMOS transistor (nMOS)

1 Ã— Vdd (DC voltage source)

1 Ã— Input voltage source (Vin)

1 Ã— Ground

1 Ã— Wire tool

1 Ã— Net name tool (optional for neat labeling)

## ğŸ“Œ How to:

Press F2 or click the component symbol (AND gate icon)

Search or scroll to find:

nmos

pmos

Voltage

## ğŸ“Œ Build the Inverter Circuit

Connections:

PMOS:

Source â†’ Vdd

Gate â†’ Input (Vin)

Drain â†’ Output node

NMOS:

Source â†’ GND

Gate â†’ Input (Vin)

Drain â†’ Output node (shared with PMOS drain)

Connect Vdd (e.g., 5V) between a voltage source and GND

Connect Vin using a PULSE input for transient or DC sweep for DC analysis

## ğŸ“Œ Set Input Voltage Source

For transient simulation, use:

spice

V1 IN 0 PULSE(0 2 2 0.001 0.001 2 4)

0 â†’ low voltage

2 â†’ high voltage

2 â†’ delay

0.001 â†’ rise/fall time

2 â†’ on time

4 â†’ total period

## ğŸ“Œ Run Simulations

ğŸ§ª DC Sweep:

Click .op â†’ Enter:

spice

.dc V1 0 5 0.01

(If V1 is your input voltage source)

Plot output voltage vs input

## âš¡ Transient:

Click .tran â†’ Enter:

spice

.tran8

Run the sim, then plot output (V(out)) and input (V(in))

Verify the output by tallying the truth table

Truth Table

Input (A)Output     |    (Y = NOT A)
--------------------------------------
   0                |      	1
-------------------------------------- 
   1                |   	0
--------------------------------------
# ğŸ¤ Contributing
Contributions are welcome! Please open an issue or submit a pull request if youâ€™d like to improve this project â€” whether itâ€™s optimizing the layout, improving simulation scripts, or adding testbenches.

# ğŸ“„ License
This project is licensed under the MIT License.
