module dff_nbit
#(parameter width = 16)
(
  	input clk,
	input rst,
	input [width-1:0] D,
	output [width-1:0] Q
);
always @(posedge clk, negedge rst) begin
	if(rst) begin
		Q <= {width-1{1'b0}};
	end
	else 
		Q <= D;
end
endmodule