{
  "columns":
  ["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"]
  , "debug_enabled":"true"
  , "type":"module"
  , "total_percent":
  [69.0508, 35.5122, 35.5905, 32.0045, 29.2748]
  , "total":
  [491918, 986327, 2866, 1308, 8]
  , "name":"Kernel System"
  , "max_resources":
  [1385660, 2771320, 8955, 4468, 69283]
  , "children":
  [
    {
      "name":"Static Partition"
      , "type":"partition"
      , "children":
      [
        {
          "name":"Board interface"
          , "type":"resource"
          , "data":
          [480580, 961160, 2766, 1292, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Platform interface logic."
            }
          ]
        }
      ]
    }
    , {
      "name":"Global interconnect"
      , "type":"resource"
      , "data":
      [7490, 15614, 52, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"Global interconnect for 1 global load and 1 global store."
        }
        , {
          "type":"brief"
          , "text":"For 1 global load and 1 global store."
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Global Memory Interconnect"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"
            }
          ]
        }
      ]
    }
    , {
      "name":"System description ROM"
      , "type":"resource"
      , "data":
      [2, 71, 2, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program."
        }
        , {
          "type":"brief"
          , "text":"Contains information for the host."
        }
      ]
    }
    , {
      "name":"vscale"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [0.619788, 0.289104, 0.342147, 0.51368, 0.358102]
      , "total_kernel_resources":
      [3846, 9482, 46, 16, 8]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'i' (vscale1_vec.cl:11)"
          , "type":"resource"
          , "data":
          [32, 130, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/vscale1_vec.cl"
                , "line":11
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"text"
              , "text":"1 register of width 33"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 32 width,\n1 reg, 33 width"
            }
          ]
        }
        , {
          "name":"vscale.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 71, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 35, 0, 0, 0]
                }
                , {
                  "name":"vscale1_vec.cl:11"
                  , "type":"resource"
                  , "data":
                  [0, 35, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/vscale1_vec.cl"
                        , "line":11
                      }
                    ]
                  ]
                }
                , {
                  "name":"vscale1_vec.cl:12"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/vscale1_vec.cl"
                        , "line":12
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [24, 39, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"vscale1_vec.cl:11"
                  , "type":"resource"
                  , "data":
                  [167, 34, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/vscale1_vec.cl"
                        , "line":11
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [70, 2, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 32, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"vscale.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [34, 697, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [34, 697, 1, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [65, 41, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"vscale1_vec.cl:11"
                  , "type":"resource"
                  , "data":
                  [65, 41, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/vscale1_vec.cl"
                        , "line":11
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [418, 722, 16, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"vscale1_vec.cl:11"
                  , "type":"resource"
                  , "data":
                  [105, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/vscale1_vec.cl"
                        , "line":11
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [27, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"vscale1_vec.cl:12"
                  , "type":"resource"
                  , "data":
                  [1538, 6281, 29, 16, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/vscale1_vec.cl"
                        , "line":12
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-point Multiply"
                      , "type":"resource"
                      , "count":16
                      , "data":
                      [768, 1536, 0, 16, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [425, 1957, 13, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [345, 2788, 16, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
