$version Generated by VerilatedVcd $end
$date Mon Jul  5 21:37:46 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 $ reset $end
  $scope module AsyncResetSpec_Anon $end
   $var wire  1 # clock $end
   $var wire  2 & count [1:0] $end
   $var wire  7 % reg_ [6:0] $end
   $var wire  1 $ reset $end
   $var wire  1 ' wrap_wrap $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b0000000 %
b00 &
0'
#1
1#
b0011011 %
#2
#3
#4
#5
#6
0#
#7
#8
#9
#10
0$
#11
1#
b1010101 %
b01 &
#12
#13
#14
#15
#16
0#
#17
#18
#19
#20
#21
1#
b10 &
#22
#23
#24
#25
#26
0#
#27
#28
#29
#30
#31
1#
b11 &
1'
#32
#33
#34
#35
#36
0#
#37
#38
#39
#40
