// Seed: 1426522471
module module_0 (
    input  tri0 id_0,
    output wire id_1
);
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd59
) (
    input wor id_0,
    input wor id_1[-1 : id_12],
    input tri id_2,
    input supply0 id_3,
    input tri id_4,
    input wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    output wire id_9,
    output tri id_10,
    output uwire id_11,
    input supply1 _id_12,
    input uwire id_13,
    input uwire id_14,
    input tri id_15,
    input uwire id_16,
    output wor id_17,
    input supply0 id_18,
    input tri0 id_19,
    output wire id_20,
    input tri0 id_21
);
  assign id_20 = id_18;
  parameter id_23 = 1 + -1;
  wire id_24;
  assign id_10 = id_18;
  module_0 modCall_1 (
      id_21,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
