Release 11.4 - xst L.68 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.1/EDK/virtex5/data/virtex5.acd> with local file </opt/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/pcores/" "/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vsx95tff1136-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'sys_clk' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'sys_clk90' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'sys_clk180' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'sys_clk270' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'sys_clk_lock' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'sys_clk2x' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'sys_clk2x90' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'sys_clk2x180' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'sys_clk2x270' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'aux0_clk' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'aux0_clk90' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'aux0_clk180' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'aux0_clk270' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'aux1_clk' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'aux1_clk90' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'aux1_clk180' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'aux1_clk270' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'aux0_clk2x' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'aux0_clk2x90' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'aux0_clk2x180' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'aux0_clk2x270' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2061: Unconnected output port 'idelay_rdy' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2107: Unconnected output port 'OPB_MRequest' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2107: Unconnected output port 'OPB_beXfer' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2107: Unconnected output port 'OPB_beAck' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2107: Unconnected output port 'OPB_busLock' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2107: Unconnected output port 'OPB_rdDBus' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2107: Unconnected output port 'OPB_wrDBus' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2107: Unconnected output port 'OPB_dwAck' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2107: Unconnected output port 'OPB_dwXfer' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2107: Unconnected output port 'OPB_fwAck' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2107: Unconnected output port 'OPB_fwXfer' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2107: Unconnected output port 'OPB_hwAck' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2107: Unconnected output port 'OPB_hwXfer' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2107: Unconnected output port 'OPB_pendReq' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2107: Unconnected output port 'OPB_toutSup' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2221: Unconnected output port 'soft_reset' of component 'sys_block_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2350: Unconnected output port 'cal_fail' of component 'dram_controller_inst_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2803: Unconnected output port 'adc_clk180_out' of component 'chan_550_clean_adc_mkid_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2803: Unconnected output port 'adc_clk270_out' of component 'chan_550_clean_adc_mkid_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 2803: Unconnected output port 'adc_dcm_locked' of component 'chan_550_clean_adc_mkid_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3038: Unconnected output port 'dac_clk_out' of component 'chan_550_clean_dac_mkid_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3038: Unconnected output port 'dac_clk90_out' of component 'chan_550_clean_dac_mkid_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3038: Unconnected output port 'dac_clk180_out' of component 'chan_550_clean_dac_mkid_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3038: Unconnected output port 'dac_clk270_out' of component 'chan_550_clean_dac_mkid_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3038: Unconnected output port 'dac_dcm_locked' of component 'chan_550_clean_dac_mkid_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3539: Unconnected output port 'OPB_MRequest' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3539: Unconnected output port 'OPB_beXfer' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3539: Unconnected output port 'OPB_beAck' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3539: Unconnected output port 'OPB_busLock' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3539: Unconnected output port 'OPB_rdDBus' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3539: Unconnected output port 'OPB_wrDBus' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3539: Unconnected output port 'OPB_dwAck' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3539: Unconnected output port 'OPB_dwXfer' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3539: Unconnected output port 'OPB_fwAck' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3539: Unconnected output port 'OPB_fwXfer' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3539: Unconnected output port 'OPB_hwAck' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3539: Unconnected output port 'OPB_hwXfer' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3539: Unconnected output port 'OPB_pendReq' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd" line 3539: Unconnected output port 'OPB_toutSup' of component 'opb1_wrapper'.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "/home/sean/SDR/Firmware/projects/chan_550_clean/XPS_ROACH_base/hdl/system.vhd".
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/reset_block_inst_wrapper.ngc>.
Reading core <../implementation/opb0_wrapper.ngc>.
Reading core <../implementation/epb_opb_bridge_inst_wrapper.ngc>.
Reading core <../implementation/epb_infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/sys_block_inst_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_xsg_core_config_wrapper.ngc>.
Reading core <../implementation/dram_infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/dram_controller_inst_wrapper.ngc>.
Reading core <../implementation/opb_dram_sniffer_inst_wrapper.ngc>.
Reading core <../implementation/async_dram_1_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_dram_lut_rd_valid_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_fir_b0b1_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_fir_b10b11_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_fir_b12b13_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_fir_b14b15_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_fir_b16b17_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_fir_b18b19_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_fir_b20b21_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_fir_b22b23_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_fir_b24b25_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_fir_b2b3_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_fir_b4b5_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_fir_b6b7_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_fir_b8b9_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_fir_load_coeff_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_lo_sle_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_ser_di_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_swat_le_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_adc_mkid_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_avgiq_addr_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_avgiq_bram_ramif_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_avgiq_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_avgiq_bram_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_avgiq_ctrl_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_bins_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_capture_load_thresh_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_capture_threshold_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_ch_we_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_conv_phase_centers_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_conv_phase_load_centers_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_dac_mkid_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_gpio_a0_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_gpio_a1_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_gpio_a2_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_gpio_a3_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_gpio_a5_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_if_switch_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_load_bins_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_pulses_addr_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_pulses_bram0_ramif_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_pulses_bram0_ramblk_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_pulses_bram0_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_pulses_bram1_ramif_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_pulses_bram1_ramblk_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_pulses_bram1_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_regs_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_seconds_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_snapphase_addr_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_snapphase_bram_ramif_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_snapphase_bram_ramblk_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_snapphase_bram_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_snapphase_ctrl_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_start_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_startaccumulator_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_startbuffer_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_startdac_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_startsnap_wrapper.ngc>.
Reading core <../implementation/chan_550_clean_stb_en_wrapper.ngc>.
Reading core <../implementation/opb1_wrapper.ngc>.
Reading core <../implementation/opb2opb_bridge_opb1_wrapper.ngc>.
Loading core <infrastructure_inst_wrapper> for timing and area information for instance <infrastructure_inst>.
Loading core <reset_block_inst_wrapper> for timing and area information for instance <reset_block_inst>.
Loading core <opb0_wrapper> for timing and area information for instance <opb0>.
Loading core <epb_opb_bridge_inst_wrapper> for timing and area information for instance <epb_opb_bridge_inst>.
Loading core <epb_infrastructure_inst_wrapper> for timing and area information for instance <epb_infrastructure_inst>.
Loading core <sys_block_inst_wrapper> for timing and area information for instance <sys_block_inst>.
Loading core <chan_550_clean_xsg_core_config_wrapper> for timing and area information for instance <chan_550_clean_XSG_core_config>.
Loading core <dram_infrastructure_inst_wrapper> for timing and area information for instance <dram_infrastructure_inst>.
Loading core <dram_controller_inst_wrapper> for timing and area information for instance <dram_controller_inst>.
Loading core <opb_dram_sniffer_inst_wrapper> for timing and area information for instance <opb_dram_sniffer_inst>.
Loading core <async_dram_1_wrapper> for timing and area information for instance <async_dram_1>.
Loading core <chan_550_clean_dram_lut_rd_valid_wrapper> for timing and area information for instance <chan_550_clean_DRAM_LUT_rd_valid>.
Loading core <chan_550_clean_fir_b0b1_wrapper> for timing and area information for instance <chan_550_clean_FIR_b0b1>.
Loading core <chan_550_clean_fir_b10b11_wrapper> for timing and area information for instance <chan_550_clean_FIR_b10b11>.
Loading core <chan_550_clean_fir_b12b13_wrapper> for timing and area information for instance <chan_550_clean_FIR_b12b13>.
Loading core <chan_550_clean_fir_b14b15_wrapper> for timing and area information for instance <chan_550_clean_FIR_b14b15>.
Loading core <chan_550_clean_fir_b16b17_wrapper> for timing and area information for instance <chan_550_clean_FIR_b16b17>.
Loading core <chan_550_clean_fir_b18b19_wrapper> for timing and area information for instance <chan_550_clean_FIR_b18b19>.
Loading core <chan_550_clean_fir_b20b21_wrapper> for timing and area information for instance <chan_550_clean_FIR_b20b21>.
Loading core <chan_550_clean_fir_b22b23_wrapper> for timing and area information for instance <chan_550_clean_FIR_b22b23>.
Loading core <chan_550_clean_fir_b24b25_wrapper> for timing and area information for instance <chan_550_clean_FIR_b24b25>.
Loading core <chan_550_clean_fir_b2b3_wrapper> for timing and area information for instance <chan_550_clean_FIR_b2b3>.
Loading core <chan_550_clean_fir_b4b5_wrapper> for timing and area information for instance <chan_550_clean_FIR_b4b5>.
Loading core <chan_550_clean_fir_b6b7_wrapper> for timing and area information for instance <chan_550_clean_FIR_b6b7>.
Loading core <chan_550_clean_fir_b8b9_wrapper> for timing and area information for instance <chan_550_clean_FIR_b8b9>.
Loading core <chan_550_clean_fir_load_coeff_wrapper> for timing and area information for instance <chan_550_clean_FIR_load_coeff>.
Loading core <chan_550_clean_lo_sle_wrapper> for timing and area information for instance <chan_550_clean_LO_SLE>.
Loading core <chan_550_clean_ser_di_wrapper> for timing and area information for instance <chan_550_clean_SER_DI>.
Loading core <chan_550_clean_swat_le_wrapper> for timing and area information for instance <chan_550_clean_SWAT_LE>.
Loading core <chan_550_clean_adc_mkid_wrapper> for timing and area information for instance <chan_550_clean_adc_mkid>.
Loading core <chan_550_clean_avgiq_addr_wrapper> for timing and area information for instance <chan_550_clean_avgIQ_addr>.
Loading core <chan_550_clean_avgiq_bram_ramif_wrapper> for timing and area information for instance <chan_550_clean_avgIQ_bram_ramif>.
Loading core <chan_550_clean_avgiq_bram_ramblk_wrapper> for timing and area information for instance <chan_550_clean_avgiq_bram_ramblk>.
Loading core <chan_550_clean_avgiq_bram_wrapper> for timing and area information for instance <chan_550_clean_avgIQ_bram>.
Loading core <chan_550_clean_avgiq_ctrl_wrapper> for timing and area information for instance <chan_550_clean_avgIQ_ctrl>.
Loading core <chan_550_clean_bins_wrapper> for timing and area information for instance <chan_550_clean_bins>.
Loading core <chan_550_clean_capture_load_thresh_wrapper> for timing and area information for instance <chan_550_clean_capture_load_thresh>.
Loading core <chan_550_clean_capture_threshold_wrapper> for timing and area information for instance <chan_550_clean_capture_threshold>.
Loading core <chan_550_clean_ch_we_wrapper> for timing and area information for instance <chan_550_clean_ch_we>.
Loading core <chan_550_clean_conv_phase_centers_wrapper> for timing and area information for instance <chan_550_clean_conv_phase_centers>.
Loading core <chan_550_clean_conv_phase_load_centers_wrapper> for timing and area information for instance <chan_550_clean_conv_phase_load_centers>.
Loading core <chan_550_clean_dac_mkid_wrapper> for timing and area information for instance <chan_550_clean_dac_mkid>.
Loading core <chan_550_clean_gpio_a0_wrapper> for timing and area information for instance <chan_550_clean_gpio_a0>.
Loading core <chan_550_clean_gpio_a1_wrapper> for timing and area information for instance <chan_550_clean_gpio_a1>.
Loading core <chan_550_clean_gpio_a2_wrapper> for timing and area information for instance <chan_550_clean_gpio_a2>.
Loading core <chan_550_clean_gpio_a3_wrapper> for timing and area information for instance <chan_550_clean_gpio_a3>.
Loading core <chan_550_clean_gpio_a5_wrapper> for timing and area information for instance <chan_550_clean_gpio_a5>.
Loading core <chan_550_clean_if_switch_wrapper> for timing and area information for instance <chan_550_clean_if_switch>.
Loading core <chan_550_clean_load_bins_wrapper> for timing and area information for instance <chan_550_clean_load_bins>.
Loading core <chan_550_clean_pulses_addr_wrapper> for timing and area information for instance <chan_550_clean_pulses_addr>.
Loading core <chan_550_clean_pulses_bram0_ramif_wrapper> for timing and area information for instance <chan_550_clean_pulses_bram0_ramif>.
Loading core <chan_550_clean_pulses_bram0_ramblk_wrapper> for timing and area information for instance <chan_550_clean_pulses_bram0_ramblk>.
Loading core <chan_550_clean_pulses_bram0_wrapper> for timing and area information for instance <chan_550_clean_pulses_bram0>.
Loading core <chan_550_clean_pulses_bram1_ramif_wrapper> for timing and area information for instance <chan_550_clean_pulses_bram1_ramif>.
Loading core <chan_550_clean_pulses_bram1_ramblk_wrapper> for timing and area information for instance <chan_550_clean_pulses_bram1_ramblk>.
Loading core <chan_550_clean_pulses_bram1_wrapper> for timing and area information for instance <chan_550_clean_pulses_bram1>.
Loading core <chan_550_clean_regs_wrapper> for timing and area information for instance <chan_550_clean_regs>.
Loading core <chan_550_clean_seconds_wrapper> for timing and area information for instance <chan_550_clean_seconds>.
Loading core <chan_550_clean_snapphase_addr_wrapper> for timing and area information for instance <chan_550_clean_snapPhase_addr>.
Loading core <chan_550_clean_snapphase_bram_ramif_wrapper> for timing and area information for instance <chan_550_clean_snapPhase_bram_ramif>.
Loading core <chan_550_clean_snapphase_bram_ramblk_wrapper> for timing and area information for instance <chan_550_clean_snapphase_bram_ramblk>.
Loading core <chan_550_clean_snapphase_bram_wrapper> for timing and area information for instance <chan_550_clean_snapPhase_bram>.
Loading core <chan_550_clean_snapphase_ctrl_wrapper> for timing and area information for instance <chan_550_clean_snapPhase_ctrl>.
Loading core <chan_550_clean_start_wrapper> for timing and area information for instance <chan_550_clean_start>.
Loading core <chan_550_clean_startaccumulator_wrapper> for timing and area information for instance <chan_550_clean_startAccumulator>.
Loading core <chan_550_clean_startbuffer_wrapper> for timing and area information for instance <chan_550_clean_startBuffer>.
Loading core <chan_550_clean_startdac_wrapper> for timing and area information for instance <chan_550_clean_startDAC>.
Loading core <chan_550_clean_startsnap_wrapper> for timing and area information for instance <chan_550_clean_startSnap>.
Loading core <chan_550_clean_stb_en_wrapper> for timing and area information for instance <chan_550_clean_stb_en>.
Loading core <opb1_wrapper> for timing and area information for instance <opb1>.
Loading core <opb2opb_bridge_opb1_wrapper> for timing and area information for instance <opb2opb_bridge_opb1>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following FF/Latch : <chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline6_9f3966e4fb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following FF/Latch : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline3_d1899c2ebf/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/negedge_9e8fb900d8/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following FF/Latch : <chan_550_clean_x0/delay45/op_mem_20_24_0> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 47 FFs/Latches : <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2>
   <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2>
   <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2>
   <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2>
   <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2>
   <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2>
   <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following FF/Latch : <chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulse_ext4_3ec3123d51/posedge_b69039cb07/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulse_ext3_f45d881e8f/posedge_a1e7b7a508/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <chan_550_clean_x0/pulse_ext2_e6062a7bbd/posedge_86187970c3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_2_de0a995ab1/butterfly_direct_a84560321f/twiddle_stage_2_32fa6e2753/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_2_de0a995ab1/butterfly_direct_a84560321f/twiddle_stage_2_32fa6e2753/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[19].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_2_de0a995ab1/butterfly_direct_a84560321f/twiddle_stage_2_32fa6e2753/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/dac_mkid_01a03306da/pipeline11_f92139a017/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following FF/Latch : <chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pfb_e4e97e63c9/fft1_25d63d5fcf/fft_biplex0_845e891b1d/biplex_core_f23779b06d/fft_stage_2_de0a995ab1/butterfly_direct_a84560321f/twiddle_stage_2_32fa6e2753/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pfb_e4e97e63c9/fft1_25d63d5fcf/fft_biplex0_845e891b1d/biplex_core_f23779b06d/fft_stage_2_de0a995ab1/butterfly_direct_a84560321f/twiddle_stage_2_32fa6e2753/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[19].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/fft1_25d63d5fcf/fft_biplex0_845e891b1d/biplex_core_f23779b06d/fft_stage_2_de0a995ab1/butterfly_direct_a84560321f/twiddle_stage_2_32fa6e2753/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <blk000006e5> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000969> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_1> in Unit <dram_controller_inst> is equivalent to the following 8 FFs/Latches : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_0> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_4> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_2> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_3> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_7> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_5> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_6> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_8> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a_3> in Unit <dram_controller_inst> is equivalent to the following FF/Latch : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a_3_1> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r> in Unit <dram_controller_inst> is equivalent to the following 8 FFs/Latches : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r> in Unit <dram_controller_inst> is equivalent to the following FF/Latch : <dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/rst_r> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/count_gate_0> in Unit <dram_controller_inst> is equivalent to the following FF/Latch : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/count_gate_0_1> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_0> in Unit <dram_controller_inst> is equivalent to the following 8 FFs/Latches : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_2> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_6> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_4> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_8> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_12> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_10> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_14> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_16> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_1> in Unit <dram_controller_inst> is equivalent to the following 8 FFs/Latches : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_5> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_3> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_7> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_11> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_9> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_13> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_17> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_15> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/count_gate_1> in Unit <dram_controller_inst> is equivalent to the following FF/Latch : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/count_gate_1_1> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1> in Unit <dram_controller_inst> is equivalent to the following 3 FFs/Latches : <dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1_1> <dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1_2> <dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1_3> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[8].u_iob_dm/u_dm_ce> in Unit <dram_controller_inst> is equivalent to the following 8 FFs/Latches : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/count_gate_2> in Unit <dram_controller_inst> is equivalent to the following FF/Latch : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/count_gate_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following FF/Latch : <chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay14/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline6_9f3966e4fb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following FF/Latch : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline3_d1899c2ebf/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/negedge_9e8fb900d8/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following FF/Latch : <chan_550_clean_x0/delay45/op_mem_20_24_0> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 47 FFs/Latches : <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2>
   <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay16/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2>
   <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2>
   <chan_550_clean_x0/pfb_e4e97e63c9/delay17/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2>
   <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay18/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2>
   <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2>
   <chan_550_clean_x0/pfb_e4e97e63c9/delay19/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following FF/Latch : <chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulse_ext4_3ec3123d51/posedge_b69039cb07/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulse_ext3_f45d881e8f/posedge_a1e7b7a508/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <chan_550_clean_x0/pulse_ext2_e6062a7bbd/posedge_86187970c3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_2_de0a995ab1/butterfly_direct_a84560321f/twiddle_stage_2_32fa6e2753/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_2_de0a995ab1/butterfly_direct_a84560321f/twiddle_stage_2_32fa6e2753/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[19].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_2_de0a995ab1/butterfly_direct_a84560321f/twiddle_stage_2_32fa6e2753/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/dac_mkid_01a03306da/pipeline11_f92139a017/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following FF/Latch : <chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pfb_e4e97e63c9/fft1_25d63d5fcf/fft_biplex0_845e891b1d/biplex_core_f23779b06d/fft_stage_2_de0a995ab1/butterfly_direct_a84560321f/twiddle_stage_2_32fa6e2753/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pfb_e4e97e63c9/fft1_25d63d5fcf/fft_biplex0_845e891b1d/biplex_core_f23779b06d/fft_stage_2_de0a995ab1/butterfly_direct_a84560321f/twiddle_stage_2_32fa6e2753/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[19].fde_used.u2> <chan_550_clean_x0/pfb_e4e97e63c9/fft1_25d63d5fcf/fft_biplex0_845e891b1d/biplex_core_f23779b06d/fft_stage_2_de0a995ab1/butterfly_direct_a84560321f/twiddle_stage_2_32fa6e2753/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <chan_550_clean_x0/pulses_9fcf47acd5/pipeline2_17a8cb7f00/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <chan_550_clean_XSG_core_config> is equivalent to the following 2 FFs/Latches : <chan_550_clean_x0/pulses_9fcf47acd5/pipeline4_0c784eaffe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <chan_550_clean_x0/pulses_9fcf47acd5/pipeline7_968457d70c/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <blk000006e5> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000969> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_1> in Unit <dram_controller_inst> is equivalent to the following 8 FFs/Latches : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_0> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_4> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_2> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_3> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_7> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_5> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_6> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_oe_n_8> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a_3> in Unit <dram_controller_inst> is equivalent to the following FF/Latch : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a_3_1> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r> in Unit <dram_controller_inst> is equivalent to the following 8 FFs/Latches : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r> in Unit <dram_controller_inst> is equivalent to the following FF/Latch : <dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/rst_r> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/count_gate_0> in Unit <dram_controller_inst> is equivalent to the following FF/Latch : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/count_gate_0_1> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_0> in Unit <dram_controller_inst> is equivalent to the following 8 FFs/Latches : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_2> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_6> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_4> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_8> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_12> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_10> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_14> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_16> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_1> in Unit <dram_controller_inst> is equivalent to the following 8 FFs/Latches : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_5> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_3> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_7> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_11> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_9> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_13> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_17> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_15> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/count_gate_1> in Unit <dram_controller_inst> is equivalent to the following FF/Latch : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/count_gate_1_1> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1> in Unit <dram_controller_inst> is equivalent to the following 3 FFs/Latches : <dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1_1> <dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1_2> <dram_controller_inst/mem_if_top_inst/u_ctrl/rst_r1_3> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[8].u_iob_dm/u_dm_ce> in Unit <dram_controller_inst> is equivalent to the following 8 FFs/Latches : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/count_gate_2> in Unit <dram_controller_inst> is equivalent to the following FF/Latch : <dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/count_gate_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 333

Cell Usage :
# BELS                             : 19517
#      GND                         : 474
#      INV                         : 347
#      LUT1                        : 708
#      LUT2                        : 2863
#      LUT3                        : 4208
#      LUT4                        : 1280
#      LUT5                        : 1353
#      LUT6                        : 2662
#      MUXCY                       : 2664
#      MUXF7                       : 133
#      VCC                         : 444
#      XORCY                       : 2381
# FlipFlops/Latches                : 50343
#      FD                          : 3327
#      FD_1                        : 29
#      FDC                         : 155
#      FDCE                        : 841
#      FDCPE                       : 21
#      FDE                         : 37361
#      FDP                         : 46
#      FDPE                        : 20
#      FDR                         : 564
#      FDR_1                       : 3
#      FDRE                        : 6692
#      FDRS                        : 124
#      FDRSE                       : 451
#      FDRSE_1                     : 153
#      FDS                         : 206
#      FDS_1                       : 3
#      FDSE                        : 47
#      IDDR_2CLK                   : 105
#      ODDR                        : 195
# RAMS                             : 205
#      RAM128X1D                   : 8
#      RAM32M                      : 56
#      RAM32X1D                    : 3
#      RAMB18                      : 104
#      RAMB36_EXP                  : 34
# Shift Registers                  : 19726
#      SRL16                       : 2
#      SRL16E                      : 16862
#      SRLC16E                     : 811
#      SRLC32E                     : 2051
# Clock Buffers                    : 24
#      BUFG                        : 24
# IO Buffers                       : 255
#      IBUF                        : 38
#      IBUFDS                      : 25
#      IBUFG                       : 1
#      IBUFGDS                     : 5
#      IOBUF                       : 89
#      IOBUFDS                     : 9
#      OBUF                        : 49
#      OBUFDS                      : 39
# DCM_ADVs                         : 8
#      DCM_ADV                     : 8
# DSPs                             : 264
#      DSP48E                      : 264
# Others                           : 105
#      BUFIO                       : 9
#      FIFO36_72_EXP               : 3
#      FIFO36_EXP                  : 1
#      IDELAYCTRL                  : 1
#      IODELAY                     : 90
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vsx95tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:           50242  out of  58880    85%  
 Number of Slice LUTs:                33409  out of  58880    56%  
    Number used as Logic:             13421  out of  58880    22%  
    Number used as Memory:            19988  out of  24320    82%  
       Number used as RAM:              262
       Number used as SRL:            19726

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  57018
   Number with an unused Flip Flop:    6776  out of  57018    11%  
   Number with an unused LUT:         23609  out of  57018    41%  
   Number of fully used LUT-FF pairs: 26633  out of  57018    46%  
   Number of unique control sets:       871

IO Utilization: 
 Number of IOs:                         333
 Number of bonded IOBs:                 272  out of    640    42%  
    IOB Flip Flops/Latches:             101

Specific Feature Utilization:
 Number of Block RAM/FIFO:               86  out of    244    35%  
    Number using Block RAM only:         86
 Number of BUFG/BUFGCTRLs:               24  out of     32    75%  
 Number of DCM_ADVs:                      8  out of     12    66%  
 Number of DSP48Es:                     264  out of    640    41%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------+------------------------------------------+-------+
Clock Signal                                                      | Clock buffer(FF name)                    | Load  |
------------------------------------------------------------------+------------------------------------------+-------+
epb_clk_in                                                        | infrastructure_inst/dcm_epb_inst:CLK0    | 2073  |
adcmkid1_DRDY_I_p                                                 | chan_550_clean_adc_mkid/CLK_DCM:CLK0+BUFG| 64433 |
dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_div_int| BUFG                                     | 1003  |
dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_90_int | BUFG                                     | 377   |
dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_0_int  | BUFG                                     | 2588  |
------------------------------------------------------------------+------------------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                            | Buffer(FF name)                                                                                                                                       | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>(async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)                                                                             | NONE(async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_0)                                                                                   | 324   |
async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>(async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)                                       | NONE(async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/dout_i_0)                                                                | 288   |
chan_550_clean_pulses_bram0_ramblk/chan_550_clean_pulses_bram0_ramblk/net_gnd0(chan_550_clean_pulses_bram0_ramblk/chan_550_clean_pulses_bram0_ramblk/XST_GND:G)                                                           | NONE(chan_550_clean_pulses_bram0_ramblk/chan_550_clean_pulses_bram0_ramblk/ramb36_0)                                                                  | 128   |
chan_550_clean_pulses_bram1_ramblk/chan_550_clean_pulses_bram1_ramblk/net_gnd0(chan_550_clean_pulses_bram1_ramblk/chan_550_clean_pulses_bram1_ramblk/XST_GND:G)                                                           | NONE(chan_550_clean_pulses_bram1_ramblk/chan_550_clean_pulses_bram1_ramblk/ramb36_0)                                                                  | 128   |
async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>(async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0:Q)                                                                             | NONE(async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_0)                                                                                   | 66    |
N0(XST_GND:G)                                                                                                                                                                                                             | NONE(reset_block_inst/reset_block_inst/delay_counter_0)                                                                                               | 65    |
opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/dbiterr(opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/XST_GND:G)| NONE(opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0)| 61    |
dram_controller_inst/dram_cke<1>(dram_controller_inst/XST_GND:G)                                                                                                                                                          | NONE(dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/gen_addr[0].u_ff_addr)                                          | 36    |
async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                             | NONE(async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1)                                                           | 24    |
async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                       | NONE(async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1)                                        | 24    |
async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                             | NONE(async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                          | 20    |
async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                             | NONE(async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                                         | 20    |
async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                       | NONE(async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                       | 20    |
async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                       | NONE(async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                      | 20    |
async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                             | NONE(async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3)                                                           | 18    |
async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                             | NONE(async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                          | 16    |
async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                             | NONE(async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                                         | 16    |
async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                             | NONE(async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                             | 15    |
async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                       | NONE(async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0)                                          | 15    |
dram_infrastructure_inst/dram_rst_0(dram_infrastructure_inst/dram_infrastructure_inst/dram_rst_0_reg_7:Q)                                                                                                                 | NONE(dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                            | 15    |
dram_controller_inst/dram_reset_n(dram_controller_inst/XST_VCC:P)                                                                                                                                                         | NONE(dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af)                                                        | 14    |
async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                             | NONE(async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0)                                                             | 13    |
chan_550_clean_avgiq_bram_ramblk/chan_550_clean_avgiq_bram_ramblk/net_gnd0(chan_550_clean_avgiq_bram_ramblk/chan_550_clean_avgiq_bram_ramblk/XST_GND:G)                                                                   | NONE(chan_550_clean_avgiq_bram_ramblk/chan_550_clean_avgiq_bram_ramblk/ramb36_0)                                                                      | 8     |
chan_550_clean_snapphase_bram_ramblk/chan_550_clean_snapphase_bram_ramblk/net_gnd0(chan_550_clean_snapphase_bram_ramblk/chan_550_clean_snapphase_bram_ramblk/XST_GND:G)                                                   | NONE(chan_550_clean_snapphase_bram_ramblk/chan_550_clean_snapphase_bram_ramblk/ramb36_0)                                                              | 8     |
async_dram_1/dram_reset(async_dram_1/async_dram_1/dram_reset:Q)                                                                                                                                                           | NONE(async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg)                                                                            | 6     |
opb2opb_bridge_opb1/opb2opb_bridge_opb1/sopb_select_not(opb2opb_bridge_opb1/opb2opb_bridge_opb1/sopb_select_not1_INV_0:O)                                                                                                 | NONE(opb2opb_bridge_opb1/opb2opb_bridge_opb1/ERRACK_FF_I)                                                                                             | 5     |
async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb(async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                               | NONE(async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                            | 3     |
async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/rd_rst_comb(async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                         | NONE(async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                         | 3     |
async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb(async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                               | NONE(async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_0)                                                                            | 3     |
async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb(async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                               | NONE(async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                            | 2     |
async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/wr_rst_comb(async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                         | NONE(async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                                         | 2     |
async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb(async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                               | NONE(async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                            | 2     |
opb0/OPB_Rst(opb0/opb0/POR_FF_I:Q)                                                                                                                                                                                        | NONE(opb2opb_bridge_opb1/opb2opb_bridge_opb1/RNW_INT_FF_I)                                                                                            | 2     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.969ns (Maximum Frequency: 143.486MHz)
   Minimum input arrival time before clock: 1.738ns
   Maximum output required time after clock: 4.273ns
   Maximum combinational path delay: 4.765ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'epb_clk_in'
  Clock period: 6.969ns (frequency: 143.486MHz)
  Total number of paths / destination ports: 391528 / 3692
-------------------------------------------------------------------------
Delay:               6.969ns (Levels of Logic = 11)
  Source:            epb_opb_bridge_inst/epb_opb_bridge_inst/prev_cs_n (FF)
  Destination:       chan_550_clean_FIR_b0b1/chan_550_clean_FIR_b0b1/reg_buffer_2 (FF)
  Source Clock:      epb_clk_in rising +127
  Destination Clock: epb_clk_in rising +127

  Data Path: epb_opb_bridge_inst/epb_opb_bridge_inst/prev_cs_n to chan_550_clean_FIR_b0b1/chan_550_clean_FIR_b0b1/reg_buffer_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              65   0.471   0.922  epb_opb_bridge_inst/prev_cs_n (epb_opb_bridge_inst/prev_cs_n)
     LUT4:I0->O          222   0.094   1.135  epb_opb_bridge_inst/M_ABus<28>1 (M_ABus<28>)
     end scope: 'epb_opb_bridge_inst'
     begin scope: 'opb0'
     end scope: 'opb0'
     begin scope: 'sys_block_inst'
     LUT5:I0->O           31   0.094   0.916  sys_block_inst/Sl_DBus_0_mux000011 (sys_block_inst/N2)
     LUT4:I0->O            1   0.094   0.576  sys_block_inst/Sl_DBus_9_mux00001 (Sl_DBus<9>)
     end scope: 'sys_block_inst'
     begin scope: 'opb0'
     LUT6:I4->O            1   0.094   0.710  opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_9_or000040 (opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_9_or000040)
     LUT6:I3->O            1   0.094   0.480  opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_9_or0000104 (OPB_rdDBus<9>)
     LUT2:I1->O           31   0.094   1.100  opb0/OPB_DBus_I/Y_9_or00001 (OPB_DBus<9>)
     end scope: 'opb0'
     begin scope: 'chan_550_clean_FIR_b0b1'
     LUT6:I1->O            1   0.094   0.000  chan_550_clean_FIR_b0b1/reg_buffer_22_rstpot (chan_550_clean_FIR_b0b1/reg_buffer_22_rstpot)
     FD:D                     -0.018          chan_550_clean_FIR_b0b1/reg_buffer_22
    ----------------------------------------
    Total                      6.969ns (1.129ns logic, 5.840ns route)
                                       (16.2% logic, 83.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'adcmkid1_DRDY_I_p'
  Clock period: 3.703ns (frequency: 270.051MHz)
  Total number of paths / destination ports: 157215 / 88783
-------------------------------------------------------------------------
Delay:               3.703ns (Levels of Logic = 14)
  Source:            chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/pfb_fir_c0a21c5c4b/pol1_in1_tap2_5719ec7a4f/sync_delay_c4c46f79bb/counter/comp16.core_instance16/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Destination:       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/pfb_fir_c0a21c5c4b/pol1_in1_tap3_9af28f5723/sync_delay_44677c3d69/counter/comp16.core_instance16/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Source Clock:      adcmkid1_DRDY_I_p rising
  Destination Clock: adcmkid1_DRDY_I_p rising

  Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/pfb_fir_c0a21c5c4b/pol1_in1_tap2_5719ec7a4f/sync_delay_c4c46f79bb/counter/comp16.core_instance16/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/pfb_fir_c0a21c5c4b/pol1_in1_tap3_9af28f5723/sync_delay_44677c3d69/counter/comp16.core_instance16/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.471   0.800  U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (q(1))
     end scope: 'BU2'
     end scope: 'chan_550_clean_x0/pfb_e4e97e63c9/pfb_fir_c0a21c5c4b/pol1_in1_tap2_5719ec7a4f/sync_delay_c4c46f79bb/counter/comp16.core_instance16'
     LUT4:I0->O            1   0.094   0.480  chan_550_clean_x0/pfb_e4e97e63c9/pfb_fir_c0a21c5c4b/pol1_in1_tap2_5719ec7a4f/sync_delay_c4c46f79bb/mux_y_net_x0_SW0 (N90)
     LUT6:I5->O           10   0.094   0.759  chan_550_clean_x0/pfb_e4e97e63c9/pfb_fir_c0a21c5c4b/pol1_in1_tap2_5719ec7a4f/sync_delay_c4c46f79bb/mux_y_net_x0 (chan_550_clean_x0/pfb_e4e97e63c9/pfb_fir_c0a21c5c4b/mux_y_net_x6)
     begin scope: 'chan_550_clean_x0/pfb_e4e97e63c9/pfb_fir_c0a21c5c4b/pol1_in1_tap3_9af28f5723/sync_delay_44677c3d69/counter/comp16.core_instance16'
     begin scope: 'BU2'
     LUT3:I0->O            1   0.094   0.000  U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/halfsum(0)1 (U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/halfsum(0))
     MUXCY:S->O            1   0.372   0.000  U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0 (U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(0))
     MUXCY:CI->O           1   0.026   0.000  U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux (U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(1))
     MUXCY:CI->O           1   0.026   0.000  U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux (U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(2))
     MUXCY:CI->O           1   0.026   0.000  U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux (U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(3))
     MUXCY:CI->O           1   0.026   0.000  U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux (U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(4))
     MUXCY:CI->O           1   0.026   0.000  U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux (U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(5))
     MUXCY:CI->O           1   0.026   0.000  U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux (U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(6))
     MUXCY:CI->O           0   0.026   0.000  U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux (U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(7))
     XORCY:CI->O           1   0.357   0.000  U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop (U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/sum_simple(8))
     FDRE:D                   -0.018          U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    ----------------------------------------
    Total                      3.703ns (1.664ns logic, 2.039ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_div_int'
  Clock period: 4.307ns (frequency: 232.180MHz)
  Total number of paths / destination ports: 14370 / 1784
-------------------------------------------------------------------------
Delay:               4.307ns (Levels of Logic = 5)
  Source:            dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_6 (FF)
  Destination:       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_2 (FF)
  Source Clock:      dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_div_int rising
  Destination Clock: dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_div_int rising

  Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_6 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.471   0.737  dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_6 (dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly<6>)
     LUT3:I0->O            1   0.094   0.973  dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/Madd_COND_32_addsub0000_xor<4>11_SW14 (N372)
     LUT6:I1->O            1   0.094   0.789  dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal4_rden_srl_a_varindex0002_13 (dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal4_rden_srl_a_varindex0002_13)
     LUT6:I2->O            1   0.094   0.710  dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal4_rden_srl_a_varindex0002_7 (dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal4_rden_srl_a_varindex0002_7)
     LUT6:I3->O            1   0.094   0.000  dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/COND_32_addsub0000<5>_F (N702)
     MUXF7:I0->O           1   0.251   0.000  dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/COND_32_addsub0000<5> (dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_varindex0002)
     FDE:D                    -0.018          dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_2
    ----------------------------------------
    Total                      4.307ns (1.098ns logic, 3.209ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_90_int'
  Clock period: 2.762ns (frequency: 362.056MHz)
  Total number of paths / destination ports: 621 / 600
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1 (FF)
  Destination:       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_90_int falling
  Destination Clock: dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_90_int rising

  Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1 (dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270<1>)
     FDR:R                     0.573          dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.381ns (1.040ns logic, 0.341ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_0_int'
  Clock period: 3.422ns (frequency: 292.227MHz)
  Total number of paths / destination ports: 10571 / 3684
-------------------------------------------------------------------------
Delay:               3.422ns (Levels of Logic = 3)
  Source:            dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd5 (FF)
  Destination:       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd9 (FF)
  Source Clock:      dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_0_int rising
  Destination Clock: dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_0_int rising

  Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd5 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             5   0.471   0.811  dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd5 (dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd5)
     LUT4:I0->O            1   0.094   1.069  dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd9-In7 (dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd9-In7)
     LUT6:I0->O            1   0.094   0.789  dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd9-In37 (dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd9-In37)
     LUT5:I1->O            1   0.094   0.000  dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd9-In73 (dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd9-In)
     FDR:D                    -0.018          dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd9
    ----------------------------------------
    Total                      3.422ns (0.753ns logic, 2.669ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'epb_clk_in'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              1.738ns (Levels of Logic = 3)
  Source:            epb_cs_n (PAD)
  Destination:       epb_opb_bridge_inst/epb_opb_bridge_inst/epb_rdy_reg (FF)
  Destination Clock: epb_clk_in rising +127

  Data Path: epb_cs_n to epb_opb_bridge_inst/epb_opb_bridge_inst/epb_rdy_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.818   0.347  epb_cs_n_IBUF (epb_cs_n_IBUF)
     begin scope: 'epb_infrastructure_inst'
     end scope: 'epb_infrastructure_inst'
     begin scope: 'epb_opb_bridge_inst'
     FDRS:R                    0.573          epb_opb_bridge_inst/epb_rdy_reg
    ----------------------------------------
    Total                      1.738ns (1.391ns logic, 0.347ns route)
                                       (80.0% logic, 20.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'adcmkid1_DRDY_I_p'
  Total number of paths / destination ports: 50 / 49
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 3)
  Source:            adcmkid1_ADC_ext_in_p (PAD)
  Destination:       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/adc_mkid_2f29307cab/pipeline8_c38924b719/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination Clock: adcmkid1_DRDY_I_p rising

  Data Path: adcmkid1_ADC_ext_in_p to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/adc_mkid_2f29307cab/pipeline8_c38924b719/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'chan_550_clean_adc_mkid'
     IBUFGDS:I->O          1   0.818   0.336  chan_550_clean_adc_mkid/IBUFDS_inst_user_sync (user_sync)
     end scope: 'chan_550_clean_adc_mkid'
     begin scope: 'chan_550_clean_XSG_core_config'
     begin scope: 'chan_550_clean_XSG_core_config'
     FDRE:D                   -0.018          chan_550_clean_x0/adc_mkid_2f29307cab/pipeline8_c38924b719/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_div_int'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.605ns (Levels of Logic = 1)
  Source:            dram_infrastructure_inst/dram_infrastructure_inst/PLL_BASE_inst:LOCKED (PAD)
  Destination:       dram_infrastructure_inst/dram_infrastructure_inst/dram_rst_div_reg_7 (FF)
  Destination Clock: dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_div_int rising

  Data Path: dram_infrastructure_inst/dram_infrastructure_inst/PLL_BASE_inst:LOCKED to dram_infrastructure_inst/dram_infrastructure_inst/dram_rst_div_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         1   0.000   0.480  dram_infrastructure_inst/PLL_BASE_inst (dram_infrastructure_inst/pll_locked)
     LUT2:I1->O           24   0.094   0.458  dram_infrastructure_inst/reset_int1 (dram_infrastructure_inst/reset_int)
     FDS:S                     0.573          dram_infrastructure_inst/dram_rst_div_reg_0
    ----------------------------------------
    Total                      1.605ns (0.667ns logic, 0.938ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_90_int'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.605ns (Levels of Logic = 1)
  Source:            dram_infrastructure_inst/dram_infrastructure_inst/PLL_BASE_inst:LOCKED (PAD)
  Destination:       dram_infrastructure_inst/dram_infrastructure_inst/dram_rst_90_reg_7 (FF)
  Destination Clock: dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_90_int rising

  Data Path: dram_infrastructure_inst/dram_infrastructure_inst/PLL_BASE_inst:LOCKED to dram_infrastructure_inst/dram_infrastructure_inst/dram_rst_90_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         1   0.000   0.480  dram_infrastructure_inst/PLL_BASE_inst (dram_infrastructure_inst/pll_locked)
     LUT2:I1->O           24   0.094   0.458  dram_infrastructure_inst/reset_int1 (dram_infrastructure_inst/reset_int)
     FDS:S                     0.573          dram_infrastructure_inst/dram_rst_90_reg_0
    ----------------------------------------
    Total                      1.605ns (0.667ns logic, 0.938ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_0_int'
  Total number of paths / destination ports: 296 / 296
-------------------------------------------------------------------------
Offset:              1.605ns (Levels of Logic = 1)
  Source:            dram_infrastructure_inst/dram_infrastructure_inst/PLL_BASE_inst:LOCKED (PAD)
  Destination:       dram_infrastructure_inst/dram_infrastructure_inst/dram_rst_0_reg_7 (FF)
  Destination Clock: dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_0_int rising

  Data Path: dram_infrastructure_inst/dram_infrastructure_inst/PLL_BASE_inst:LOCKED to dram_infrastructure_inst/dram_infrastructure_inst/dram_rst_0_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         1   0.000   0.480  dram_infrastructure_inst/PLL_BASE_inst (dram_infrastructure_inst/pll_locked)
     LUT2:I1->O           24   0.094   0.458  dram_infrastructure_inst/reset_int1 (dram_infrastructure_inst/reset_int)
     FDS:S                     0.573          dram_infrastructure_inst/dram_rst_0_reg_0
    ----------------------------------------
    Total                      1.605ns (0.667ns logic, 0.938ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_0_int'
  Total number of paths / destination ports: 86 / 59
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_oddr_dqs (FF)
  Destination:       dram_dqs<8> (PAD)
  Source Clock:      dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_0_int falling

  Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_oddr_dqs to dram_dqs<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_oddr_dqs (dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_out)
     IOBUFDS:I->IOB        0   2.452   0.000  dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs (dram_dqs_n<8>)
     end scope: 'dram_controller_inst'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'epb_clk_in'
  Total number of paths / destination ports: 66 / 18
-------------------------------------------------------------------------
Offset:              4.273ns (Levels of Logic = 4)
  Source:            epb_opb_bridge_inst/epb_opb_bridge_inst/epb_r_w_n_reg (FF)
  Destination:       epb_data<15> (PAD)
  Source Clock:      epb_clk_in rising +127

  Data Path: epb_opb_bridge_inst/epb_opb_bridge_inst/epb_r_w_n_reg to epb_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              38   0.471   0.838  epb_opb_bridge_inst/epb_r_w_n_reg (epb_opb_bridge_inst/epb_r_w_n_reg)
     LUT3:I0->O           16   0.094   0.418  epb_opb_bridge_inst/epb_data_oe_n1 (epb_data_oe_n)
     end scope: 'epb_opb_bridge_inst'
     begin scope: 'epb_infrastructure_inst'
     IOBUF:T->IO               2.452          epb_infrastructure_inst/iob_data[0] (epb_data_buf<0>)
     end scope: 'epb_infrastructure_inst'
    ----------------------------------------
    Total                      4.273ns (3.017ns logic, 1.256ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'adcmkid1_DRDY_I_p'
  Total number of paths / destination ports: 73 / 73
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            chan_550_clean_dac_mkid/chan_550_clean_dac_mkid/ODDR_inst_generate_data_i[15].ODDR_inst_data_i (FF)
  Destination:       dac0_data_i_n<15> (PAD)
  Source Clock:      adcmkid1_DRDY_I_p rising

  Data Path: chan_550_clean_dac_mkid/chan_550_clean_dac_mkid/ODDR_inst_generate_data_i[15].ODDR_inst_data_i to dac0_data_i_n<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  chan_550_clean_dac_mkid/ODDR_inst_generate_data_i[15].ODDR_inst_data_i (chan_550_clean_dac_mkid/data_i<15>)
     OBUFDS:I->O               2.452          chan_550_clean_dac_mkid/OBUFDS_inst_generate_data_i[15].OBUFDS_inst_data1_i (dac_data_i_p<15>)
     end scope: 'chan_550_clean_dac_mkid'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_90_int'
  Total number of paths / destination ports: 153 / 81
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[71].u_iob_dq/u_oddr_dq (FF)
  Destination:       dram_dq<71> (PAD)
  Source Clock:      dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_90_int rising

  Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[71].u_iob_dq/u_oddr_dq to dram_dq<71>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[71].u_iob_dq/u_oddr_dq (dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[71].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[71].u_iob_dq/u_iobuf_dq (dram_dq<71>)
     end scope: 'dram_controller_inst'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_div_int'
  Total number of paths / destination ports: 270 / 270
-------------------------------------------------------------------------
Offset:              0.943ns (Levels of Logic = 0)
  Source:            dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/dlyrst_dq (FF)
  Destination:       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_idelay_dqs:RST (PAD)
  Source Clock:      dram_infrastructure_inst/dram_infrastructure_inst/dram_clk_div_int rising

  Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/dlyrst_dq to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_idelay_dqs:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             81   0.471   0.472  dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/dlyrst_dq (dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/dlyrst_dq)
    IODELAY:RST                0.000          dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_idelay_dqs
    ----------------------------------------
    Total                      0.943ns (0.471ns logic, 0.472ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 383 / 359
-------------------------------------------------------------------------
Delay:               4.765ns (Levels of Logic = 7)
  Source:            epb_cs_n (PAD)
  Destination:       epb_rdy (PAD)

  Data Path: epb_cs_n to epb_rdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.818   0.347  epb_cs_n_IBUF (epb_cs_n_IBUF)
     begin scope: 'epb_infrastructure_inst'
     end scope: 'epb_infrastructure_inst'
     begin scope: 'epb_opb_bridge_inst'
     INV:I->O              1   0.238   0.336  epb_opb_bridge_inst/epb_rdy_oe1_INV_0 (epb_rdy_oe)
     end scope: 'epb_opb_bridge_inst'
     begin scope: 'epb_infrastructure_inst'
     INV:I->O              1   0.238   0.336  epb_infrastructure_inst/iob_epb_rdy_not00001_INV_0 (epb_infrastructure_inst/iob_epb_rdy_not0000)
     IOBUF:T->IO               2.452          epb_infrastructure_inst/iob_epb_rdy (epb_rdy_buf)
     end scope: 'epb_infrastructure_inst'
    ----------------------------------------
    Total                      4.765ns (3.746ns logic, 1.019ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================


Total REAL time to Xst completion: 294.00 secs
Total CPU time to Xst completion: 293.50 secs
 
--> 


Total memory usage is 1125252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   60 (   0 filtered)
Number of infos    :   98 (   0 filtered)

