// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject_myproject,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.649000,HLS_SYN_LAT=6,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=574,HLS_SYN_LUT=4968,HLS_VERSION=2024_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_16_ap_vld,
        input_16,
        layer20_out_0,
        layer20_out_0_ap_vld,
        layer20_out_1,
        layer20_out_1_ap_vld,
        layer20_out_2,
        layer20_out_2_ap_vld,
        layer20_out_3,
        layer20_out_3_ap_vld,
        layer20_out_4,
        layer20_out_4_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   input_16_ap_vld;
input  [207:0] input_16;
output  [11:0] layer20_out_0;
output   layer20_out_0_ap_vld;
output  [11:0] layer20_out_1;
output   layer20_out_1_ap_vld;
output  [11:0] layer20_out_2;
output   layer20_out_2_ap_vld;
output  [11:0] layer20_out_3;
output   layer20_out_3_ap_vld;
output  [11:0] layer20_out_4;
output   layer20_out_4_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg layer20_out_0_ap_vld;
reg layer20_out_1_ap_vld;
reg layer20_out_2_ap_vld;
reg layer20_out_3_ap_vld;
reg layer20_out_4_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
reg    input_16_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg   [207:0] input_16_preg;
reg   [207:0] input_16_in_sig;
reg    input_16_ap_vld_preg;
reg    input_16_blk_n;
wire    ap_block_pp0_stage0;
wire   [5:0] add_ln30_fu_393_p2;
reg   [5:0] add_ln30_reg_1402;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] add_ln31_fu_421_p2;
reg   [5:0] add_ln31_reg_1407;
wire   [8:0] add_ln32_fu_449_p2;
reg   [8:0] add_ln32_reg_1412;
wire   [9:0] add_ln33_fu_477_p2;
reg   [9:0] add_ln33_reg_1417;
wire   [7:0] add_ln34_fu_505_p2;
reg   [7:0] add_ln34_reg_1422;
wire   [6:0] add_ln35_fu_533_p2;
reg   [6:0] add_ln35_reg_1427;
wire   [3:0] add_ln36_fu_561_p2;
reg   [3:0] add_ln36_reg_1432;
wire   [5:0] add_ln37_fu_589_p2;
reg   [5:0] add_ln37_reg_1437;
wire   [1:0] add_ln39_fu_617_p2;
reg   [1:0] add_ln39_reg_1442;
wire   [5:0] add_ln40_fu_645_p2;
reg   [5:0] add_ln40_reg_1447;
wire   [4:0] add_ln41_fu_673_p2;
reg   [4:0] add_ln41_reg_1452;
wire   [3:0] add_ln42_fu_701_p2;
reg   [3:0] add_ln42_reg_1457;
wire   [11:0] layer2_out_13_fu_729_p2;
reg   [11:0] layer2_out_13_reg_1462;
wire   [7:0] add_ln45_fu_757_p2;
reg   [7:0] add_ln45_reg_1467;
reg   [10:0] layer3_out_reg_1472;
reg   [10:0] layer3_out_1_reg_1477;
reg   [10:0] layer3_out_2_reg_1482;
reg   [10:0] layer3_out_3_reg_1487;
reg   [10:0] layer3_out_4_reg_1492;
reg   [10:0] layer3_out_5_reg_1497;
reg   [10:0] layer3_out_6_reg_1502;
reg   [10:0] layer3_out_7_reg_1507;
reg   [10:0] layer3_out_8_reg_1512;
reg   [9:0] layer6_out_9_reg_1517;
reg   [4:0] tmp_s_reg_1522;
reg   [4:0] tmp_13_reg_1527;
reg   [5:0] tmp_14_reg_1532;
reg   [4:0] tmp_15_reg_1537;
reg   [4:0] tmp_16_reg_1542;
wire   [6:0] layer7_out_6_fu_989_p1;
reg   [6:0] layer7_out_6_reg_1547;
wire   [8:0] layer7_out_7_fu_993_p1;
reg   [8:0] layer7_out_7_reg_1552;
reg   [5:0] tmp_17_reg_1557;
reg   [10:0] layer8_out_reg_1562;
reg   [10:0] layer8_out_1_reg_1567;
reg   [10:0] layer8_out_2_reg_1572;
reg   [10:0] layer8_out_3_reg_1577;
wire   [6:0] layer12_out_fu_1087_p1;
reg   [6:0] layer12_out_reg_1582;
reg   [5:0] tmp_18_reg_1587;
reg   [6:0] tmp_19_reg_1592;
reg   [6:0] tmp_20_reg_1597;
reg   [7:0] layer16_out_8_reg_1602;
wire   [4:0] layer17_out_fu_1217_p1;
reg   [4:0] layer17_out_reg_1607;
reg   [2:0] tmp_21_reg_1612;
reg   [0:0] tmp_29_reg_1617;
reg   [2:0] tmp_22_reg_1622;
wire   [4:0] layer17_out_5_fu_1249_p1;
reg   [4:0] layer17_out_5_reg_1627;
wire   [5:0] layer17_out_6_fu_1253_p1;
reg   [5:0] layer17_out_6_reg_1632;
wire   [5:0] layer17_out_7_fu_1257_p1;
reg   [5:0] layer17_out_7_reg_1637;
wire    call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_ready;
wire   [10:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_0_val;
wire   [10:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_1_val;
wire   [10:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_2_val;
wire   [10:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_3_val;
wire   [10:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_4_val;
wire   [11:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_5_val;
wire   [10:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_6_val;
wire   [10:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_7_val;
wire   [9:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_9_val;
wire   [9:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_10_val;
wire   [9:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_11_val;
wire   [9:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_12_val;
wire   [10:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_15_val;
wire   [10:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_0;
wire   [10:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_1;
wire   [10:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_2;
wire   [10:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_3;
wire   [10:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_4;
wire   [10:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_5;
wire   [10:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_6;
wire   [10:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_7;
wire   [10:0] call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_8;
wire    call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_ready;
wire   [9:0] call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_0;
wire   [9:0] call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_1;
wire   [9:0] call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_2;
wire   [9:0] call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_3;
wire   [9:0] call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_4;
wire   [9:0] call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_5;
wire   [9:0] call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_6;
wire   [9:0] call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_7;
wire   [9:0] call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_8;
wire    call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_ap_ready;
wire   [8:0] call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_0_val;
wire   [6:0] call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_1_val;
wire   [6:0] call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_6_val;
wire   [6:0] call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_7_val;
wire   [7:0] call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_22_val;
wire   [7:0] call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_63_val;
wire   [10:0] call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_ap_return_0;
wire   [10:0] call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_ap_return_1;
wire   [10:0] call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_ap_return_2;
wire   [10:0] call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_ap_return_3;
wire    call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331_ap_ready;
wire   [8:0] call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331_ap_return_0;
wire   [8:0] call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331_ap_return_1;
wire   [8:0] call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331_ap_return_2;
wire   [8:0] call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331_ap_return_3;
wire    call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_ready;
wire   [6:0] call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_data_15_val;
wire   [7:0] call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_data_23_val;
wire   [8:0] call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_data_26_val;
wire   [11:0] call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_0;
wire   [11:0] call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_1;
wire   [11:0] call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_2;
wire   [11:0] call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_3;
wire   [11:0] call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_4;
wire   [11:0] call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_5;
wire   [11:0] call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_6;
wire   [11:0] call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_7;
wire    call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_ready;
wire   [7:0] call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_0;
wire   [7:0] call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_1;
wire   [7:0] call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_2;
wire   [7:0] call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_3;
wire   [7:0] call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_4;
wire   [7:0] call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_5;
wire   [7:0] call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_6;
wire   [7:0] call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_7;
wire    call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_ap_ready;
wire   [3:0] call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_data_5_val;
wire   [5:0] call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_data_12_val;
wire   [3:0] call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_data_13_val;
wire   [11:0] call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_ap_return_0;
wire   [11:0] call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_ap_return_1;
wire   [11:0] call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_ap_return_2;
wire   [11:0] call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_ap_return_3;
wire   [11:0] call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_ap_return_4;
wire    ap_block_pp0_stage0_ignoreCallOp78;
wire    ap_block_pp0_stage0_ignoreCallOp88;
wire    ap_block_pp0_stage0_ignoreCallOp112;
wire    ap_block_pp0_stage0_ignoreCallOp117;
wire    ap_block_pp0_stage0_ignoreCallOp129;
wire    ap_block_pp0_stage0_ignoreCallOp138;
wire    ap_block_pp0_stage0_ignoreCallOp171;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] tmp_fu_381_p3;
wire   [5:0] trunc_ln30_1_fu_371_p4;
wire   [5:0] zext_ln30_fu_389_p1;
wire   [0:0] tmp_1_fu_409_p3;
wire   [5:0] trunc_ln_fu_399_p4;
wire   [5:0] zext_ln31_fu_417_p1;
wire   [0:0] tmp_2_fu_437_p3;
wire   [8:0] trunc_ln1_fu_427_p4;
wire   [8:0] zext_ln32_fu_445_p1;
wire   [0:0] tmp_3_fu_465_p3;
wire   [9:0] trunc_ln2_fu_455_p4;
wire   [9:0] zext_ln33_fu_473_p1;
wire   [0:0] tmp_4_fu_493_p3;
wire   [7:0] trunc_ln3_fu_483_p4;
wire   [7:0] zext_ln34_fu_501_p1;
wire   [0:0] tmp_5_fu_521_p3;
wire   [6:0] trunc_ln4_fu_511_p4;
wire   [6:0] zext_ln35_fu_529_p1;
wire   [0:0] tmp_6_fu_549_p3;
wire   [3:0] trunc_ln5_fu_539_p4;
wire   [3:0] zext_ln36_fu_557_p1;
wire   [0:0] tmp_7_fu_577_p3;
wire   [5:0] trunc_ln6_fu_567_p4;
wire   [5:0] zext_ln37_fu_585_p1;
wire   [0:0] tmp_8_fu_605_p3;
wire   [1:0] trunc_ln7_fu_595_p4;
wire   [1:0] zext_ln39_fu_613_p1;
wire   [0:0] tmp_9_fu_633_p3;
wire   [5:0] trunc_ln8_fu_623_p4;
wire   [5:0] zext_ln40_fu_641_p1;
wire   [0:0] tmp_10_fu_661_p3;
wire   [4:0] trunc_ln9_fu_651_p4;
wire   [4:0] zext_ln41_fu_669_p1;
wire   [0:0] tmp_11_fu_689_p3;
wire   [3:0] trunc_ln10_fu_679_p4;
wire   [3:0] zext_ln42_fu_697_p1;
wire   [0:0] tmp_12_fu_717_p3;
wire   [11:0] trunc_ln11_fu_707_p4;
wire   [11:0] zext_ln44_fu_725_p1;
wire   [0:0] tmp_23_fu_745_p3;
wire   [7:0] trunc_ln12_fu_735_p4;
wire   [7:0] zext_ln45_fu_753_p1;
wire   [10:0] tmp_24_fu_1305_p4;
wire   [9:0] trunc_ln199_fu_1324_p1;
wire   [8:0] tmp_25_fu_1333_p4;
wire   [9:0] shl_ln_fu_1343_p3;
wire   [9:0] tmp_26_fu_1356_p4;
wire   [10:0] shl_ln1_fu_1366_p3;
wire   [9:0] tmp_27_fu_1379_p4;
wire   [10:0] shl_ln2_fu_1389_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 input_16_preg = 208'd0;
#0 input_16_ap_vld_preg = 1'b0;
end

myproject_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287(
    .ap_ready(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_ready),
    .data_0_val(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_0_val),
    .data_1_val(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_1_val),
    .data_2_val(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_2_val),
    .data_3_val(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_3_val),
    .data_4_val(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_4_val),
    .data_5_val(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_5_val),
    .data_6_val(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_6_val),
    .data_7_val(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_7_val),
    .data_9_val(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_9_val),
    .data_10_val(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_10_val),
    .data_11_val(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_11_val),
    .data_12_val(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_12_val),
    .data_14_val(layer2_out_13_reg_1462),
    .data_15_val(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_15_val),
    .ap_return_0(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_0),
    .ap_return_1(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_1),
    .ap_return_2(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_2),
    .ap_return_3(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_3),
    .ap_return_4(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_4),
    .ap_return_5(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_5),
    .ap_return_6(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_6),
    .ap_return_7(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_7),
    .ap_return_8(call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_8),
    .ap_rst(ap_rst)
);

myproject_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305(
    .ap_ready(call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_ready),
    .data_0_val(layer3_out_reg_1472),
    .data_1_val(layer3_out_1_reg_1477),
    .data_6_val(layer3_out_2_reg_1482),
    .data_7_val(layer3_out_3_reg_1487),
    .data_22_val(layer3_out_4_reg_1492),
    .data_49_val(layer3_out_5_reg_1497),
    .data_55_val(layer3_out_6_reg_1502),
    .data_59_val(layer3_out_7_reg_1507),
    .data_63_val(layer3_out_8_reg_1512),
    .ap_return_0(call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_0),
    .ap_return_1(call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_1),
    .ap_return_2(call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_2),
    .ap_return_3(call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_3),
    .ap_return_4(call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_4),
    .ap_return_5(call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_5),
    .ap_return_6(call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_6),
    .ap_return_7(call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_7),
    .ap_return_8(call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_8),
    .ap_rst(ap_rst)
);

myproject_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318(
    .ap_ready(call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_ap_ready),
    .data_0_val(call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_0_val),
    .data_1_val(call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_1_val),
    .data_6_val(call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_6_val),
    .data_7_val(call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_7_val),
    .data_22_val(call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_22_val),
    .data_49_val(layer6_out_9_reg_1517),
    .data_55_val(layer7_out_6_reg_1547),
    .data_59_val(layer7_out_7_reg_1552),
    .data_63_val(call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_63_val),
    .ap_return_0(call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_ap_return_0),
    .ap_return_1(call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_ap_return_1),
    .ap_return_2(call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_ap_return_2),
    .ap_return_3(call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_ap_return_3),
    .ap_rst(ap_rst)
);

myproject_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331(
    .ap_ready(call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331_ap_ready),
    .data_8_val(layer8_out_reg_1562),
    .data_15_val(layer8_out_1_reg_1567),
    .data_23_val(layer8_out_2_reg_1572),
    .data_26_val(layer8_out_3_reg_1577),
    .ap_return_0(call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331_ap_return_0),
    .ap_return_1(call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331_ap_return_1),
    .ap_return_2(call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331_ap_return_2),
    .ap_return_3(call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331_ap_return_3),
    .ap_rst(ap_rst)
);

myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339(
    .ap_ready(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_ready),
    .data_8_val(layer12_out_reg_1582),
    .data_15_val(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_data_15_val),
    .data_23_val(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_data_23_val),
    .data_26_val(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_data_26_val),
    .ap_return_0(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_0),
    .ap_return_1(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_1),
    .ap_return_2(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_2),
    .ap_return_3(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_3),
    .ap_return_4(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_4),
    .ap_return_5(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_5),
    .ap_return_6(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_6),
    .ap_return_7(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_7),
    .ap_rst(ap_rst)
);

myproject_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347(
    .ap_ready(call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_ready),
    .data_0_val(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_0),
    .data_5_val(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_1),
    .data_11_val(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_2),
    .data_12_val(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_3),
    .data_13_val(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_4),
    .data_17_val(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_5),
    .data_21_val(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_6),
    .data_28_val(call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_ap_return_7),
    .ap_return_0(call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_0),
    .ap_return_1(call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_1),
    .ap_return_2(call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_2),
    .ap_return_3(call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_3),
    .ap_return_4(call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_4),
    .ap_return_5(call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_5),
    .ap_return_6(call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_6),
    .ap_return_7(call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_7),
    .ap_rst(ap_rst)
);

myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359(
    .ap_ready(call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_ap_ready),
    .data_0_val(layer17_out_reg_1607),
    .data_5_val(call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_data_5_val),
    .data_11_val(layer16_out_8_reg_1602),
    .data_12_val(call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_data_12_val),
    .data_13_val(call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_data_13_val),
    .data_17_val(layer17_out_5_reg_1627),
    .data_21_val(layer17_out_6_reg_1632),
    .data_28_val(layer17_out_7_reg_1637),
    .ap_return_0(call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_ap_return_0),
    .ap_return_1(call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_ap_return_1),
    .ap_return_2(call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_ap_return_2),
    .ap_return_3(call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_ap_return_3),
    .ap_return_4(call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_ap_return_4),
    .ap_rst(ap_rst)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_16_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_16_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (input_16_ap_vld == 1'b1))) begin
            input_16_ap_vld_preg <= input_16_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_16_preg <= 208'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (input_16_ap_vld == 1'b1))) begin
            input_16_preg <= input_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln30_reg_1402 <= add_ln30_fu_393_p2;
        add_ln31_reg_1407 <= add_ln31_fu_421_p2;
        add_ln32_reg_1412 <= add_ln32_fu_449_p2;
        add_ln33_reg_1417 <= add_ln33_fu_477_p2;
        add_ln34_reg_1422 <= add_ln34_fu_505_p2;
        add_ln35_reg_1427 <= add_ln35_fu_533_p2;
        add_ln36_reg_1432 <= add_ln36_fu_561_p2;
        add_ln37_reg_1437 <= add_ln37_fu_589_p2;
        add_ln39_reg_1442 <= add_ln39_fu_617_p2;
        add_ln40_reg_1447 <= add_ln40_fu_645_p2;
        add_ln41_reg_1452 <= add_ln41_fu_673_p2;
        add_ln42_reg_1457 <= add_ln42_fu_701_p2;
        add_ln45_reg_1467 <= add_ln45_fu_757_p2;
        layer2_out_13_reg_1462 <= layer2_out_13_fu_729_p2;
        layer3_out_1_reg_1477 <= call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_1;
        layer3_out_2_reg_1482 <= call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_2;
        layer3_out_3_reg_1487 <= call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_3;
        layer3_out_4_reg_1492 <= call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_4;
        layer3_out_5_reg_1497 <= call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_5;
        layer3_out_6_reg_1502 <= call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_6;
        layer3_out_7_reg_1507 <= call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_7;
        layer3_out_8_reg_1512 <= call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_8;
        layer3_out_reg_1472 <= call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        layer12_out_reg_1582 <= layer12_out_fu_1087_p1;
        layer16_out_8_reg_1602 <= call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_2;
        layer17_out_5_reg_1627 <= layer17_out_5_fu_1249_p1;
        layer17_out_6_reg_1632 <= layer17_out_6_fu_1253_p1;
        layer17_out_7_reg_1637 <= layer17_out_7_fu_1257_p1;
        layer17_out_reg_1607 <= layer17_out_fu_1217_p1;
        layer6_out_9_reg_1517 <= call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_5;
        layer7_out_6_reg_1547 <= layer7_out_6_fu_989_p1;
        layer7_out_7_reg_1552 <= layer7_out_7_fu_993_p1;
        layer8_out_1_reg_1567 <= call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_ap_return_1;
        layer8_out_2_reg_1572 <= call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_ap_return_2;
        layer8_out_3_reg_1577 <= call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_ap_return_3;
        layer8_out_reg_1562 <= call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_ap_return_0;
        tmp_13_reg_1527 <= {{call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_1[6:2]}};
        tmp_14_reg_1532 <= {{call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_2[6:1]}};
        tmp_15_reg_1537 <= {{call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_3[6:2]}};
        tmp_16_reg_1542 <= {{call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_4[7:3]}};
        tmp_17_reg_1557 <= {{call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_8[7:2]}};
        tmp_18_reg_1587 <= {{call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331_ap_return_1[6:1]}};
        tmp_19_reg_1592 <= {{call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331_ap_return_2[7:1]}};
        tmp_20_reg_1597 <= {{call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331_ap_return_3[8:2]}};
        tmp_21_reg_1612 <= {{call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_1[3:1]}};
        tmp_22_reg_1622 <= {{call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_4[3:1]}};
        tmp_29_reg_1617 <= call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_3[32'd5];
        tmp_s_reg_1522 <= {{call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_0[8:4]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((input_16_ap_vld == 1'b1)) begin
        input_16_ap_vld_in_sig = input_16_ap_vld;
    end else begin
        input_16_ap_vld_in_sig = input_16_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_16_blk_n = input_16_ap_vld;
    end else begin
        input_16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((input_16_ap_vld == 1'b1)) begin
        input_16_in_sig = input_16;
    end else begin
        input_16_in_sig = input_16_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        layer20_out_0_ap_vld = 1'b1;
    end else begin
        layer20_out_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        layer20_out_1_ap_vld = 1'b1;
    end else begin
        layer20_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        layer20_out_2_ap_vld = 1'b1;
    end else begin
        layer20_out_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        layer20_out_3_ap_vld = 1'b1;
    end else begin
        layer20_out_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        layer20_out_4_ap_vld = 1'b1;
    end else begin
        layer20_out_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln30_fu_393_p2 = (trunc_ln30_1_fu_371_p4 + zext_ln30_fu_389_p1);

assign add_ln31_fu_421_p2 = (trunc_ln_fu_399_p4 + zext_ln31_fu_417_p1);

assign add_ln32_fu_449_p2 = (trunc_ln1_fu_427_p4 + zext_ln32_fu_445_p1);

assign add_ln33_fu_477_p2 = (trunc_ln2_fu_455_p4 + zext_ln33_fu_473_p1);

assign add_ln34_fu_505_p2 = (trunc_ln3_fu_483_p4 + zext_ln34_fu_501_p1);

assign add_ln35_fu_533_p2 = (trunc_ln4_fu_511_p4 + zext_ln35_fu_529_p1);

assign add_ln36_fu_561_p2 = (trunc_ln5_fu_539_p4 + zext_ln36_fu_557_p1);

assign add_ln37_fu_589_p2 = (trunc_ln6_fu_567_p4 + zext_ln37_fu_585_p1);

assign add_ln39_fu_617_p2 = (trunc_ln7_fu_595_p4 + zext_ln39_fu_613_p1);

assign add_ln40_fu_645_p2 = (trunc_ln8_fu_623_p4 + zext_ln40_fu_641_p1);

assign add_ln41_fu_673_p2 = (trunc_ln9_fu_651_p4 + zext_ln41_fu_669_p1);

assign add_ln42_fu_701_p2 = (trunc_ln10_fu_679_p4 + zext_ln42_fu_697_p1);

assign add_ln45_fu_757_p2 = (trunc_ln12_fu_735_p4 + zext_ln45_fu_753_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

assign ap_block_pp0_stage0_ignoreCallOp112 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp117 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp129 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp138 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp171 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp78 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp88 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (input_16_ap_vld_in_sig == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_0_val = {{add_ln30_reg_1402}, {5'd0}};

assign call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_10_val = {{add_ln40_reg_1447}, {4'd0}};

assign call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_11_val = {{add_ln41_reg_1452}, {5'd0}};

assign call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_12_val = {{add_ln42_reg_1457}, {6'd0}};

assign call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_15_val = {{add_ln45_reg_1467}, {3'd0}};

assign call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_1_val = {{add_ln31_reg_1407}, {5'd0}};

assign call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_2_val = {{add_ln32_reg_1412}, {2'd0}};

assign call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_3_val = {{add_ln33_reg_1417}, {1'd0}};

assign call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_4_val = {{add_ln34_reg_1422}, {3'd0}};

assign call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_5_val = {{add_ln35_reg_1427}, {5'd0}};

assign call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_6_val = {{add_ln36_reg_1432}, {7'd0}};

assign call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_7_val = {{add_ln37_reg_1437}, {5'd0}};

assign call_ret1_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_11_8_5_3_0_config3_s_fu_287_data_9_val = {{add_ln39_reg_1442}, {8'd0}};

assign call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_0_val = {{tmp_s_reg_1522}, {4'd0}};

assign call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_1_val = {{tmp_13_reg_1527}, {2'd0}};

assign call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_22_val = {{tmp_16_reg_1542}, {3'd0}};

assign call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_63_val = {{tmp_17_reg_1557}, {2'd0}};

assign call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_6_val = {{tmp_14_reg_1532}, {1'd0}};

assign call_ret3_dense_latency_ap_ufixed_10_7_5_3_0_ap_fixed_11_9_5_3_0_config8_s_fu_318_data_7_val = {{tmp_15_reg_1537}, {2'd0}};

assign call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_data_15_val = {{tmp_18_reg_1587}, {1'd0}};

assign call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_data_23_val = {{tmp_19_reg_1592}, {1'd0}};

assign call_ret5_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_10_5_3_0_config13_s_fu_339_data_26_val = {{tmp_20_reg_1597}, {2'd0}};

assign call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_data_12_val = {{tmp_29_reg_1617}, {5'd0}};

assign call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_data_13_val = {{tmp_22_reg_1622}, {1'd0}};

assign call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_data_5_val = {{tmp_21_reg_1612}, {1'd0}};

assign layer12_out_fu_1087_p1 = call_ret4_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_331_ap_return_0[6:0];

assign layer17_out_5_fu_1249_p1 = call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_5[4:0];

assign layer17_out_6_fu_1253_p1 = call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_6[5:0];

assign layer17_out_7_fu_1257_p1 = call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_7[5:0];

assign layer17_out_fu_1217_p1 = call_ret_relu_ap_fixed_12_10_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_347_ap_return_0[4:0];

assign layer20_out_0 = {{tmp_24_fu_1305_p4}, {1'd0}};

assign layer20_out_1 = $signed(trunc_ln199_fu_1324_p1);

assign layer20_out_2 = $signed(shl_ln_fu_1343_p3);

assign layer20_out_3 = $signed(shl_ln1_fu_1366_p3);

assign layer20_out_4 = $signed(shl_ln2_fu_1389_p3);

assign layer2_out_13_fu_729_p2 = (trunc_ln11_fu_707_p4 + zext_ln44_fu_725_p1);

assign layer7_out_6_fu_989_p1 = call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_6[6:0];

assign layer7_out_7_fu_993_p1 = call_ret2_relu_ap_fixed_11_8_5_3_0_ap_ufixed_10_7_5_3_0_ReLU_config6_s_fu_305_ap_return_7[8:0];

assign shl_ln1_fu_1366_p3 = {{tmp_26_fu_1356_p4}, {1'd0}};

assign shl_ln2_fu_1389_p3 = {{tmp_27_fu_1379_p4}, {1'd0}};

assign shl_ln_fu_1343_p3 = {{tmp_25_fu_1333_p4}, {1'd0}};

assign tmp_10_fu_661_p3 = input_16_in_sig[208'd148];

assign tmp_11_fu_689_p3 = input_16_in_sig[208'd162];

assign tmp_12_fu_717_p3 = input_16_in_sig[208'd182];

assign tmp_1_fu_409_p3 = input_16_in_sig[208'd18];

assign tmp_23_fu_745_p3 = input_16_in_sig[208'd198];

assign tmp_24_fu_1305_p4 = {{call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_ap_return_0[11:1]}};

assign tmp_25_fu_1333_p4 = {{call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_ap_return_2[9:1]}};

assign tmp_26_fu_1356_p4 = {{call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_ap_return_3[10:1]}};

assign tmp_27_fu_1379_p4 = {{call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_ap_return_4[10:1]}};

assign tmp_2_fu_437_p3 = input_16_in_sig[208'd28];

assign tmp_3_fu_465_p3 = input_16_in_sig[208'd40];

assign tmp_4_fu_493_p3 = input_16_in_sig[208'd55];

assign tmp_5_fu_521_p3 = input_16_in_sig[208'd70];

assign tmp_6_fu_549_p3 = input_16_in_sig[208'd85];

assign tmp_7_fu_577_p3 = input_16_in_sig[208'd96];

assign tmp_8_fu_605_p3 = input_16_in_sig[208'd125];

assign tmp_9_fu_633_p3 = input_16_in_sig[208'd134];

assign tmp_fu_381_p3 = input_16_in_sig[32'd5];

assign trunc_ln10_fu_679_p4 = {{input_16_in_sig[166:163]}};

assign trunc_ln11_fu_707_p4 = {{input_16_in_sig[194:183]}};

assign trunc_ln12_fu_735_p4 = {{input_16_in_sig[206:199]}};

assign trunc_ln199_fu_1324_p1 = call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_359_ap_return_1[9:0];

assign trunc_ln1_fu_427_p4 = {{input_16_in_sig[37:29]}};

assign trunc_ln2_fu_455_p4 = {{input_16_in_sig[50:41]}};

assign trunc_ln30_1_fu_371_p4 = {{input_16_in_sig[11:6]}};

assign trunc_ln3_fu_483_p4 = {{input_16_in_sig[63:56]}};

assign trunc_ln4_fu_511_p4 = {{input_16_in_sig[77:71]}};

assign trunc_ln5_fu_539_p4 = {{input_16_in_sig[89:86]}};

assign trunc_ln6_fu_567_p4 = {{input_16_in_sig[102:97]}};

assign trunc_ln7_fu_595_p4 = {{input_16_in_sig[127:126]}};

assign trunc_ln8_fu_623_p4 = {{input_16_in_sig[140:135]}};

assign trunc_ln9_fu_651_p4 = {{input_16_in_sig[153:149]}};

assign trunc_ln_fu_399_p4 = {{input_16_in_sig[24:19]}};

assign zext_ln30_fu_389_p1 = tmp_fu_381_p3;

assign zext_ln31_fu_417_p1 = tmp_1_fu_409_p3;

assign zext_ln32_fu_445_p1 = tmp_2_fu_437_p3;

assign zext_ln33_fu_473_p1 = tmp_3_fu_465_p3;

assign zext_ln34_fu_501_p1 = tmp_4_fu_493_p3;

assign zext_ln35_fu_529_p1 = tmp_5_fu_521_p3;

assign zext_ln36_fu_557_p1 = tmp_6_fu_549_p3;

assign zext_ln37_fu_585_p1 = tmp_7_fu_577_p3;

assign zext_ln39_fu_613_p1 = tmp_8_fu_605_p3;

assign zext_ln40_fu_641_p1 = tmp_9_fu_633_p3;

assign zext_ln41_fu_669_p1 = tmp_10_fu_661_p3;

assign zext_ln42_fu_697_p1 = tmp_11_fu_689_p3;

assign zext_ln44_fu_725_p1 = tmp_12_fu_717_p3;

assign zext_ln45_fu_753_p1 = tmp_23_fu_745_p3;

endmodule //myproject
