INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brandon/fpga_atari_emulator/emulator_vivado_project/emulator_vivado_project.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
