{
  "creator": "Yosys 0.50+56 (git sha1 9106d6b3b, clang++ 18.1.8 -fPIC -O3)",
  "modules": {
    "$__ABC9_DELAY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$157059": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$__ABC9_SCC_BREAKER": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/abc9_model.v:9.1-11.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "O": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/abc9_model.v:9.47-9.48"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/abc9_model.v:9.69-9.70"
          }
        }
      }
    },
    "$__DFF_N__$abc9_flop": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/abc9_model.v:14.1-20.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/abc9_model.v:14.36-14.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/abc9_model.v:14.39-14.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/abc9_model.v:14.42-14.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/abc9_model.v:14.52-14.54"
          }
        }
      }
    },
    "$__DFF_P__$abc9_flop": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/abc9_model.v:23.1-29.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/abc9_model.v:23.36-23.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/abc9_model.v:23.39-23.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/abc9_model.v:23.42-23.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/abc9_model.v:23.52-23.54"
          }
        }
      }
    },
    "$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\\TRELLIS_DPR16X4": {
      "attributes": {
        "abc9_bypass": "00000000000000000000000000000001",
        "hdlname": "TRELLIS_DPR16X4",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:190.1-231.10"
      },
      "parameter_default_values": {
        "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:191.15-191.17"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:196.15-196.17"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:195.15-195.18"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:192.15-192.18"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:194.15-194.18"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:193.15-193.18"
          }
        }
      }
    },
    "$paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\\CCU2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "CCU2C",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:76.1-134.10"
      },
      "parameter_default_values": {
        "INIT0": "1001011010101010",
        "INIT1": "1001011010101010",
        "INJECT1_0": "NO",
        "INJECT1_1": "NO"
      },
      "ports": {
        "CIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "S0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "S1": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.9-79.11"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.25-79.27"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.13-79.15"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.29-79.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.17-79.19"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.33-79.35"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:78.9-78.12"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.21-79.23"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.37-79.39"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:80.9-80.11"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:80.13-80.15"
          }
        }
      }
    },
    "\\$__ABC9_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.1-30.10"
      },
      "ports": {
        "M0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$6455": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010111",
            "T_FALL_MIN": "00000000000000000000000010010111",
            "T_FALL_TYP": "00000000000000000000000010010111",
            "T_RISE_MAX": "00000000000000000000000010010111",
            "T_RISE_MIN": "00000000000000000000000010010111",
            "T_RISE_TYP": "00000000000000000000000010010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:24.9-24.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$6456": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011101111",
            "T_FALL_MIN": "00000000000000000000000011101111",
            "T_FALL_TYP": "00000000000000000000000011101111",
            "T_RISE_MAX": "00000000000000000000000011101111",
            "T_RISE_MIN": "00000000000000000000000011101111",
            "T_RISE_TYP": "00000000000000000000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:25.9-25.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$6457": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101110101",
            "T_FALL_MIN": "00000000000000000000000101110101",
            "T_FALL_TYP": "00000000000000000000000101110101",
            "T_RISE_MAX": "00000000000000000000000101110101",
            "T_RISE_MIN": "00000000000000000000000101110101",
            "T_RISE_TYP": "00000000000000000000000101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:26.9-26.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$6458": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111011101",
            "T_FALL_MIN": "00000000000000000000000111011101",
            "T_FALL_TYP": "00000000000000000000000111011101",
            "T_RISE_MAX": "00000000000000000000000111011101",
            "T_RISE_MIN": "00000000000000000000000111011101",
            "T_RISE_TYP": "00000000000000000000000111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:27.9-27.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$6459": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111011101",
            "T_FALL_MIN": "00000000000000000000000111011101",
            "T_FALL_TYP": "00000000000000000000000111011101",
            "T_RISE_MAX": "00000000000000000000000111011101",
            "T_RISE_MIN": "00000000000000000000000111011101",
            "T_RISE_TYP": "00000000000000000000000111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:28.9-28.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.42-22.43"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.39-22.40"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.36-22.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.33-22.34"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.29-22.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:22.52-22.53"
          }
        }
      }
    },
    "\\$__ABC9_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.1-45.10"
      },
      "ports": {
        "M1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$6460": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010100",
            "T_FALL_MIN": "00000000000000000000000010010100",
            "T_FALL_TYP": "00000000000000000000000010010100",
            "T_RISE_MAX": "00000000000000000000000010010100",
            "T_RISE_MIN": "00000000000000000000000010010100",
            "T_RISE_TYP": "00000000000000000000000010010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:38.9-38.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$6461": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100100",
            "T_FALL_MIN": "00000000000000000000000100100100",
            "T_FALL_TYP": "00000000000000000000000100100100",
            "T_RISE_MAX": "00000000000000000000000100100100",
            "T_RISE_MIN": "00000000000000000000000100100100",
            "T_RISE_TYP": "00000000000000000000000100100100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:39.9-39.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$6462": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111100",
            "T_FALL_MIN": "00000000000000000000000101111100",
            "T_FALL_TYP": "00000000000000000000000101111100",
            "T_RISE_MAX": "00000000000000000000000101111100",
            "T_RISE_MIN": "00000000000000000000000101111100",
            "T_RISE_TYP": "00000000000000000000000101111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:40.9-40.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$6463": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000000010",
            "T_FALL_MIN": "00000000000000000000001000000010",
            "T_FALL_TYP": "00000000000000000000001000000010",
            "T_RISE_MAX": "00000000000000000000001000000010",
            "T_RISE_MIN": "00000000000000000000001000000010",
            "T_RISE_TYP": "00000000000000000000001000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:41.9-41.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$6464": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001101010",
            "T_FALL_MIN": "00000000000000000000001001101010",
            "T_FALL_TYP": "00000000000000000000001001101010",
            "T_RISE_MAX": "00000000000000000000001001101010",
            "T_RISE_MIN": "00000000000000000000001001101010",
            "T_RISE_TYP": "00000000000000000000001001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:42.9-42.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$6465": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001101010",
            "T_FALL_MIN": "00000000000000000000001001101010",
            "T_FALL_TYP": "00000000000000000000001001101010",
            "T_RISE_MAX": "00000000000000000000001001101010",
            "T_RISE_MIN": "00000000000000000000001001101010",
            "T_RISE_TYP": "00000000000000000000001001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:43.9-43.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.46-36.47"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.43-36.44"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.40-36.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.37-36.38"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.33-36.35"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.29-36.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:36.56-36.57"
          }
        }
      }
    },
    "\\$__ABC9_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.1-61.10"
      },
      "ports": {
        "M2": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$6466": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010100",
            "T_FALL_MIN": "00000000000000000000000010010100",
            "T_FALL_TYP": "00000000000000000000000010010100",
            "T_RISE_MAX": "00000000000000000000000010010100",
            "T_RISE_MIN": "00000000000000000000000010010100",
            "T_RISE_TYP": "00000000000000000000000010010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:53.9-53.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$6467": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100001",
            "T_FALL_MIN": "00000000000000000000000100100001",
            "T_FALL_TYP": "00000000000000000000000100100001",
            "T_RISE_MAX": "00000000000000000000000100100001",
            "T_RISE_MIN": "00000000000000000000000100100001",
            "T_RISE_TYP": "00000000000000000000000100100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:54.9-54.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$6468": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110110001",
            "T_FALL_MIN": "00000000000000000000000110110001",
            "T_FALL_TYP": "00000000000000000000000110110001",
            "T_RISE_MAX": "00000000000000000000000110110001",
            "T_RISE_MIN": "00000000000000000000000110110001",
            "T_RISE_TYP": "00000000000000000000000110110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:55.9-55.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$6469": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000001001",
            "T_FALL_MIN": "00000000000000000000001000001001",
            "T_FALL_TYP": "00000000000000000000001000001001",
            "T_RISE_MAX": "00000000000000000000001000001001",
            "T_RISE_MIN": "00000000000000000000001000001001",
            "T_RISE_TYP": "00000000000000000000001000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:56.9-56.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$6470": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010001111",
            "T_FALL_MIN": "00000000000000000000001010001111",
            "T_FALL_TYP": "00000000000000000000001010001111",
            "T_RISE_MAX": "00000000000000000000001010001111",
            "T_RISE_MIN": "00000000000000000000001010001111",
            "T_RISE_TYP": "00000000000000000000001010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:57.9-57.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$6471": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011110111",
            "T_FALL_MIN": "00000000000000000000001011110111",
            "T_FALL_TYP": "00000000000000000000001011110111",
            "T_RISE_MAX": "00000000000000000000001011110111",
            "T_RISE_MIN": "00000000000000000000001011110111",
            "T_RISE_TYP": "00000000000000000000001011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:58.9-58.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$6472": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011110111",
            "T_FALL_MIN": "00000000000000000000001011110111",
            "T_FALL_TYP": "00000000000000000000001011110111",
            "T_RISE_MAX": "00000000000000000000001011110111",
            "T_RISE_MIN": "00000000000000000000001011110111",
            "T_RISE_TYP": "00000000000000000000001011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:59.9-59.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.50-51.51"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.47-51.48"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.44-51.45"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.41-51.42"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.37-51.39"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.33-51.35"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.29-51.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:51.60-51.61"
          }
        }
      }
    },
    "ALU54B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:51.1-117.10"
      },
      "parameter_default_values": {
        "CLK0_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK1_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK2_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK3_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "FORCE_ZERO_BARREL_SHIFT": "DISABLED",
        "GSR": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "LEGACY": "DISABLED",
        "MASK01": "0x00000000000000 ",
        "MASKPAT": "0x00000000000000 ",
        "MASKPAT_SOURCE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000010100110101010001000001010101000100100101000011",
        "MCPAT": "0x00000000000000 ",
        "MCPAT_SOURCE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000010100110101010001000001010101000100100101000011",
        "MULT9_MODE": "DISABLED",
        "REG_FLAG_CE": "CE0",
        "REG_FLAG_CLK": "NONE",
        "REG_FLAG_RST": "RST0",
        "REG_INPUTC0_CE": "CE0",
        "REG_INPUTC0_CLK": "NONE",
        "REG_INPUTC0_RST": "RST0",
        "REG_INPUTC1_CE": "CE0",
        "REG_INPUTC1_CLK": "NONE",
        "REG_INPUTC1_RST": "RST0",
        "REG_INPUTCFB_CE": "CE0",
        "REG_INPUTCFB_CLK": "NONE",
        "REG_INPUTCFB_RST": "RST0",
        "REG_OPCODEIN_0_CE": "CE0",
        "REG_OPCODEIN_0_CLK": "NONE",
        "REG_OPCODEIN_0_RST": "RST0",
        "REG_OPCODEIN_1_CE": "CE0",
        "REG_OPCODEIN_1_CLK": "NONE",
        "REG_OPCODEIN_1_RST": "RST0",
        "REG_OPCODEOP0_0_CE": "CE0",
        "REG_OPCODEOP0_0_CLK": "NONE",
        "REG_OPCODEOP0_0_RST": "RST0",
        "REG_OPCODEOP0_1_CE": "CE0",
        "REG_OPCODEOP0_1_CLK": "NONE",
        "REG_OPCODEOP0_1_RST": "RST0",
        "REG_OPCODEOP1_0_CLK": "NONE",
        "REG_OPCODEOP1_1_CLK": "NONE",
        "REG_OUTPUT0_CE": "CE0",
        "REG_OUTPUT0_CLK": "NONE",
        "REG_OUTPUT0_RST": "RST0",
        "REG_OUTPUT1_CE": "CE0",
        "REG_OUTPUT1_CLK": "NONE",
        "REG_OUTPUT1_RST": "RST0",
        "RESETMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011",
        "RNDPAT": "0x00000000000000 "
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CE3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SIGNEDIA": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SIGNEDIB": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SIGNEDCIN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "A17": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "A18": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "A19": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "A20": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "A21": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "A22": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "A23": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "A24": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "A25": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "A26": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "A27": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "A28": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "A29": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "A30": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "A31": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "A32": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "A33": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "A34": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "A35": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "B18": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "B19": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "B20": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "B21": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "B22": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "B23": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "B24": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "B25": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "B26": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "B27": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "B28": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "B29": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "B30": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "B31": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "B32": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "B33": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "B34": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "B35": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "C18": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "C19": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "C20": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "C21": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "C22": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "C23": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "C24": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "C25": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "C26": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "C27": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "C28": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "C29": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "C30": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "C31": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "C32": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "C33": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "C34": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "C35": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "C36": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "C37": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "C38": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "C39": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "C40": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "C41": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "C42": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "C43": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "C44": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "C45": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "C46": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "C47": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "C48": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "C49": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "C50": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "C51": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "C52": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "C53": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "CFB0": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "CFB1": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "CFB2": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "CFB3": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "CFB4": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "CFB5": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "CFB6": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "CFB7": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "CFB8": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "CFB9": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "CFB10": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "CFB11": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "CFB12": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "CFB13": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "CFB14": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "CFB15": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "CFB16": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "CFB17": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "CFB18": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "CFB19": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CFB20": {
          "direction": "input",
          "bits": [ 163 ]
        },
        "CFB21": {
          "direction": "input",
          "bits": [ 164 ]
        },
        "CFB22": {
          "direction": "input",
          "bits": [ 165 ]
        },
        "CFB23": {
          "direction": "input",
          "bits": [ 166 ]
        },
        "CFB24": {
          "direction": "input",
          "bits": [ 167 ]
        },
        "CFB25": {
          "direction": "input",
          "bits": [ 168 ]
        },
        "CFB26": {
          "direction": "input",
          "bits": [ 169 ]
        },
        "CFB27": {
          "direction": "input",
          "bits": [ 170 ]
        },
        "CFB28": {
          "direction": "input",
          "bits": [ 171 ]
        },
        "CFB29": {
          "direction": "input",
          "bits": [ 172 ]
        },
        "CFB30": {
          "direction": "input",
          "bits": [ 173 ]
        },
        "CFB31": {
          "direction": "input",
          "bits": [ 174 ]
        },
        "CFB32": {
          "direction": "input",
          "bits": [ 175 ]
        },
        "CFB33": {
          "direction": "input",
          "bits": [ 176 ]
        },
        "CFB34": {
          "direction": "input",
          "bits": [ 177 ]
        },
        "CFB35": {
          "direction": "input",
          "bits": [ 178 ]
        },
        "CFB36": {
          "direction": "input",
          "bits": [ 179 ]
        },
        "CFB37": {
          "direction": "input",
          "bits": [ 180 ]
        },
        "CFB38": {
          "direction": "input",
          "bits": [ 181 ]
        },
        "CFB39": {
          "direction": "input",
          "bits": [ 182 ]
        },
        "CFB40": {
          "direction": "input",
          "bits": [ 183 ]
        },
        "CFB41": {
          "direction": "input",
          "bits": [ 184 ]
        },
        "CFB42": {
          "direction": "input",
          "bits": [ 185 ]
        },
        "CFB43": {
          "direction": "input",
          "bits": [ 186 ]
        },
        "CFB44": {
          "direction": "input",
          "bits": [ 187 ]
        },
        "CFB45": {
          "direction": "input",
          "bits": [ 188 ]
        },
        "CFB46": {
          "direction": "input",
          "bits": [ 189 ]
        },
        "CFB47": {
          "direction": "input",
          "bits": [ 190 ]
        },
        "CFB48": {
          "direction": "input",
          "bits": [ 191 ]
        },
        "CFB49": {
          "direction": "input",
          "bits": [ 192 ]
        },
        "CFB50": {
          "direction": "input",
          "bits": [ 193 ]
        },
        "CFB51": {
          "direction": "input",
          "bits": [ 194 ]
        },
        "CFB52": {
          "direction": "input",
          "bits": [ 195 ]
        },
        "CFB53": {
          "direction": "input",
          "bits": [ 196 ]
        },
        "MA0": {
          "direction": "input",
          "bits": [ 197 ]
        },
        "MA1": {
          "direction": "input",
          "bits": [ 198 ]
        },
        "MA2": {
          "direction": "input",
          "bits": [ 199 ]
        },
        "MA3": {
          "direction": "input",
          "bits": [ 200 ]
        },
        "MA4": {
          "direction": "input",
          "bits": [ 201 ]
        },
        "MA5": {
          "direction": "input",
          "bits": [ 202 ]
        },
        "MA6": {
          "direction": "input",
          "bits": [ 203 ]
        },
        "MA7": {
          "direction": "input",
          "bits": [ 204 ]
        },
        "MA8": {
          "direction": "input",
          "bits": [ 205 ]
        },
        "MA9": {
          "direction": "input",
          "bits": [ 206 ]
        },
        "MA10": {
          "direction": "input",
          "bits": [ 207 ]
        },
        "MA11": {
          "direction": "input",
          "bits": [ 208 ]
        },
        "MA12": {
          "direction": "input",
          "bits": [ 209 ]
        },
        "MA13": {
          "direction": "input",
          "bits": [ 210 ]
        },
        "MA14": {
          "direction": "input",
          "bits": [ 211 ]
        },
        "MA15": {
          "direction": "input",
          "bits": [ 212 ]
        },
        "MA16": {
          "direction": "input",
          "bits": [ 213 ]
        },
        "MA17": {
          "direction": "input",
          "bits": [ 214 ]
        },
        "MA18": {
          "direction": "input",
          "bits": [ 215 ]
        },
        "MA19": {
          "direction": "input",
          "bits": [ 216 ]
        },
        "MA20": {
          "direction": "input",
          "bits": [ 217 ]
        },
        "MA21": {
          "direction": "input",
          "bits": [ 218 ]
        },
        "MA22": {
          "direction": "input",
          "bits": [ 219 ]
        },
        "MA23": {
          "direction": "input",
          "bits": [ 220 ]
        },
        "MA24": {
          "direction": "input",
          "bits": [ 221 ]
        },
        "MA25": {
          "direction": "input",
          "bits": [ 222 ]
        },
        "MA26": {
          "direction": "input",
          "bits": [ 223 ]
        },
        "MA27": {
          "direction": "input",
          "bits": [ 224 ]
        },
        "MA28": {
          "direction": "input",
          "bits": [ 225 ]
        },
        "MA29": {
          "direction": "input",
          "bits": [ 226 ]
        },
        "MA30": {
          "direction": "input",
          "bits": [ 227 ]
        },
        "MA31": {
          "direction": "input",
          "bits": [ 228 ]
        },
        "MA32": {
          "direction": "input",
          "bits": [ 229 ]
        },
        "MA33": {
          "direction": "input",
          "bits": [ 230 ]
        },
        "MA34": {
          "direction": "input",
          "bits": [ 231 ]
        },
        "MA35": {
          "direction": "input",
          "bits": [ 232 ]
        },
        "MB0": {
          "direction": "input",
          "bits": [ 233 ]
        },
        "MB1": {
          "direction": "input",
          "bits": [ 234 ]
        },
        "MB2": {
          "direction": "input",
          "bits": [ 235 ]
        },
        "MB3": {
          "direction": "input",
          "bits": [ 236 ]
        },
        "MB4": {
          "direction": "input",
          "bits": [ 237 ]
        },
        "MB5": {
          "direction": "input",
          "bits": [ 238 ]
        },
        "MB6": {
          "direction": "input",
          "bits": [ 239 ]
        },
        "MB7": {
          "direction": "input",
          "bits": [ 240 ]
        },
        "MB8": {
          "direction": "input",
          "bits": [ 241 ]
        },
        "MB9": {
          "direction": "input",
          "bits": [ 242 ]
        },
        "MB10": {
          "direction": "input",
          "bits": [ 243 ]
        },
        "MB11": {
          "direction": "input",
          "bits": [ 244 ]
        },
        "MB12": {
          "direction": "input",
          "bits": [ 245 ]
        },
        "MB13": {
          "direction": "input",
          "bits": [ 246 ]
        },
        "MB14": {
          "direction": "input",
          "bits": [ 247 ]
        },
        "MB15": {
          "direction": "input",
          "bits": [ 248 ]
        },
        "MB16": {
          "direction": "input",
          "bits": [ 249 ]
        },
        "MB17": {
          "direction": "input",
          "bits": [ 250 ]
        },
        "MB18": {
          "direction": "input",
          "bits": [ 251 ]
        },
        "MB19": {
          "direction": "input",
          "bits": [ 252 ]
        },
        "MB20": {
          "direction": "input",
          "bits": [ 253 ]
        },
        "MB21": {
          "direction": "input",
          "bits": [ 254 ]
        },
        "MB22": {
          "direction": "input",
          "bits": [ 255 ]
        },
        "MB23": {
          "direction": "input",
          "bits": [ 256 ]
        },
        "MB24": {
          "direction": "input",
          "bits": [ 257 ]
        },
        "MB25": {
          "direction": "input",
          "bits": [ 258 ]
        },
        "MB26": {
          "direction": "input",
          "bits": [ 259 ]
        },
        "MB27": {
          "direction": "input",
          "bits": [ 260 ]
        },
        "MB28": {
          "direction": "input",
          "bits": [ 261 ]
        },
        "MB29": {
          "direction": "input",
          "bits": [ 262 ]
        },
        "MB30": {
          "direction": "input",
          "bits": [ 263 ]
        },
        "MB31": {
          "direction": "input",
          "bits": [ 264 ]
        },
        "MB32": {
          "direction": "input",
          "bits": [ 265 ]
        },
        "MB33": {
          "direction": "input",
          "bits": [ 266 ]
        },
        "MB34": {
          "direction": "input",
          "bits": [ 267 ]
        },
        "MB35": {
          "direction": "input",
          "bits": [ 268 ]
        },
        "CIN0": {
          "direction": "input",
          "bits": [ 269 ]
        },
        "CIN1": {
          "direction": "input",
          "bits": [ 270 ]
        },
        "CIN2": {
          "direction": "input",
          "bits": [ 271 ]
        },
        "CIN3": {
          "direction": "input",
          "bits": [ 272 ]
        },
        "CIN4": {
          "direction": "input",
          "bits": [ 273 ]
        },
        "CIN5": {
          "direction": "input",
          "bits": [ 274 ]
        },
        "CIN6": {
          "direction": "input",
          "bits": [ 275 ]
        },
        "CIN7": {
          "direction": "input",
          "bits": [ 276 ]
        },
        "CIN8": {
          "direction": "input",
          "bits": [ 277 ]
        },
        "CIN9": {
          "direction": "input",
          "bits": [ 278 ]
        },
        "CIN10": {
          "direction": "input",
          "bits": [ 279 ]
        },
        "CIN11": {
          "direction": "input",
          "bits": [ 280 ]
        },
        "CIN12": {
          "direction": "input",
          "bits": [ 281 ]
        },
        "CIN13": {
          "direction": "input",
          "bits": [ 282 ]
        },
        "CIN14": {
          "direction": "input",
          "bits": [ 283 ]
        },
        "CIN15": {
          "direction": "input",
          "bits": [ 284 ]
        },
        "CIN16": {
          "direction": "input",
          "bits": [ 285 ]
        },
        "CIN17": {
          "direction": "input",
          "bits": [ 286 ]
        },
        "CIN18": {
          "direction": "input",
          "bits": [ 287 ]
        },
        "CIN19": {
          "direction": "input",
          "bits": [ 288 ]
        },
        "CIN20": {
          "direction": "input",
          "bits": [ 289 ]
        },
        "CIN21": {
          "direction": "input",
          "bits": [ 290 ]
        },
        "CIN22": {
          "direction": "input",
          "bits": [ 291 ]
        },
        "CIN23": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "CIN24": {
          "direction": "input",
          "bits": [ 293 ]
        },
        "CIN25": {
          "direction": "input",
          "bits": [ 294 ]
        },
        "CIN26": {
          "direction": "input",
          "bits": [ 295 ]
        },
        "CIN27": {
          "direction": "input",
          "bits": [ 296 ]
        },
        "CIN28": {
          "direction": "input",
          "bits": [ 297 ]
        },
        "CIN29": {
          "direction": "input",
          "bits": [ 298 ]
        },
        "CIN30": {
          "direction": "input",
          "bits": [ 299 ]
        },
        "CIN31": {
          "direction": "input",
          "bits": [ 300 ]
        },
        "CIN32": {
          "direction": "input",
          "bits": [ 301 ]
        },
        "CIN33": {
          "direction": "input",
          "bits": [ 302 ]
        },
        "CIN34": {
          "direction": "input",
          "bits": [ 303 ]
        },
        "CIN35": {
          "direction": "input",
          "bits": [ 304 ]
        },
        "CIN36": {
          "direction": "input",
          "bits": [ 305 ]
        },
        "CIN37": {
          "direction": "input",
          "bits": [ 306 ]
        },
        "CIN38": {
          "direction": "input",
          "bits": [ 307 ]
        },
        "CIN39": {
          "direction": "input",
          "bits": [ 308 ]
        },
        "CIN40": {
          "direction": "input",
          "bits": [ 309 ]
        },
        "CIN41": {
          "direction": "input",
          "bits": [ 310 ]
        },
        "CIN42": {
          "direction": "input",
          "bits": [ 311 ]
        },
        "CIN43": {
          "direction": "input",
          "bits": [ 312 ]
        },
        "CIN44": {
          "direction": "input",
          "bits": [ 313 ]
        },
        "CIN45": {
          "direction": "input",
          "bits": [ 314 ]
        },
        "CIN46": {
          "direction": "input",
          "bits": [ 315 ]
        },
        "CIN47": {
          "direction": "input",
          "bits": [ 316 ]
        },
        "CIN48": {
          "direction": "input",
          "bits": [ 317 ]
        },
        "CIN49": {
          "direction": "input",
          "bits": [ 318 ]
        },
        "CIN50": {
          "direction": "input",
          "bits": [ 319 ]
        },
        "CIN51": {
          "direction": "input",
          "bits": [ 320 ]
        },
        "CIN52": {
          "direction": "input",
          "bits": [ 321 ]
        },
        "CIN53": {
          "direction": "input",
          "bits": [ 322 ]
        },
        "OP0": {
          "direction": "input",
          "bits": [ 323 ]
        },
        "OP1": {
          "direction": "input",
          "bits": [ 324 ]
        },
        "OP2": {
          "direction": "input",
          "bits": [ 325 ]
        },
        "OP3": {
          "direction": "input",
          "bits": [ 326 ]
        },
        "OP4": {
          "direction": "input",
          "bits": [ 327 ]
        },
        "OP5": {
          "direction": "input",
          "bits": [ 328 ]
        },
        "OP6": {
          "direction": "input",
          "bits": [ 329 ]
        },
        "OP7": {
          "direction": "input",
          "bits": [ 330 ]
        },
        "OP8": {
          "direction": "input",
          "bits": [ 331 ]
        },
        "OP9": {
          "direction": "input",
          "bits": [ 332 ]
        },
        "OP10": {
          "direction": "input",
          "bits": [ 333 ]
        },
        "R0": {
          "direction": "output",
          "bits": [ 334 ]
        },
        "R1": {
          "direction": "output",
          "bits": [ 335 ]
        },
        "R2": {
          "direction": "output",
          "bits": [ 336 ]
        },
        "R3": {
          "direction": "output",
          "bits": [ 337 ]
        },
        "R4": {
          "direction": "output",
          "bits": [ 338 ]
        },
        "R5": {
          "direction": "output",
          "bits": [ 339 ]
        },
        "R6": {
          "direction": "output",
          "bits": [ 340 ]
        },
        "R7": {
          "direction": "output",
          "bits": [ 341 ]
        },
        "R8": {
          "direction": "output",
          "bits": [ 342 ]
        },
        "R9": {
          "direction": "output",
          "bits": [ 343 ]
        },
        "R10": {
          "direction": "output",
          "bits": [ 344 ]
        },
        "R11": {
          "direction": "output",
          "bits": [ 345 ]
        },
        "R12": {
          "direction": "output",
          "bits": [ 346 ]
        },
        "R13": {
          "direction": "output",
          "bits": [ 347 ]
        },
        "R14": {
          "direction": "output",
          "bits": [ 348 ]
        },
        "R15": {
          "direction": "output",
          "bits": [ 349 ]
        },
        "R16": {
          "direction": "output",
          "bits": [ 350 ]
        },
        "R17": {
          "direction": "output",
          "bits": [ 351 ]
        },
        "R18": {
          "direction": "output",
          "bits": [ 352 ]
        },
        "R19": {
          "direction": "output",
          "bits": [ 353 ]
        },
        "R20": {
          "direction": "output",
          "bits": [ 354 ]
        },
        "R21": {
          "direction": "output",
          "bits": [ 355 ]
        },
        "R22": {
          "direction": "output",
          "bits": [ 356 ]
        },
        "R23": {
          "direction": "output",
          "bits": [ 357 ]
        },
        "R24": {
          "direction": "output",
          "bits": [ 358 ]
        },
        "R25": {
          "direction": "output",
          "bits": [ 359 ]
        },
        "R26": {
          "direction": "output",
          "bits": [ 360 ]
        },
        "R27": {
          "direction": "output",
          "bits": [ 361 ]
        },
        "R28": {
          "direction": "output",
          "bits": [ 362 ]
        },
        "R29": {
          "direction": "output",
          "bits": [ 363 ]
        },
        "R30": {
          "direction": "output",
          "bits": [ 364 ]
        },
        "R31": {
          "direction": "output",
          "bits": [ 365 ]
        },
        "R32": {
          "direction": "output",
          "bits": [ 366 ]
        },
        "R33": {
          "direction": "output",
          "bits": [ 367 ]
        },
        "R34": {
          "direction": "output",
          "bits": [ 368 ]
        },
        "R35": {
          "direction": "output",
          "bits": [ 369 ]
        },
        "R36": {
          "direction": "output",
          "bits": [ 370 ]
        },
        "R37": {
          "direction": "output",
          "bits": [ 371 ]
        },
        "R38": {
          "direction": "output",
          "bits": [ 372 ]
        },
        "R39": {
          "direction": "output",
          "bits": [ 373 ]
        },
        "R40": {
          "direction": "output",
          "bits": [ 374 ]
        },
        "R41": {
          "direction": "output",
          "bits": [ 375 ]
        },
        "R42": {
          "direction": "output",
          "bits": [ 376 ]
        },
        "R43": {
          "direction": "output",
          "bits": [ 377 ]
        },
        "R44": {
          "direction": "output",
          "bits": [ 378 ]
        },
        "R45": {
          "direction": "output",
          "bits": [ 379 ]
        },
        "R46": {
          "direction": "output",
          "bits": [ 380 ]
        },
        "R47": {
          "direction": "output",
          "bits": [ 381 ]
        },
        "R48": {
          "direction": "output",
          "bits": [ 382 ]
        },
        "R49": {
          "direction": "output",
          "bits": [ 383 ]
        },
        "R50": {
          "direction": "output",
          "bits": [ 384 ]
        },
        "R51": {
          "direction": "output",
          "bits": [ 385 ]
        },
        "R52": {
          "direction": "output",
          "bits": [ 386 ]
        },
        "R53": {
          "direction": "output",
          "bits": [ 387 ]
        },
        "CO0": {
          "direction": "output",
          "bits": [ 388 ]
        },
        "CO1": {
          "direction": "output",
          "bits": [ 389 ]
        },
        "CO2": {
          "direction": "output",
          "bits": [ 390 ]
        },
        "CO3": {
          "direction": "output",
          "bits": [ 391 ]
        },
        "CO4": {
          "direction": "output",
          "bits": [ 392 ]
        },
        "CO5": {
          "direction": "output",
          "bits": [ 393 ]
        },
        "CO6": {
          "direction": "output",
          "bits": [ 394 ]
        },
        "CO7": {
          "direction": "output",
          "bits": [ 395 ]
        },
        "CO8": {
          "direction": "output",
          "bits": [ 396 ]
        },
        "CO9": {
          "direction": "output",
          "bits": [ 397 ]
        },
        "CO10": {
          "direction": "output",
          "bits": [ 398 ]
        },
        "CO11": {
          "direction": "output",
          "bits": [ 399 ]
        },
        "CO12": {
          "direction": "output",
          "bits": [ 400 ]
        },
        "CO13": {
          "direction": "output",
          "bits": [ 401 ]
        },
        "CO14": {
          "direction": "output",
          "bits": [ 402 ]
        },
        "CO15": {
          "direction": "output",
          "bits": [ 403 ]
        },
        "CO16": {
          "direction": "output",
          "bits": [ 404 ]
        },
        "CO17": {
          "direction": "output",
          "bits": [ 405 ]
        },
        "CO18": {
          "direction": "output",
          "bits": [ 406 ]
        },
        "CO19": {
          "direction": "output",
          "bits": [ 407 ]
        },
        "CO20": {
          "direction": "output",
          "bits": [ 408 ]
        },
        "CO21": {
          "direction": "output",
          "bits": [ 409 ]
        },
        "CO22": {
          "direction": "output",
          "bits": [ 410 ]
        },
        "CO23": {
          "direction": "output",
          "bits": [ 411 ]
        },
        "CO24": {
          "direction": "output",
          "bits": [ 412 ]
        },
        "CO25": {
          "direction": "output",
          "bits": [ 413 ]
        },
        "CO26": {
          "direction": "output",
          "bits": [ 414 ]
        },
        "CO27": {
          "direction": "output",
          "bits": [ 415 ]
        },
        "CO28": {
          "direction": "output",
          "bits": [ 416 ]
        },
        "CO29": {
          "direction": "output",
          "bits": [ 417 ]
        },
        "CO30": {
          "direction": "output",
          "bits": [ 418 ]
        },
        "CO31": {
          "direction": "output",
          "bits": [ 419 ]
        },
        "CO32": {
          "direction": "output",
          "bits": [ 420 ]
        },
        "CO33": {
          "direction": "output",
          "bits": [ 421 ]
        },
        "CO34": {
          "direction": "output",
          "bits": [ 422 ]
        },
        "CO35": {
          "direction": "output",
          "bits": [ 423 ]
        },
        "CO36": {
          "direction": "output",
          "bits": [ 424 ]
        },
        "CO37": {
          "direction": "output",
          "bits": [ 425 ]
        },
        "CO38": {
          "direction": "output",
          "bits": [ 426 ]
        },
        "CO39": {
          "direction": "output",
          "bits": [ 427 ]
        },
        "CO40": {
          "direction": "output",
          "bits": [ 428 ]
        },
        "CO41": {
          "direction": "output",
          "bits": [ 429 ]
        },
        "CO42": {
          "direction": "output",
          "bits": [ 430 ]
        },
        "CO43": {
          "direction": "output",
          "bits": [ 431 ]
        },
        "CO44": {
          "direction": "output",
          "bits": [ 432 ]
        },
        "CO45": {
          "direction": "output",
          "bits": [ 433 ]
        },
        "CO46": {
          "direction": "output",
          "bits": [ 434 ]
        },
        "CO47": {
          "direction": "output",
          "bits": [ 435 ]
        },
        "CO48": {
          "direction": "output",
          "bits": [ 436 ]
        },
        "CO49": {
          "direction": "output",
          "bits": [ 437 ]
        },
        "CO50": {
          "direction": "output",
          "bits": [ 438 ]
        },
        "CO51": {
          "direction": "output",
          "bits": [ 439 ]
        },
        "CO52": {
          "direction": "output",
          "bits": [ 440 ]
        },
        "CO53": {
          "direction": "output",
          "bits": [ 441 ]
        },
        "EQZ": {
          "direction": "output",
          "bits": [ 442 ]
        },
        "EQZM": {
          "direction": "output",
          "bits": [ 443 ]
        },
        "EQOM": {
          "direction": "output",
          "bits": [ 444 ]
        },
        "EQPAT": {
          "direction": "output",
          "bits": [ 445 ]
        },
        "EQPATB": {
          "direction": "output",
          "bits": [ 446 ]
        },
        "OVER": {
          "direction": "output",
          "bits": [ 447 ]
        },
        "UNDER": {
          "direction": "output",
          "bits": [ 448 ]
        },
        "OVERUNDER": {
          "direction": "output",
          "bits": [ 449 ]
        },
        "SIGNEDR": {
          "direction": "output",
          "bits": [ 450 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.8-56.10"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.12-56.14"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.48-56.51"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.53-56.56"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.58-56.61"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.63-56.66"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.68-56.71"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.73-56.76"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.78-56.81"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.83-56.86"
          }
        },
        "A18": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.88-56.91"
          }
        },
        "A19": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.93-56.96"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.16-56.18"
          }
        },
        "A20": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.98-56.101"
          }
        },
        "A21": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.103-56.106"
          }
        },
        "A22": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.108-56.111"
          }
        },
        "A23": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.113-56.116"
          }
        },
        "A24": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.118-56.121"
          }
        },
        "A25": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.123-56.126"
          }
        },
        "A26": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.128-56.131"
          }
        },
        "A27": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.133-56.136"
          }
        },
        "A28": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.138-56.141"
          }
        },
        "A29": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.143-56.146"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.20-56.22"
          }
        },
        "A30": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.148-56.151"
          }
        },
        "A31": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.153-56.156"
          }
        },
        "A32": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.158-56.161"
          }
        },
        "A33": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.163-56.166"
          }
        },
        "A34": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.168-56.171"
          }
        },
        "A35": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.173-56.176"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.24-56.26"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.28-56.30"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.32-56.34"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.36-56.38"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.40-56.42"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:56.44-56.46"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.8-57.10"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.12-57.14"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.48-57.51"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.53-57.56"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.58-57.61"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.63-57.66"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.68-57.71"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.73-57.76"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.78-57.81"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.83-57.86"
          }
        },
        "B18": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.88-57.91"
          }
        },
        "B19": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.93-57.96"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.16-57.18"
          }
        },
        "B20": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.98-57.101"
          }
        },
        "B21": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.103-57.106"
          }
        },
        "B22": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.108-57.111"
          }
        },
        "B23": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.113-57.116"
          }
        },
        "B24": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.118-57.121"
          }
        },
        "B25": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.123-57.126"
          }
        },
        "B26": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.128-57.131"
          }
        },
        "B27": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.133-57.136"
          }
        },
        "B28": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.138-57.141"
          }
        },
        "B29": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.143-57.146"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.20-57.22"
          }
        },
        "B30": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.148-57.151"
          }
        },
        "B31": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.153-57.156"
          }
        },
        "B32": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.158-57.161"
          }
        },
        "B33": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.163-57.166"
          }
        },
        "B34": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.168-57.171"
          }
        },
        "B35": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.173-57.176"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.24-57.26"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.28-57.30"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.32-57.34"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.36-57.38"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.40-57.42"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:57.44-57.46"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.8-58.10"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.12-58.14"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.48-58.51"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.53-58.56"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.58-58.61"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.63-58.66"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.68-58.71"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.73-58.76"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.78-58.81"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.83-58.86"
          }
        },
        "C18": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.88-58.91"
          }
        },
        "C19": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.93-58.96"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.16-58.18"
          }
        },
        "C20": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.98-58.101"
          }
        },
        "C21": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.103-58.106"
          }
        },
        "C22": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.108-58.111"
          }
        },
        "C23": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.113-58.116"
          }
        },
        "C24": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.118-58.121"
          }
        },
        "C25": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.123-58.126"
          }
        },
        "C26": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.128-58.131"
          }
        },
        "C27": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.133-58.136"
          }
        },
        "C28": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.138-58.141"
          }
        },
        "C29": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.143-58.146"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.20-58.22"
          }
        },
        "C30": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.148-58.151"
          }
        },
        "C31": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.153-58.156"
          }
        },
        "C32": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.158-58.161"
          }
        },
        "C33": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.163-58.166"
          }
        },
        "C34": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.168-58.171"
          }
        },
        "C35": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.173-58.176"
          }
        },
        "C36": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.178-58.181"
          }
        },
        "C37": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.183-58.186"
          }
        },
        "C38": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.188-58.191"
          }
        },
        "C39": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.193-58.196"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.24-58.26"
          }
        },
        "C40": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.198-58.201"
          }
        },
        "C41": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.203-58.206"
          }
        },
        "C42": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.208-58.211"
          }
        },
        "C43": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.213-58.216"
          }
        },
        "C44": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.218-58.221"
          }
        },
        "C45": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.223-58.226"
          }
        },
        "C46": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.228-58.231"
          }
        },
        "C47": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.233-58.236"
          }
        },
        "C48": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.238-58.241"
          }
        },
        "C49": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.243-58.246"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.28-58.30"
          }
        },
        "C50": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.248-58.251"
          }
        },
        "C51": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.253-58.256"
          }
        },
        "C52": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.258-58.261"
          }
        },
        "C53": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.263-58.266"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.32-58.34"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.36-58.38"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.40-58.42"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:58.44-58.46"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:53.8-53.11"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:53.13-53.16"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:53.18-53.21"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:53.23-53.26"
          }
        },
        "CFB0": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.8-59.12"
          }
        },
        "CFB1": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.14-59.18"
          }
        },
        "CFB10": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.68-59.73"
          }
        },
        "CFB11": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.75-59.80"
          }
        },
        "CFB12": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.82-59.87"
          }
        },
        "CFB13": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.89-59.94"
          }
        },
        "CFB14": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.96-59.101"
          }
        },
        "CFB15": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.103-59.108"
          }
        },
        "CFB16": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.110-59.115"
          }
        },
        "CFB17": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.117-59.122"
          }
        },
        "CFB18": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.124-59.129"
          }
        },
        "CFB19": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.131-59.136"
          }
        },
        "CFB2": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.20-59.24"
          }
        },
        "CFB20": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.138-59.143"
          }
        },
        "CFB21": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.145-59.150"
          }
        },
        "CFB22": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.152-59.157"
          }
        },
        "CFB23": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.159-59.164"
          }
        },
        "CFB24": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.166-59.171"
          }
        },
        "CFB25": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.173-59.178"
          }
        },
        "CFB26": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.180-59.185"
          }
        },
        "CFB27": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.187-59.192"
          }
        },
        "CFB28": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.194-59.199"
          }
        },
        "CFB29": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.201-59.206"
          }
        },
        "CFB3": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.26-59.30"
          }
        },
        "CFB30": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.208-59.213"
          }
        },
        "CFB31": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.215-59.220"
          }
        },
        "CFB32": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.222-59.227"
          }
        },
        "CFB33": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.229-59.234"
          }
        },
        "CFB34": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.236-59.241"
          }
        },
        "CFB35": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.243-59.248"
          }
        },
        "CFB36": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.250-59.255"
          }
        },
        "CFB37": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.257-59.262"
          }
        },
        "CFB38": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.264-59.269"
          }
        },
        "CFB39": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.271-59.276"
          }
        },
        "CFB4": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.32-59.36"
          }
        },
        "CFB40": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.278-59.283"
          }
        },
        "CFB41": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.285-59.290"
          }
        },
        "CFB42": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.292-59.297"
          }
        },
        "CFB43": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.299-59.304"
          }
        },
        "CFB44": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.306-59.311"
          }
        },
        "CFB45": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.313-59.318"
          }
        },
        "CFB46": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.320-59.325"
          }
        },
        "CFB47": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.327-59.332"
          }
        },
        "CFB48": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.334-59.339"
          }
        },
        "CFB49": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.341-59.346"
          }
        },
        "CFB5": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.38-59.42"
          }
        },
        "CFB50": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.348-59.353"
          }
        },
        "CFB51": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.355-59.360"
          }
        },
        "CFB52": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.362-59.367"
          }
        },
        "CFB53": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.369-59.374"
          }
        },
        "CFB6": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.44-59.48"
          }
        },
        "CFB7": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.50-59.54"
          }
        },
        "CFB8": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.56-59.60"
          }
        },
        "CFB9": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:59.62-59.66"
          }
        },
        "CIN0": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.8-62.12"
          }
        },
        "CIN1": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.14-62.18"
          }
        },
        "CIN10": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.68-62.73"
          }
        },
        "CIN11": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.75-62.80"
          }
        },
        "CIN12": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.82-62.87"
          }
        },
        "CIN13": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.89-62.94"
          }
        },
        "CIN14": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.96-62.101"
          }
        },
        "CIN15": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.103-62.108"
          }
        },
        "CIN16": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.110-62.115"
          }
        },
        "CIN17": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.117-62.122"
          }
        },
        "CIN18": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.124-62.129"
          }
        },
        "CIN19": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.131-62.136"
          }
        },
        "CIN2": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.20-62.24"
          }
        },
        "CIN20": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.138-62.143"
          }
        },
        "CIN21": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.145-62.150"
          }
        },
        "CIN22": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.152-62.157"
          }
        },
        "CIN23": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.159-62.164"
          }
        },
        "CIN24": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.166-62.171"
          }
        },
        "CIN25": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.173-62.178"
          }
        },
        "CIN26": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.180-62.185"
          }
        },
        "CIN27": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.187-62.192"
          }
        },
        "CIN28": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.194-62.199"
          }
        },
        "CIN29": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.201-62.206"
          }
        },
        "CIN3": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.26-62.30"
          }
        },
        "CIN30": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.208-62.213"
          }
        },
        "CIN31": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.215-62.220"
          }
        },
        "CIN32": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.222-62.227"
          }
        },
        "CIN33": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.229-62.234"
          }
        },
        "CIN34": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.236-62.241"
          }
        },
        "CIN35": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.243-62.248"
          }
        },
        "CIN36": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.250-62.255"
          }
        },
        "CIN37": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.257-62.262"
          }
        },
        "CIN38": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.264-62.269"
          }
        },
        "CIN39": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.271-62.276"
          }
        },
        "CIN4": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.32-62.36"
          }
        },
        "CIN40": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.278-62.283"
          }
        },
        "CIN41": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.285-62.290"
          }
        },
        "CIN42": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.292-62.297"
          }
        },
        "CIN43": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.299-62.304"
          }
        },
        "CIN44": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.306-62.311"
          }
        },
        "CIN45": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.313-62.318"
          }
        },
        "CIN46": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.320-62.325"
          }
        },
        "CIN47": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.327-62.332"
          }
        },
        "CIN48": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.334-62.339"
          }
        },
        "CIN49": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.341-62.346"
          }
        },
        "CIN5": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.38-62.42"
          }
        },
        "CIN50": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.348-62.353"
          }
        },
        "CIN51": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.355-62.360"
          }
        },
        "CIN52": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.362-62.367"
          }
        },
        "CIN53": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.369-62.374"
          }
        },
        "CIN6": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.44-62.48"
          }
        },
        "CIN7": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.50-62.54"
          }
        },
        "CIN8": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.56-62.60"
          }
        },
        "CIN9": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:62.62-62.66"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:52.8-52.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:52.14-52.18"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:52.20-52.24"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:52.26-52.30"
          }
        },
        "CO0": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.9-65.12"
          }
        },
        "CO1": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.14-65.17"
          }
        },
        "CO10": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.59-65.63"
          }
        },
        "CO11": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.65-65.69"
          }
        },
        "CO12": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.71-65.75"
          }
        },
        "CO13": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.77-65.81"
          }
        },
        "CO14": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.83-65.87"
          }
        },
        "CO15": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.89-65.93"
          }
        },
        "CO16": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.95-65.99"
          }
        },
        "CO17": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.101-65.105"
          }
        },
        "CO18": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.107-65.111"
          }
        },
        "CO19": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.113-65.117"
          }
        },
        "CO2": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.19-65.22"
          }
        },
        "CO20": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.119-65.123"
          }
        },
        "CO21": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.125-65.129"
          }
        },
        "CO22": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.131-65.135"
          }
        },
        "CO23": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.137-65.141"
          }
        },
        "CO24": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.143-65.147"
          }
        },
        "CO25": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.149-65.153"
          }
        },
        "CO26": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.155-65.159"
          }
        },
        "CO27": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.161-65.165"
          }
        },
        "CO28": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.167-65.171"
          }
        },
        "CO29": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.173-65.177"
          }
        },
        "CO3": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.24-65.27"
          }
        },
        "CO30": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.179-65.183"
          }
        },
        "CO31": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.185-65.189"
          }
        },
        "CO32": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.191-65.195"
          }
        },
        "CO33": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.197-65.201"
          }
        },
        "CO34": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.203-65.207"
          }
        },
        "CO35": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.209-65.213"
          }
        },
        "CO36": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.215-65.219"
          }
        },
        "CO37": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.221-65.225"
          }
        },
        "CO38": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.227-65.231"
          }
        },
        "CO39": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.233-65.237"
          }
        },
        "CO4": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.29-65.32"
          }
        },
        "CO40": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.239-65.243"
          }
        },
        "CO41": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.245-65.249"
          }
        },
        "CO42": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.251-65.255"
          }
        },
        "CO43": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.257-65.261"
          }
        },
        "CO44": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.263-65.267"
          }
        },
        "CO45": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.269-65.273"
          }
        },
        "CO46": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.275-65.279"
          }
        },
        "CO47": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.281-65.285"
          }
        },
        "CO48": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.287-65.291"
          }
        },
        "CO49": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.293-65.297"
          }
        },
        "CO5": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.34-65.37"
          }
        },
        "CO50": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.299-65.303"
          }
        },
        "CO51": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.305-65.309"
          }
        },
        "CO52": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.311-65.315"
          }
        },
        "CO53": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.317-65.321"
          }
        },
        "CO6": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.39-65.42"
          }
        },
        "CO7": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.44-65.47"
          }
        },
        "CO8": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.49-65.52"
          }
        },
        "CO9": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:65.54-65.57"
          }
        },
        "EQOM": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:66.20-66.24"
          }
        },
        "EQPAT": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:66.26-66.31"
          }
        },
        "EQPATB": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:66.33-66.39"
          }
        },
        "EQZ": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:66.9-66.12"
          }
        },
        "EQZM": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:66.14-66.18"
          }
        },
        "MA0": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.8-60.11"
          }
        },
        "MA1": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.13-60.16"
          }
        },
        "MA10": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.58-60.62"
          }
        },
        "MA11": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.64-60.68"
          }
        },
        "MA12": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.70-60.74"
          }
        },
        "MA13": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.76-60.80"
          }
        },
        "MA14": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.82-60.86"
          }
        },
        "MA15": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.88-60.92"
          }
        },
        "MA16": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.94-60.98"
          }
        },
        "MA17": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.100-60.104"
          }
        },
        "MA18": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.106-60.110"
          }
        },
        "MA19": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.112-60.116"
          }
        },
        "MA2": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.18-60.21"
          }
        },
        "MA20": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.118-60.122"
          }
        },
        "MA21": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.124-60.128"
          }
        },
        "MA22": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.130-60.134"
          }
        },
        "MA23": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.136-60.140"
          }
        },
        "MA24": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.142-60.146"
          }
        },
        "MA25": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.148-60.152"
          }
        },
        "MA26": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.154-60.158"
          }
        },
        "MA27": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.160-60.164"
          }
        },
        "MA28": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.166-60.170"
          }
        },
        "MA29": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.172-60.176"
          }
        },
        "MA3": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.23-60.26"
          }
        },
        "MA30": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.178-60.182"
          }
        },
        "MA31": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.184-60.188"
          }
        },
        "MA32": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.190-60.194"
          }
        },
        "MA33": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.196-60.200"
          }
        },
        "MA34": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.202-60.206"
          }
        },
        "MA35": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.208-60.212"
          }
        },
        "MA4": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.28-60.31"
          }
        },
        "MA5": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.33-60.36"
          }
        },
        "MA6": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.38-60.41"
          }
        },
        "MA7": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.43-60.46"
          }
        },
        "MA8": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.48-60.51"
          }
        },
        "MA9": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:60.53-60.56"
          }
        },
        "MB0": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.8-61.11"
          }
        },
        "MB1": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.13-61.16"
          }
        },
        "MB10": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.58-61.62"
          }
        },
        "MB11": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.64-61.68"
          }
        },
        "MB12": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.70-61.74"
          }
        },
        "MB13": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.76-61.80"
          }
        },
        "MB14": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.82-61.86"
          }
        },
        "MB15": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.88-61.92"
          }
        },
        "MB16": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.94-61.98"
          }
        },
        "MB17": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.100-61.104"
          }
        },
        "MB18": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.106-61.110"
          }
        },
        "MB19": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.112-61.116"
          }
        },
        "MB2": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.18-61.21"
          }
        },
        "MB20": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.118-61.122"
          }
        },
        "MB21": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.124-61.128"
          }
        },
        "MB22": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.130-61.134"
          }
        },
        "MB23": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.136-61.140"
          }
        },
        "MB24": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.142-61.146"
          }
        },
        "MB25": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.148-61.152"
          }
        },
        "MB26": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.154-61.158"
          }
        },
        "MB27": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.160-61.164"
          }
        },
        "MB28": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.166-61.170"
          }
        },
        "MB29": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.172-61.176"
          }
        },
        "MB3": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.23-61.26"
          }
        },
        "MB30": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.178-61.182"
          }
        },
        "MB31": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.184-61.188"
          }
        },
        "MB32": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.190-61.194"
          }
        },
        "MB33": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.196-61.200"
          }
        },
        "MB34": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.202-61.206"
          }
        },
        "MB35": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.208-61.212"
          }
        },
        "MB4": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.28-61.31"
          }
        },
        "MB5": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.33-61.36"
          }
        },
        "MB6": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.38-61.41"
          }
        },
        "MB7": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.43-61.46"
          }
        },
        "MB8": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.48-61.51"
          }
        },
        "MB9": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:61.53-61.56"
          }
        },
        "OP0": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.8-63.11"
          }
        },
        "OP1": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.13-63.16"
          }
        },
        "OP10": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.58-63.62"
          }
        },
        "OP2": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.18-63.21"
          }
        },
        "OP3": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.23-63.26"
          }
        },
        "OP4": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.28-63.31"
          }
        },
        "OP5": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.33-63.36"
          }
        },
        "OP6": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.38-63.41"
          }
        },
        "OP7": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.43-63.46"
          }
        },
        "OP8": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.48-63.51"
          }
        },
        "OP9": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:63.53-63.56"
          }
        },
        "OVER": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:67.9-67.13"
          }
        },
        "OVERUNDER": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:67.22-67.31"
          }
        },
        "R0": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.9-64.11"
          }
        },
        "R1": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.13-64.15"
          }
        },
        "R10": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.49-64.52"
          }
        },
        "R11": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.54-64.57"
          }
        },
        "R12": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.59-64.62"
          }
        },
        "R13": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.64-64.67"
          }
        },
        "R14": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.69-64.72"
          }
        },
        "R15": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.74-64.77"
          }
        },
        "R16": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.79-64.82"
          }
        },
        "R17": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.84-64.87"
          }
        },
        "R18": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.89-64.92"
          }
        },
        "R19": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.94-64.97"
          }
        },
        "R2": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.17-64.19"
          }
        },
        "R20": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.99-64.102"
          }
        },
        "R21": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.104-64.107"
          }
        },
        "R22": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.109-64.112"
          }
        },
        "R23": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.114-64.117"
          }
        },
        "R24": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.119-64.122"
          }
        },
        "R25": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.124-64.127"
          }
        },
        "R26": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.129-64.132"
          }
        },
        "R27": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.134-64.137"
          }
        },
        "R28": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.139-64.142"
          }
        },
        "R29": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.144-64.147"
          }
        },
        "R3": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.21-64.23"
          }
        },
        "R30": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.149-64.152"
          }
        },
        "R31": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.154-64.157"
          }
        },
        "R32": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.159-64.162"
          }
        },
        "R33": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.164-64.167"
          }
        },
        "R34": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.169-64.172"
          }
        },
        "R35": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.174-64.177"
          }
        },
        "R36": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.179-64.182"
          }
        },
        "R37": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.184-64.187"
          }
        },
        "R38": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.189-64.192"
          }
        },
        "R39": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.194-64.197"
          }
        },
        "R4": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.25-64.27"
          }
        },
        "R40": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.199-64.202"
          }
        },
        "R41": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.204-64.207"
          }
        },
        "R42": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.209-64.212"
          }
        },
        "R43": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.214-64.217"
          }
        },
        "R44": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.219-64.222"
          }
        },
        "R45": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.224-64.227"
          }
        },
        "R46": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.229-64.232"
          }
        },
        "R47": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.234-64.237"
          }
        },
        "R48": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.239-64.242"
          }
        },
        "R49": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.244-64.247"
          }
        },
        "R5": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.29-64.31"
          }
        },
        "R50": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.249-64.252"
          }
        },
        "R51": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.254-64.257"
          }
        },
        "R52": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.259-64.262"
          }
        },
        "R53": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.264-64.267"
          }
        },
        "R6": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.33-64.35"
          }
        },
        "R7": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.37-64.39"
          }
        },
        "R8": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.41-64.43"
          }
        },
        "R9": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:64.45-64.47"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:54.8-54.12"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:54.14-54.18"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:54.20-54.24"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:54.26-54.30"
          }
        },
        "SIGNEDCIN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:55.28-55.37"
          }
        },
        "SIGNEDIA": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:55.8-55.16"
          }
        },
        "SIGNEDIB": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:55.18-55.26"
          }
        },
        "SIGNEDR": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:68.9-68.16"
          }
        },
        "UNDER": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:67.15-67.20"
          }
        }
      }
    },
    "BB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.1-10.179"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.68-10.69"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.20-10.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.34-10.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.23-10.24"
          }
        }
      }
    },
    "BBPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.1-12.179"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.68-12.69"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.20-12.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.34-12.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.23-12.24"
          }
        }
      }
    },
    "BBPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.1-11.179"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.68-11.69"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.20-11.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.34-11.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.23-11.24"
          }
        }
      }
    },
    "CCU2C": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:76.1-134.10"
      },
      "parameter_default_values": {
        "INIT0": "0000000000000000",
        "INIT1": "0000000000000000",
        "INJECT1_0": "YES",
        "INJECT1_1": "YES"
      },
      "ports": {
        "CIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "S0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "S1": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.9-79.11"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.25-79.27"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.13-79.15"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.29-79.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.17-79.19"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.33-79.35"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:78.9-78.12"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.21-79.23"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:79.37-79.39"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:80.9-80.11"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:80.13-80.15"
          }
        }
      }
    },
    "CLKDIVF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:360.1-366.10"
      },
      "parameter_default_values": {
        "DIV": "2.0",
        "GSR": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:361.19-361.26"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:362.9-362.14"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:361.8-361.12"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:361.14-361.17"
          }
        }
      }
    },
    "DCCA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:383.1-387.10"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:384.14-384.16"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:384.8-384.12"
          }
        },
        "CLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:385.9-385.13"
          }
        }
      }
    },
    "DCSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:390.1-397.10"
      },
      "parameter_default_values": {
        "DCSMODE": "POS"
      },
      "ports": {
        "CLK1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SEL0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "MODESEL": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DCSOUT": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:391.14-391.18"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:391.8-391.12"
          }
        },
        "DCSOUT": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:394.9-394.15"
          }
        },
        "MODESEL": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:393.8-393.15"
          }
        },
        "SEL0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:392.14-392.18"
          }
        },
        "SEL1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:392.8-392.12"
          }
        }
      }
    },
    "DCUA": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:400.1-715.10"
      },
      "parameter_default_values": {
        "CH0_AUTO_CALIB_EN": "0b0",
        "CH0_AUTO_FACQ_EN": "0b0",
        "CH0_BAND_THRESHOLD": "0b000000",
        "CH0_CALIB_CK_MODE": "0b0",
        "CH0_CC_MATCH_1": "0b0000000000",
        "CH0_CC_MATCH_2": "0b0000000000",
        "CH0_CC_MATCH_3": "0b0000000000",
        "CH0_CC_MATCH_4": "0b0000000000",
        "CH0_CDR_CNT4SEL": "0b00",
        "CH0_CDR_CNT8SEL": "0b00",
        "CH0_CDR_MAX_RATE": "2.5",
        "CH0_CTC_BYPASS": "0b0",
        "CH0_DCOATDCFG": "0b00",
        "CH0_DCOATDDLY": "0b00",
        "CH0_DCOBYPSATD": "0b0",
        "CH0_DCOCALDIV": "0b000",
        "CH0_DCOCTLGI": "0b000",
        "CH0_DCODISBDAVOID": "0b0",
        "CH0_DCOFLTDAC": "0b00",
        "CH0_DCOFTNRG": "0b000",
        "CH0_DCOIOSTUNE": "0b000",
        "CH0_DCOITUNE": "0b00",
        "CH0_DCOITUNE4LSB": "0b000",
        "CH0_DCOIUPDNX2": "0b0",
        "CH0_DCONUOFLSB": "0b000",
        "CH0_DCOSCALEI": "0b00",
        "CH0_DCOSTARTVAL": "0b000",
        "CH0_DCOSTEP": "0b00",
        "CH0_DEC_BYPASS": "0b0",
        "CH0_ENABLE_CG_ALIGN": "0b0",
        "CH0_ENC_BYPASS": "0b0",
        "CH0_FF_RX_F_CLK_DIS": "0b0",
        "CH0_FF_RX_H_CLK_EN": "0b0",
        "CH0_FF_TX_F_CLK_DIS": "0b0",
        "CH0_FF_TX_H_CLK_EN": "0b0",
        "CH0_GE_AN_ENABLE": "0b0",
        "CH0_INVERT_RX": "0b0",
        "CH0_INVERT_TX": "0b0",
        "CH0_LDR_CORE2TX_SEL": "0b0",
        "CH0_LDR_RX2CORE_SEL": "0b0",
        "CH0_LEQ_OFFSET_SEL": "0b0",
        "CH0_LEQ_OFFSET_TRIM": "0b000",
        "CH0_LSM_DISABLE": "0b0",
        "CH0_MATCH_2_ENABLE": "0b0",
        "CH0_MATCH_4_ENABLE": "0b0",
        "CH0_MIN_IPG_CNT": "0b00",
        "CH0_PCIE_EI_EN": "0b0",
        "CH0_PCIE_MODE": "0b0",
        "CH0_PCS_DET_TIME_SEL": "0b00",
        "CH0_PDEN_SEL": "0b0",
        "CH0_PRBS_ENABLE": "0b0",
        "CH0_PRBS_LOCK": "0b0",
        "CH0_PRBS_SELECTION": "0b0",
        "CH0_PROTOCOL": "8B10B",
        "CH0_RATE_MODE_RX": "0b0",
        "CH0_RATE_MODE_TX": "0b0",
        "CH0_RCV_DCC_EN": "0b0",
        "CH0_REG_BAND_OFFSET": "0b0000",
        "CH0_REG_BAND_SEL": "0b000000",
        "CH0_REG_IDAC_EN": "0b0",
        "CH0_REG_IDAC_SEL": "0b0000000000",
        "CH0_REQ_EN": "0b0",
        "CH0_REQ_LVL_SET": "0b00",
        "CH0_RIO_MODE": "0b0",
        "CH0_RLOS_SEL": "0b0",
        "CH0_RPWDNB": "0b0",
        "CH0_RTERM_RX": "0b00000",
        "CH0_RTERM_TX": "0b00000",
        "CH0_RXIN_CM": "0b00",
        "CH0_RXTERM_CM": "0b00",
        "CH0_RX_DCO_CK_DIV": "0b000",
        "CH0_RX_DIV11_SEL": "0b0",
        "CH0_RX_GEAR_BYPASS": "0b0",
        "CH0_RX_GEAR_MODE": "0b0",
        "CH0_RX_LOS_CEQ": "0b00",
        "CH0_RX_LOS_EN": "0b0",
        "CH0_RX_LOS_HYST_EN": "0b0",
        "CH0_RX_LOS_LVL": "0b000",
        "CH0_RX_RATE_SEL": "0b0000",
        "CH0_RX_SB_BYPASS": "0b0",
        "CH0_SB_BYPASS": "0b0",
        "CH0_SEL_SD_RX_CLK": "0b0",
        "CH0_TDRV_DAT_SEL": "0b00",
        "CH0_TDRV_POST_EN": "0b0",
        "CH0_TDRV_PRE_EN": "0b0",
        "CH0_TDRV_SLICE0_CUR": "0b000",
        "CH0_TDRV_SLICE0_SEL": "0b00",
        "CH0_TDRV_SLICE1_CUR": "0b000",
        "CH0_TDRV_SLICE1_SEL": "0b00",
        "CH0_TDRV_SLICE2_CUR": "0b00",
        "CH0_TDRV_SLICE2_SEL": "0b00",
        "CH0_TDRV_SLICE3_CUR": "0b00",
        "CH0_TDRV_SLICE3_SEL": "0b00",
        "CH0_TDRV_SLICE4_CUR": "0b00",
        "CH0_TDRV_SLICE4_SEL": "0b00",
        "CH0_TDRV_SLICE5_CUR": "0b00",
        "CH0_TDRV_SLICE5_SEL": "0b00",
        "CH0_TPWDNB": "0b0",
        "CH0_TXAMPLITUDE": "0d1300",
        "CH0_TXDEPOST": "DISABLED",
        "CH0_TXDEPRE": "DISABLED",
        "CH0_TX_CM_SEL": "0b00",
        "CH0_TX_DIV11_SEL": "0b0",
        "CH0_TX_GEAR_BYPASS": "0b0",
        "CH0_TX_GEAR_MODE": "0b0",
        "CH0_TX_POST_SIGN": "0b0",
        "CH0_TX_PRE_SIGN": "0b0",
        "CH0_UC_MODE": "0b0",
        "CH0_UDF_COMMA_A": "0b0000000000",
        "CH0_UDF_COMMA_B": "0b0000000000",
        "CH0_UDF_COMMA_MASK": "0b0000000000",
        "CH0_WA_BYPASS": "0b0",
        "CH0_WA_MODE": "0b0",
        "CH1_AUTO_CALIB_EN": "0b0",
        "CH1_AUTO_FACQ_EN": "0b0",
        "CH1_BAND_THRESHOLD": "0b000000",
        "CH1_CALIB_CK_MODE": "0b0",
        "CH1_CC_MATCH_1": "0b0000000000",
        "CH1_CC_MATCH_2": "0b0000000000",
        "CH1_CC_MATCH_3": "0b0000000000",
        "CH1_CC_MATCH_4": "0b0000000000",
        "CH1_CDR_CNT4SEL": "0b00",
        "CH1_CDR_CNT8SEL": "0b00",
        "CH1_CDR_MAX_RATE": "2.5",
        "CH1_CTC_BYPASS": "0b0",
        "CH1_DCOATDCFG": "0b00",
        "CH1_DCOATDDLY": "0b00",
        "CH1_DCOBYPSATD": "0b0",
        "CH1_DCOCALDIV": "0b000",
        "CH1_DCOCTLGI": "0b000",
        "CH1_DCODISBDAVOID": "0b0",
        "CH1_DCOFLTDAC": "0b00",
        "CH1_DCOFTNRG": "0b000",
        "CH1_DCOIOSTUNE": "0b000",
        "CH1_DCOITUNE": "0b00",
        "CH1_DCOITUNE4LSB": "0b000",
        "CH1_DCOIUPDNX2": "0b0",
        "CH1_DCONUOFLSB": "0b000",
        "CH1_DCOSCALEI": "0b00",
        "CH1_DCOSTARTVAL": "0b000",
        "CH1_DCOSTEP": "0b00",
        "CH1_DEC_BYPASS": "0b0",
        "CH1_ENABLE_CG_ALIGN": "0b0",
        "CH1_ENC_BYPASS": "0b0",
        "CH1_FF_RX_F_CLK_DIS": "0b0",
        "CH1_FF_RX_H_CLK_EN": "0b0",
        "CH1_FF_TX_F_CLK_DIS": "0b0",
        "CH1_FF_TX_H_CLK_EN": "0b0",
        "CH1_GE_AN_ENABLE": "0b0",
        "CH1_INVERT_RX": "0b0",
        "CH1_INVERT_TX": "0b0",
        "CH1_LDR_CORE2TX_SEL": "0b0",
        "CH1_LDR_RX2CORE_SEL": "0b0",
        "CH1_LEQ_OFFSET_SEL": "0b0",
        "CH1_LEQ_OFFSET_TRIM": "0b000",
        "CH1_LSM_DISABLE": "0b0",
        "CH1_MATCH_2_ENABLE": "0b0",
        "CH1_MATCH_4_ENABLE": "0b0",
        "CH1_MIN_IPG_CNT": "0b00",
        "CH1_PCIE_EI_EN": "0b0",
        "CH1_PCIE_MODE": "0b0",
        "CH1_PCS_DET_TIME_SEL": "0b00",
        "CH1_PDEN_SEL": "0b0",
        "CH1_PRBS_ENABLE": "0b0",
        "CH1_PRBS_LOCK": "0b0",
        "CH1_PRBS_SELECTION": "0b0",
        "CH1_PROTOCOL": "8B10B",
        "CH1_RATE_MODE_RX": "0b0",
        "CH1_RATE_MODE_TX": "0b0",
        "CH1_RCV_DCC_EN": "0b0",
        "CH1_REG_BAND_OFFSET": "0b0000",
        "CH1_REG_BAND_SEL": "0b000000",
        "CH1_REG_IDAC_EN": "0b0",
        "CH1_REG_IDAC_SEL": "0b0000000000",
        "CH1_REQ_EN": "0b0",
        "CH1_REQ_LVL_SET": "0b00",
        "CH1_RIO_MODE": "0b0",
        "CH1_RLOS_SEL": "0b0",
        "CH1_RPWDNB": "0b0",
        "CH1_RTERM_RX": "0b00000",
        "CH1_RTERM_TX": "0b00000",
        "CH1_RXIN_CM": "0b00",
        "CH1_RXTERM_CM": "0b00",
        "CH1_RX_DCO_CK_DIV": "0b000",
        "CH1_RX_DIV11_SEL": "0b0",
        "CH1_RX_GEAR_BYPASS": "0b0",
        "CH1_RX_GEAR_MODE": "0b0",
        "CH1_RX_LOS_CEQ": "0b00",
        "CH1_RX_LOS_EN": "0b0",
        "CH1_RX_LOS_HYST_EN": "0b0",
        "CH1_RX_LOS_LVL": "0b000",
        "CH1_RX_RATE_SEL": "0b0000",
        "CH1_RX_SB_BYPASS": "0b0",
        "CH1_SB_BYPASS": "0b0",
        "CH1_SEL_SD_RX_CLK": "0b0",
        "CH1_TDRV_DAT_SEL": "0b00",
        "CH1_TDRV_POST_EN": "0b0",
        "CH1_TDRV_PRE_EN": "0b0",
        "CH1_TDRV_SLICE0_CUR": "0b000",
        "CH1_TDRV_SLICE0_SEL": "0b00",
        "CH1_TDRV_SLICE1_CUR": "0b000",
        "CH1_TDRV_SLICE1_SEL": "0b00",
        "CH1_TDRV_SLICE2_CUR": "0b00",
        "CH1_TDRV_SLICE2_SEL": "0b00",
        "CH1_TDRV_SLICE3_CUR": "0b00",
        "CH1_TDRV_SLICE3_SEL": "0b00",
        "CH1_TDRV_SLICE4_CUR": "0b00",
        "CH1_TDRV_SLICE4_SEL": "0b00",
        "CH1_TDRV_SLICE5_CUR": "0b00",
        "CH1_TDRV_SLICE5_SEL": "0b00",
        "CH1_TPWDNB": "0b0",
        "CH1_TXAMPLITUDE": "0d1300",
        "CH1_TXDEPOST": "DISABLED",
        "CH1_TXDEPRE": "DISABLED",
        "CH1_TX_CM_SEL": "0b00",
        "CH1_TX_DIV11_SEL": "0b0",
        "CH1_TX_GEAR_BYPASS": "0b0",
        "CH1_TX_GEAR_MODE": "0b0",
        "CH1_TX_POST_SIGN": "0b0",
        "CH1_TX_PRE_SIGN": "0b0",
        "CH1_UC_MODE": "0b0",
        "CH1_UDF_COMMA_A": "0b0000000000",
        "CH1_UDF_COMMA_B": "0b0000000000",
        "CH1_UDF_COMMA_MASK": "0b0000000000",
        "CH1_WA_BYPASS": "0b0",
        "CH1_WA_MODE": "0b0",
        "D_BITCLK_FROM_ND_EN": "0b0",
        "D_BITCLK_LOCAL_EN": "0b0",
        "D_BITCLK_ND_EN": "0b0",
        "D_BUS8BIT_SEL": "0b0",
        "D_CDR_LOL_SET": "0b00",
        "D_CMUSETBIASI": "0b00",
        "D_CMUSETI4CPP": "0b0000",
        "D_CMUSETI4CPZ": "0b0000",
        "D_CMUSETI4VCO": "0b00",
        "D_CMUSETICP4P": "0b00",
        "D_CMUSETICP4Z": "0b000",
        "D_CMUSETINITVCT": "0b00",
        "D_CMUSETISCL4VCO": "0b000",
        "D_CMUSETP1GM": "0b000",
        "D_CMUSETP2AGM": "0b000",
        "D_CMUSETZGM": "0b000",
        "D_DCO_CALIB_TIME_SEL": "0b00",
        "D_HIGH_MARK": "0b0000",
        "D_IB_PWDNB": "0b0",
        "D_ISETLOS": "0b00000000",
        "D_LOW_MARK": "0b0000",
        "D_MACROPDB": "0b0",
        "D_PD_ISET": "0b00",
        "D_PLL_LOL_SET": "0b00",
        "D_REFCK_MODE": "0b000",
        "D_REQ_ISET": "0b000",
        "D_RG_EN": "0b0",
        "D_RG_SET": "0b00",
        "D_RX_MAX_RATE": "2.5",
        "D_SETICONST_AUX": "0b00",
        "D_SETICONST_CH": "0b00",
        "D_SETIRPOLY_AUX": "0b00",
        "D_SETIRPOLY_CH": "0b00",
        "D_SETPLLRC": "0b000000",
        "D_SYNC_LOCAL_EN": "0b0",
        "D_SYNC_ND_EN": "0b0",
        "D_TXPLL_PWDNB": "0b0",
        "D_TX_MAX_RATE": "2.5",
        "D_TX_VCO_CK_DIV": "0b000",
        "D_XGE_MODE": "0b0"
      },
      "ports": {
        "CH0_HDINP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CH1_HDINP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CH0_HDINN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CH1_HDINN": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_SYNC_ND": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_TXPLL_LOL_FROM_ND": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "CH0_RX_REFCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CH1_RX_REFCLK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CH0_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CH1_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CH0_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CH1_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CH0_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "CH1_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "CH0_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CH1_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "CH0_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "CH1_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "CH0_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "CH1_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "CH0_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "CH1_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "CH0_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "CH1_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "CH0_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "CH1_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "CH0_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "CH1_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "CH0_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "CH1_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CH0_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "CH1_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CH0_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CH1_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CH0_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CH1_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CH0_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CH1_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "CH0_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "CH1_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "CH0_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "CH1_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "CH0_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "CH1_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "CH0_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "CH1_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "CH0_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CH1_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CH0_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CH1_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CH0_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CH1_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "CH0_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "CH1_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "CH0_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "CH1_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CH0_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CH1_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CH0_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CH1_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CH0_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CH1_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CH0_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CH1_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "CH0_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "CH1_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CH0_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "CH1_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CH0_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CH1_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "CH0_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "CH1_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CH0_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "CH1_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CH0_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CH1_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "CH0_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "CH1_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CH0_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CH1_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CH0_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CH1_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CH0_FFC_RRST": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "CH1_FFC_RRST": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "CH0_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "CH1_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "CH0_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CH1_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CH0_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CH1_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "D_SCIWDATA0": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "D_SCIWDATA1": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "D_SCIWDATA2": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "D_SCIWDATA3": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "D_SCIWDATA4": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "D_SCIWDATA5": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "D_SCIWDATA6": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "D_SCIWDATA7": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "D_SCIADDR0": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "D_SCIADDR1": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "D_SCIADDR2": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "D_SCIADDR3": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "D_SCIADDR4": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "D_SCIADDR5": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "D_SCIENAUX": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "D_SCISELAUX": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "CH0_SCIEN": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "CH1_SCIEN": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "CH0_SCISEL": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "CH1_SCISEL": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "D_SCIRD": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "D_SCIWSTN": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "D_CYAWSTN": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "D_FFC_SYNC_TOGGLE": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "D_FFC_DUAL_RST": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "D_FFC_MACRO_RST": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "D_FFC_MACROPDB": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "D_FFC_TRST": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "CH0_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "D_SCAN_ENABLE": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "D_SCAN_IN_0": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "D_SCAN_IN_1": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "D_SCAN_IN_2": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "D_SCAN_IN_3": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "D_SCAN_IN_4": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "D_SCAN_IN_5": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "D_SCAN_IN_6": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "D_SCAN_IN_7": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "D_SCAN_MODE": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "D_SCAN_RESET": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "D_CIN0": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "D_CIN1": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "D_CIN2": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "D_CIN3": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "D_CIN4": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "D_CIN5": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "D_CIN6": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "D_CIN7": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "D_CIN8": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "D_CIN9": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "D_CIN10": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "D_CIN11": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CH0_HDOUTP": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "CH1_HDOUTP": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "CH0_HDOUTN": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "CH1_HDOUTN": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "D_TXBIT_CLKP_TO_ND": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "D_TXBIT_CLKN_TO_ND": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "D_SYNC_PULSE2ND": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "D_TXPLL_LOL_TO_ND": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "CH0_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "CH1_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "CH0_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "CH1_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "CH0_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "CH1_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "CH0_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "CH1_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "CH0_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "CH1_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "CH0_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "CH1_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "CH0_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "CH1_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "CH0_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "CH1_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "CH0_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "CH1_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "CH0_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "CH1_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "CH0_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "CH1_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "CH0_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "CH1_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "CH0_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "CH1_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "CH0_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "CH1_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "CH0_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "CH1_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "CH0_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "CH1_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "CH0_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "CH1_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "CH0_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "CH1_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "CH0_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "CH1_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "CH0_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "CH1_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "CH0_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "CH1_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "CH0_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "CH1_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "CH0_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "CH1_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "CH0_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "CH1_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "CH0_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "CH1_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "CH0_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "CH1_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "CH0_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "CH1_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "CH0_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "CH1_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "CH0_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "CH1_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "CH0_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "CH1_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "CH0_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "CH1_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "CH0_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "CH1_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 234 ]
        },
        "CH0_FFS_RLOS": {
          "direction": "output",
          "bits": [ 235 ]
        },
        "CH1_FFS_RLOS": {
          "direction": "output",
          "bits": [ 236 ]
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 237 ]
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 238 ]
        },
        "CH0_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 239 ]
        },
        "CH1_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 240 ]
        },
        "CH0_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 241 ]
        },
        "CH1_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 242 ]
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 243 ]
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 244 ]
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 245 ]
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 246 ]
        },
        "CH0_FFS_RLOL": {
          "direction": "output",
          "bits": [ 247 ]
        },
        "CH1_FFS_RLOL": {
          "direction": "output",
          "bits": [ 248 ]
        },
        "CH0_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 249 ]
        },
        "CH1_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 250 ]
        },
        "CH0_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 251 ]
        },
        "CH1_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 252 ]
        },
        "CH0_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 253 ]
        },
        "CH1_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 254 ]
        },
        "D_SCIRDATA0": {
          "direction": "output",
          "bits": [ 255 ]
        },
        "D_SCIRDATA1": {
          "direction": "output",
          "bits": [ 256 ]
        },
        "D_SCIRDATA2": {
          "direction": "output",
          "bits": [ 257 ]
        },
        "D_SCIRDATA3": {
          "direction": "output",
          "bits": [ 258 ]
        },
        "D_SCIRDATA4": {
          "direction": "output",
          "bits": [ 259 ]
        },
        "D_SCIRDATA5": {
          "direction": "output",
          "bits": [ 260 ]
        },
        "D_SCIRDATA6": {
          "direction": "output",
          "bits": [ 261 ]
        },
        "D_SCIRDATA7": {
          "direction": "output",
          "bits": [ 262 ]
        },
        "D_SCIINT": {
          "direction": "output",
          "bits": [ 263 ]
        },
        "D_SCAN_OUT_0": {
          "direction": "output",
          "bits": [ 264 ]
        },
        "D_SCAN_OUT_1": {
          "direction": "output",
          "bits": [ 265 ]
        },
        "D_SCAN_OUT_2": {
          "direction": "output",
          "bits": [ 266 ]
        },
        "D_SCAN_OUT_3": {
          "direction": "output",
          "bits": [ 267 ]
        },
        "D_SCAN_OUT_4": {
          "direction": "output",
          "bits": [ 268 ]
        },
        "D_SCAN_OUT_5": {
          "direction": "output",
          "bits": [ 269 ]
        },
        "D_SCAN_OUT_6": {
          "direction": "output",
          "bits": [ 270 ]
        },
        "D_SCAN_OUT_7": {
          "direction": "output",
          "bits": [ 271 ]
        },
        "D_COUT0": {
          "direction": "output",
          "bits": [ 272 ]
        },
        "D_COUT1": {
          "direction": "output",
          "bits": [ 273 ]
        },
        "D_COUT2": {
          "direction": "output",
          "bits": [ 274 ]
        },
        "D_COUT3": {
          "direction": "output",
          "bits": [ 275 ]
        },
        "D_COUT4": {
          "direction": "output",
          "bits": [ 276 ]
        },
        "D_COUT5": {
          "direction": "output",
          "bits": [ 277 ]
        },
        "D_COUT6": {
          "direction": "output",
          "bits": [ 278 ]
        },
        "D_COUT7": {
          "direction": "output",
          "bits": [ 279 ]
        },
        "D_COUT8": {
          "direction": "output",
          "bits": [ 280 ]
        },
        "D_COUT9": {
          "direction": "output",
          "bits": [ 281 ]
        },
        "D_COUT10": {
          "direction": "output",
          "bits": [ 282 ]
        },
        "D_COUT11": {
          "direction": "output",
          "bits": [ 283 ]
        },
        "D_COUT12": {
          "direction": "output",
          "bits": [ 284 ]
        },
        "D_COUT13": {
          "direction": "output",
          "bits": [ 285 ]
        },
        "D_COUT14": {
          "direction": "output",
          "bits": [ 286 ]
        },
        "D_COUT15": {
          "direction": "output",
          "bits": [ 287 ]
        },
        "D_COUT16": {
          "direction": "output",
          "bits": [ 288 ]
        },
        "D_COUT17": {
          "direction": "output",
          "bits": [ 289 ]
        },
        "D_COUT18": {
          "direction": "output",
          "bits": [ 290 ]
        },
        "D_COUT19": {
          "direction": "output",
          "bits": [ 291 ]
        },
        "D_REFCLKI": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "D_FFS_PLOL": {
          "direction": "output",
          "bits": [ 293 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CH0_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.69-425.91"
          }
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.134-419.155"
          }
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.8-420.29"
          }
        },
        "CH0_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.8-417.21"
          }
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.8-418.30"
          }
        },
        "CH0_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.102-418.121"
          }
        },
        "CH0_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.144-420.163"
          }
        },
        "CH0_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.102-420.121"
          }
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.54-420.76"
          }
        },
        "CH0_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.80-417.95"
          }
        },
        "CH0_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.38-417.57"
          }
        },
        "CH0_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.8-419.25"
          }
        },
        "CH0_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.46-419.66"
          }
        },
        "CH0_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.90-419.110"
          }
        },
        "CH0_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.8-421.20"
          }
        },
        "CH0_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.70-421.85"
          }
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.180-419.200"
          }
        },
        "CH0_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.114-417.131"
          }
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.144-418.163"
          }
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.56-418.77"
          }
        },
        "CH0_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.36-421.51"
          }
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.224-419.244"
          }
        },
        "CH0_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:437.127-437.145"
          }
        },
        "CH0_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:437.85-437.104"
          }
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:437.37-437.59"
          }
        },
        "CH0_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:436.111-436.127"
          }
        },
        "CH0_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:436.73-436.90"
          }
        },
        "CH0_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:438.105-438.117"
          }
        },
        "CH0_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:437.9-437.21"
          }
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:438.9-438.31"
          }
        },
        "CH0_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:438.133-438.150"
          }
        },
        "CH0_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:439.9-439.28"
          }
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:438.57-438.79"
          }
        },
        "CH0_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.102-410.117"
          }
        },
        "CH0_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.38-410.52"
          }
        },
        "CH0_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:430.73-430.86"
          }
        },
        "CH0_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:430.103-430.116"
          }
        },
        "CH0_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:433.9-433.23"
          }
        },
        "CH0_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:433.41-433.55"
          }
        },
        "CH0_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:433.73-433.87"
          }
        },
        "CH0_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:433.105-433.119"
          }
        },
        "CH0_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:434.9-434.23"
          }
        },
        "CH0_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:434.41-434.55"
          }
        },
        "CH0_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:434.73-434.87"
          }
        },
        "CH0_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:434.105-434.119"
          }
        },
        "CH0_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:435.9-435.23"
          }
        },
        "CH0_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:435.41-435.55"
          }
        },
        "CH0_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:431.9-431.22"
          }
        },
        "CH0_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:435.73-435.87"
          }
        },
        "CH0_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:435.105-435.119"
          }
        },
        "CH0_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:436.9-436.23"
          }
        },
        "CH0_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:436.41-436.55"
          }
        },
        "CH0_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:431.39-431.52"
          }
        },
        "CH0_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:431.69-431.82"
          }
        },
        "CH0_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:431.99-431.112"
          }
        },
        "CH0_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:432.9-432.22"
          }
        },
        "CH0_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:432.39-432.52"
          }
        },
        "CH0_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:432.69-432.82"
          }
        },
        "CH0_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:432.99-432.112"
          }
        },
        "CH0_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:429.9-429.24"
          }
        },
        "CH0_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:429.43-429.58"
          }
        },
        "CH0_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:430.9-430.23"
          }
        },
        "CH0_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.70-410.84"
          }
        },
        "CH0_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.8-411.21"
          }
        },
        "CH0_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.38-411.51"
          }
        },
        "CH0_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.68-413.82"
          }
        },
        "CH0_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.100-413.114"
          }
        },
        "CH0_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.8-414.22"
          }
        },
        "CH0_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.40-414.54"
          }
        },
        "CH0_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.72-414.86"
          }
        },
        "CH0_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.104-414.118"
          }
        },
        "CH0_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.8-415.22"
          }
        },
        "CH0_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.40-415.54"
          }
        },
        "CH0_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.72-415.86"
          }
        },
        "CH0_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.104-415.118"
          }
        },
        "CH0_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.68-411.81"
          }
        },
        "CH0_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.8-416.22"
          }
        },
        "CH0_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.40-416.54"
          }
        },
        "CH0_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.72-416.86"
          }
        },
        "CH0_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.104-416.118"
          }
        },
        "CH0_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.98-411.111"
          }
        },
        "CH0_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.8-412.21"
          }
        },
        "CH0_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.38-412.51"
          }
        },
        "CH0_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.68-412.81"
          }
        },
        "CH0_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.98-412.111"
          }
        },
        "CH0_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.8-413.21"
          }
        },
        "CH0_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.38-413.51"
          }
        },
        "CH0_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:429.77-429.92"
          }
        },
        "CH0_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:429.111-429.126"
          }
        },
        "CH0_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:430.41-430.55"
          }
        },
        "CH0_HDINN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:406.8-406.17"
          }
        },
        "CH0_HDINP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:402.8-402.17"
          }
        },
        "CH0_HDOUTN": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:428.33-428.43"
          }
        },
        "CH0_HDOUTP": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:428.9-428.19"
          }
        },
        "CH0_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.104-421.119"
          }
        },
        "CH0_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:439.51-439.66"
          }
        },
        "CH0_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.8-410.21"
          }
        },
        "CH0_SCIEN": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.8-424.17"
          }
        },
        "CH0_SCISEL": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.30-424.40"
          }
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.93-425.115"
          }
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.157-419.178"
          }
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.31-420.52"
          }
        },
        "CH1_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.23-417.36"
          }
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.32-418.54"
          }
        },
        "CH1_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.123-418.142"
          }
        },
        "CH1_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.165-420.184"
          }
        },
        "CH1_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.123-420.142"
          }
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:420.78-420.100"
          }
        },
        "CH1_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.97-417.112"
          }
        },
        "CH1_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.59-417.78"
          }
        },
        "CH1_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.27-419.44"
          }
        },
        "CH1_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.68-419.88"
          }
        },
        "CH1_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.112-419.132"
          }
        },
        "CH1_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.22-421.34"
          }
        },
        "CH1_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.87-421.102"
          }
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.202-419.222"
          }
        },
        "CH1_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:417.133-417.150"
          }
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.165-418.184"
          }
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:418.79-418.100"
          }
        },
        "CH1_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.53-421.68"
          }
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:419.246-419.266"
          }
        },
        "CH1_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:437.147-437.165"
          }
        },
        "CH1_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:437.106-437.125"
          }
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:437.61-437.83"
          }
        },
        "CH1_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:436.129-436.145"
          }
        },
        "CH1_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:436.92-436.109"
          }
        },
        "CH1_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:438.119-438.131"
          }
        },
        "CH1_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:437.23-437.35"
          }
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:438.33-438.55"
          }
        },
        "CH1_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:438.152-438.169"
          }
        },
        "CH1_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:439.30-439.49"
          }
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:438.81-438.103"
          }
        },
        "CH1_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.119-410.134"
          }
        },
        "CH1_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.54-410.68"
          }
        },
        "CH1_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:430.88-430.101"
          }
        },
        "CH1_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:430.118-430.131"
          }
        },
        "CH1_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:433.25-433.39"
          }
        },
        "CH1_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:433.57-433.71"
          }
        },
        "CH1_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:433.89-433.103"
          }
        },
        "CH1_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:433.121-433.135"
          }
        },
        "CH1_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:434.25-434.39"
          }
        },
        "CH1_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:434.57-434.71"
          }
        },
        "CH1_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:434.89-434.103"
          }
        },
        "CH1_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:434.121-434.135"
          }
        },
        "CH1_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:435.25-435.39"
          }
        },
        "CH1_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:435.57-435.71"
          }
        },
        "CH1_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:431.24-431.37"
          }
        },
        "CH1_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:435.89-435.103"
          }
        },
        "CH1_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:435.121-435.135"
          }
        },
        "CH1_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:436.25-436.39"
          }
        },
        "CH1_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:436.57-436.71"
          }
        },
        "CH1_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:431.54-431.67"
          }
        },
        "CH1_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:431.84-431.97"
          }
        },
        "CH1_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:431.114-431.127"
          }
        },
        "CH1_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:432.24-432.37"
          }
        },
        "CH1_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:432.54-432.67"
          }
        },
        "CH1_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:432.84-432.97"
          }
        },
        "CH1_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:432.114-432.127"
          }
        },
        "CH1_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:429.26-429.41"
          }
        },
        "CH1_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:429.60-429.75"
          }
        },
        "CH1_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:430.25-430.39"
          }
        },
        "CH1_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.86-410.100"
          }
        },
        "CH1_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.23-411.36"
          }
        },
        "CH1_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.53-411.66"
          }
        },
        "CH1_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.84-413.98"
          }
        },
        "CH1_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.116-413.130"
          }
        },
        "CH1_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.24-414.38"
          }
        },
        "CH1_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.56-414.70"
          }
        },
        "CH1_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.88-414.102"
          }
        },
        "CH1_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:414.120-414.134"
          }
        },
        "CH1_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.24-415.38"
          }
        },
        "CH1_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.56-415.70"
          }
        },
        "CH1_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.88-415.102"
          }
        },
        "CH1_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:415.120-415.134"
          }
        },
        "CH1_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.83-411.96"
          }
        },
        "CH1_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.24-416.38"
          }
        },
        "CH1_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.56-416.70"
          }
        },
        "CH1_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.88-416.102"
          }
        },
        "CH1_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:416.120-416.134"
          }
        },
        "CH1_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:411.113-411.126"
          }
        },
        "CH1_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.23-412.36"
          }
        },
        "CH1_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.53-412.66"
          }
        },
        "CH1_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.83-412.96"
          }
        },
        "CH1_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:412.113-412.126"
          }
        },
        "CH1_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.23-413.36"
          }
        },
        "CH1_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:413.53-413.66"
          }
        },
        "CH1_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:429.94-429.109"
          }
        },
        "CH1_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:429.128-429.143"
          }
        },
        "CH1_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:430.57-430.71"
          }
        },
        "CH1_HDINN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:408.8-408.17"
          }
        },
        "CH1_HDINP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:404.8-404.17"
          }
        },
        "CH1_HDOUTN": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:428.45-428.55"
          }
        },
        "CH1_HDOUTP": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:428.21-428.31"
          }
        },
        "CH1_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:421.121-421.136"
          }
        },
        "CH1_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:439.68-439.83"
          }
        },
        "CH1_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:410.23-410.36"
          }
        },
        "CH1_SCIEN": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.19-424.28"
          }
        },
        "CH1_SCISEL": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.42-424.52"
          }
        },
        "D_CIN0": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:427.22-427.28"
          }
        },
        "D_CIN1": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:427.30-427.36"
          }
        },
        "D_CIN10": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:427.101-427.108"
          }
        },
        "D_CIN11": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:427.110-427.117"
          }
        },
        "D_CIN2": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:427.38-427.44"
          }
        },
        "D_CIN3": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:427.46-427.52"
          }
        },
        "D_CIN4": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:427.54-427.60"
          }
        },
        "D_CIN5": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:427.62-427.68"
          }
        },
        "D_CIN6": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:427.70-427.76"
          }
        },
        "D_CIN7": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:427.77-427.83"
          }
        },
        "D_CIN8": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:427.85-427.91"
          }
        },
        "D_CIN9": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:427.93-427.99"
          }
        },
        "D_COUT0": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.9-441.16"
          }
        },
        "D_COUT1": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.18-441.25"
          }
        },
        "D_COUT10": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.99-441.107"
          }
        },
        "D_COUT11": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.109-441.117"
          }
        },
        "D_COUT12": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.119-441.127"
          }
        },
        "D_COUT13": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.129-441.137"
          }
        },
        "D_COUT14": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.139-441.147"
          }
        },
        "D_COUT15": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.149-441.157"
          }
        },
        "D_COUT16": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.159-441.167"
          }
        },
        "D_COUT17": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.169-441.177"
          }
        },
        "D_COUT18": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.179-441.187"
          }
        },
        "D_COUT19": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.189-441.197"
          }
        },
        "D_COUT2": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.27-441.34"
          }
        },
        "D_COUT3": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.36-441.43"
          }
        },
        "D_COUT4": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.45-441.52"
          }
        },
        "D_COUT5": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.54-441.61"
          }
        },
        "D_COUT6": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.63-441.70"
          }
        },
        "D_COUT7": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.72-441.79"
          }
        },
        "D_COUT8": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.81-441.88"
          }
        },
        "D_COUT9": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:441.90-441.97"
          }
        },
        "D_CYAWSTN": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.74-424.83"
          }
        },
        "D_FFC_DUAL_RST": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.8-425.22"
          }
        },
        "D_FFC_MACROPDB": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.41-425.55"
          }
        },
        "D_FFC_MACRO_RST": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.24-425.39"
          }
        },
        "D_FFC_SYNC_TOGGLE": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.85-424.102"
          }
        },
        "D_FFC_TRST": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.57-425.67"
          }
        },
        "D_FFS_PLOL": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:444.9-444.19"
          }
        },
        "D_REFCLKI": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:443.9-443.18"
          }
        },
        "D_SCAN_ENABLE": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.117-425.130"
          }
        },
        "D_SCAN_IN_0": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:425.132-425.143"
          }
        },
        "D_SCAN_IN_1": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.8-426.19"
          }
        },
        "D_SCAN_IN_2": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.21-426.32"
          }
        },
        "D_SCAN_IN_3": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.34-426.45"
          }
        },
        "D_SCAN_IN_4": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.47-426.58"
          }
        },
        "D_SCAN_IN_5": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.60-426.71"
          }
        },
        "D_SCAN_IN_6": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.73-426.84"
          }
        },
        "D_SCAN_IN_7": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.86-426.97"
          }
        },
        "D_SCAN_MODE": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:426.99-426.110"
          }
        },
        "D_SCAN_OUT_0": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:440.71-440.83"
          }
        },
        "D_SCAN_OUT_1": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:440.85-440.97"
          }
        },
        "D_SCAN_OUT_2": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:440.99-440.111"
          }
        },
        "D_SCAN_OUT_3": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:440.113-440.125"
          }
        },
        "D_SCAN_OUT_4": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:440.127-440.139"
          }
        },
        "D_SCAN_OUT_5": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:440.141-440.153"
          }
        },
        "D_SCAN_OUT_6": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:440.155-440.167"
          }
        },
        "D_SCAN_OUT_7": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:440.169-440.181"
          }
        },
        "D_SCAN_RESET": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:427.8-427.20"
          }
        },
        "D_SCIADDR0": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.8-423.18"
          }
        },
        "D_SCIADDR1": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.20-423.30"
          }
        },
        "D_SCIADDR2": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.32-423.42"
          }
        },
        "D_SCIADDR3": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.44-423.54"
          }
        },
        "D_SCIADDR4": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.56-423.66"
          }
        },
        "D_SCIADDR5": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.68-423.78"
          }
        },
        "D_SCIENAUX": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.80-423.90"
          }
        },
        "D_SCIINT": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:440.61-440.69"
          }
        },
        "D_SCIRD": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.54-424.61"
          }
        },
        "D_SCIRDATA0": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:439.85-439.96"
          }
        },
        "D_SCIRDATA1": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:439.98-439.109"
          }
        },
        "D_SCIRDATA2": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:439.111-439.122"
          }
        },
        "D_SCIRDATA3": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:439.124-439.135"
          }
        },
        "D_SCIRDATA4": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:440.9-440.20"
          }
        },
        "D_SCIRDATA5": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:440.22-440.33"
          }
        },
        "D_SCIRDATA6": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:440.35-440.46"
          }
        },
        "D_SCIRDATA7": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:440.48-440.59"
          }
        },
        "D_SCISELAUX": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:423.92-423.103"
          }
        },
        "D_SCIWDATA0": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.8-422.19"
          }
        },
        "D_SCIWDATA1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.21-422.32"
          }
        },
        "D_SCIWDATA2": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.34-422.45"
          }
        },
        "D_SCIWDATA3": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.47-422.58"
          }
        },
        "D_SCIWDATA4": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.60-422.71"
          }
        },
        "D_SCIWDATA5": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.73-422.84"
          }
        },
        "D_SCIWDATA6": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.86-422.97"
          }
        },
        "D_SCIWDATA7": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:422.99-422.110"
          }
        },
        "D_SCIWSTN": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:424.63-424.72"
          }
        },
        "D_SYNC_ND": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.52-409.61"
          }
        },
        "D_SYNC_PULSE2ND": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:428.97-428.112"
          }
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.30-409.50"
          }
        },
        "D_TXBIT_CLKN_TO_ND": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:428.77-428.95"
          }
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.8-409.28"
          }
        },
        "D_TXBIT_CLKP_TO_ND": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:428.57-428.75"
          }
        },
        "D_TXPLL_LOL_FROM_ND": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:409.63-409.82"
          }
        },
        "D_TXPLL_LOL_TO_ND": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:428.114-428.131"
          }
        }
      }
    },
    "DDRDLLA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:342.1-348.10"
      },
      "parameter_default_values": {
        "FORCE_MAX_DELAY": "NO",
        "GSR": "ENABLED"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "UDDCNTLN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "FREEZE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DDRDEL": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DCNTL7": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DCNTL6": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DCNTL5": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DCNTL4": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "DCNTL3": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "DCNTL2": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "DCNTL1": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DCNTL0": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:343.8-343.11"
          }
        },
        "DCNTL0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.79-344.85"
          }
        },
        "DCNTL1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.71-344.77"
          }
        },
        "DCNTL2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.63-344.69"
          }
        },
        "DCNTL3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.55-344.61"
          }
        },
        "DCNTL4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.47-344.53"
          }
        },
        "DCNTL5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.39-344.45"
          }
        },
        "DCNTL6": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.31-344.37"
          }
        },
        "DCNTL7": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.23-344.29"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.15-344.21"
          }
        },
        "FREEZE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:343.28-343.34"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:344.9-344.13"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:343.13-343.16"
          }
        },
        "UDDCNTLN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:343.18-343.26"
          }
        }
      }
    },
    "DELAYF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:207.1-213.10"
      },
      "parameter_default_values": {
        "DEL_MODE": "USER_DEFINED",
        "DEL_VALUE": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIRECTION": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CFLAG": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:208.8-208.9"
          }
        },
        "CFLAG": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:209.12-209.17"
          }
        },
        "DIRECTION": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:208.24-208.33"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:208.11-208.16"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:208.18-208.22"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:209.9-209.10"
          }
        }
      }
    },
    "DELAYG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:216.1-222.10"
      },
      "parameter_default_values": {
        "DEL_MODE": "USER_DEFINED",
        "DEL_VALUE": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:217.8-217.9"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:218.9-218.10"
          }
        }
      }
    },
    "DLLDELD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:351.1-357.10"
      },
      "parameter_default_values": {
        "DEL_ADJ": "PLUS",
        "DEL_VAL": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DDRDEL": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DIRECTION": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "CFLAG": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:352.8-352.9"
          }
        },
        "CFLAG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:353.12-353.17"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:352.11-352.17"
          }
        },
        "DIRECTION": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:352.32-352.41"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:352.19-352.24"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:352.26-352.30"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:353.9-353.10"
          }
        }
      }
    },
    "DP16KD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:460.1-674.10"
      },
      "parameter_default_values": {
        "ADA0MUX": "ADA0",
        "ADA10MUX": "ADA10",
        "ADA11MUX": "ADA11",
        "ADA12MUX": "ADA12",
        "ADA13MUX": "ADA13",
        "ADA1MUX": "ADA1",
        "ADA2MUX": "ADA2",
        "ADA3MUX": "ADA3",
        "ADA4MUX": "ADA4",
        "ADA5MUX": "ADA5",
        "ADA6MUX": "ADA6",
        "ADA7MUX": "ADA7",
        "ADA8MUX": "ADA8",
        "ADA9MUX": "ADA9",
        "ADB0MUX": "ADB0",
        "ADB10MUX": "ADB10",
        "ADB11MUX": "ADB11",
        "ADB12MUX": "ADB12",
        "ADB13MUX": "ADB13",
        "ADB1MUX": "ADB1",
        "ADB2MUX": "ADB2",
        "ADB3MUX": "ADB3",
        "ADB4MUX": "ADB4",
        "ADB5MUX": "ADB5",
        "ADB6MUX": "ADB6",
        "ADB7MUX": "ADB7",
        "ADB8MUX": "ADB8",
        "ADB9MUX": "ADB9",
        "ASYNC_RESET_RELEASE": "SYNC",
        "CEAMUX": "CEA",
        "CEBMUX": "CEB",
        "CLKAMUX": "CLKA",
        "CLKBMUX": "CLKB",
        "CSA0MUX": "CSA0",
        "CSA1MUX": "CSA1",
        "CSA2MUX": "CSA2",
        "CSB0MUX": "CSB0",
        "CSB1MUX": "CSB1",
        "CSB2MUX": "CSB2",
        "CSDECODE_A": "0b000",
        "CSDECODE_B": "0b000",
        "DATA_WIDTH_A": "00000000000000000000000000010010",
        "DATA_WIDTH_B": "00000000000000000000000000010010",
        "DIA0MUX": "DIA0",
        "DIA10MUX": "DIA10",
        "DIA11MUX": "DIA11",
        "DIA12MUX": "DIA12",
        "DIA13MUX": "DIA13",
        "DIA14MUX": "DIA14",
        "DIA15MUX": "DIA15",
        "DIA16MUX": "DIA16",
        "DIA17MUX": "DIA17",
        "DIA1MUX": "DIA1",
        "DIA2MUX": "DIA2",
        "DIA3MUX": "DIA3",
        "DIA4MUX": "DIA4",
        "DIA5MUX": "DIA5",
        "DIA6MUX": "DIA6",
        "DIA7MUX": "DIA7",
        "DIA8MUX": "DIA8",
        "DIA9MUX": "DIA9",
        "DIB0MUX": "DIB0",
        "DIB10MUX": "DIB10",
        "DIB11MUX": "DIB11",
        "DIB12MUX": "DIB12",
        "DIB13MUX": "DIB13",
        "DIB14MUX": "DIB14",
        "DIB15MUX": "DIB15",
        "DIB16MUX": "DIB16",
        "DIB17MUX": "DIB17",
        "DIB1MUX": "DIB1",
        "DIB2MUX": "DIB2",
        "DIB3MUX": "DIB3",
        "DIB4MUX": "DIB4",
        "DIB5MUX": "DIB5",
        "DIB6MUX": "DIB6",
        "DIB7MUX": "DIB7",
        "DIB8MUX": "DIB8",
        "DIB9MUX": "DIB9",
        "DOA0MUX": "DOA0",
        "DOA10MUX": "DOA10",
        "DOA11MUX": "DOA11",
        "DOA12MUX": "DOA12",
        "DOA13MUX": "DOA13",
        "DOA14MUX": "DOA14",
        "DOA15MUX": "DOA15",
        "DOA16MUX": "DOA16",
        "DOA17MUX": "DOA17",
        "DOA1MUX": "DOA1",
        "DOA2MUX": "DOA2",
        "DOA3MUX": "DOA3",
        "DOA4MUX": "DOA4",
        "DOA5MUX": "DOA5",
        "DOA6MUX": "DOA6",
        "DOA7MUX": "DOA7",
        "DOA8MUX": "DOA8",
        "DOA9MUX": "DOA9",
        "DOB0MUX": "DOB0",
        "DOB10MUX": "DOB10",
        "DOB11MUX": "DOB11",
        "DOB12MUX": "DOB12",
        "DOB13MUX": "DOB13",
        "DOB14MUX": "DOB14",
        "DOB15MUX": "DOB15",
        "DOB16MUX": "DOB16",
        "DOB17MUX": "DOB17",
        "DOB1MUX": "DOB1",
        "DOB2MUX": "DOB2",
        "DOB3MUX": "DOB3",
        "DOB4MUX": "DOB4",
        "DOB5MUX": "DOB5",
        "DOB6MUX": "DOB6",
        "DOB7MUX": "DOB7",
        "DOB8MUX": "DOB8",
        "DOB9MUX": "DOB9",
        "GSR": "ENABLED",
        "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_DATA": "STATIC",
        "OCEAMUX": "OCEA",
        "OCEBMUX": "OCEB",
        "REGMODE_A": "NOREG",
        "REGMODE_B": "NOREG",
        "RESETMODE": "SYNC",
        "RSTAMUX": "RSTA",
        "RSTBMUX": "RSTB",
        "WEAMUX": "WEA",
        "WEBMUX": "WEB",
        "WID": "00000000000000000000000000000000",
        "WRITEMODE_A": "NORMAL",
        "WRITEMODE_B": "NORMAL"
      },
      "ports": {
        "DIA17": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DIA16": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DIA15": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIA14": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DIA13": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DIA12": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DIA11": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DIA10": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIA9": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DIA8": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DIA7": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DIA6": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DIA5": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DIA4": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DIA3": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DIA2": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DIA1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DIA0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "ADA13": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "ADA12": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "ADA11": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "ADA10": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "ADA9": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "ADA8": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "ADA7": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "ADA6": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "ADA5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "ADA4": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "ADA3": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "ADA2": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "ADA1": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "ADA0": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WEA": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "RSTA": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CSA2": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CSA1": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CSA0": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DOA17": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "DOA16": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "DOA15": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "DOA14": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "DOA13": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "DOA12": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "DOA11": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "DOA10": {
          "direction": "output",
          "bits": [ 49 ]
        },
        "DOA9": {
          "direction": "output",
          "bits": [ 50 ]
        },
        "DOA8": {
          "direction": "output",
          "bits": [ 51 ]
        },
        "DOA7": {
          "direction": "output",
          "bits": [ 52 ]
        },
        "DOA6": {
          "direction": "output",
          "bits": [ 53 ]
        },
        "DOA5": {
          "direction": "output",
          "bits": [ 54 ]
        },
        "DOA4": {
          "direction": "output",
          "bits": [ 55 ]
        },
        "DOA3": {
          "direction": "output",
          "bits": [ 56 ]
        },
        "DOA2": {
          "direction": "output",
          "bits": [ 57 ]
        },
        "DOA1": {
          "direction": "output",
          "bits": [ 58 ]
        },
        "DOA0": {
          "direction": "output",
          "bits": [ 59 ]
        },
        "DIB17": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "DIB16": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "DIB15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "DIB14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "DIB13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "DIB12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "DIB11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "DIB10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "DIB9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "DIB8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "DIB7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DIB6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "DIB5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "DIB4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "DIB3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "DIB2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "DIB1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DIB0": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADB13": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADB12": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "ADB11": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "ADB10": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "ADB9": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ADB8": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "ADB7": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "ADB6": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "ADB5": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "ADB4": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "ADB3": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "ADB2": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "ADB1": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "ADB0": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "WEB": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "RSTB": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CSB2": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CSB1": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CSB0": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "DOB17": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DOB16": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DOB15": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DOB14": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DOB13": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DOB12": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DOB11": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DOB10": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DOB9": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DOB8": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DOB7": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DOB6": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DOB5": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "DOB4": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "DOB3": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "DOB2": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "DOB1": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "DOB0": {
          "direction": "output",
          "bits": [ 117 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA0": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:462.91-462.95"
          }
        },
        "ADA1": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:462.85-462.89"
          }
        },
        "ADA10": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:462.30-462.35"
          }
        },
        "ADA11": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:462.23-462.28"
          }
        },
        "ADA12": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:462.16-462.21"
          }
        },
        "ADA13": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:462.9-462.14"
          }
        },
        "ADA2": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:462.79-462.83"
          }
        },
        "ADA3": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:462.73-462.77"
          }
        },
        "ADA4": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:462.67-462.71"
          }
        },
        "ADA5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:462.61-462.65"
          }
        },
        "ADA6": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:462.55-462.59"
          }
        },
        "ADA7": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:462.49-462.53"
          }
        },
        "ADA8": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:462.43-462.47"
          }
        },
        "ADA9": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:462.37-462.41"
          }
        },
        "ADB0": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:468.91-468.95"
          }
        },
        "ADB1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:468.85-468.89"
          }
        },
        "ADB10": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:468.30-468.35"
          }
        },
        "ADB11": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:468.23-468.28"
          }
        },
        "ADB12": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:468.16-468.21"
          }
        },
        "ADB13": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:468.9-468.14"
          }
        },
        "ADB2": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:468.79-468.83"
          }
        },
        "ADB3": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:468.73-468.77"
          }
        },
        "ADB4": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:468.67-468.71"
          }
        },
        "ADB5": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:468.61-468.65"
          }
        },
        "ADB6": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:468.55-468.59"
          }
        },
        "ADB7": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:468.49-468.53"
          }
        },
        "ADB8": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:468.43-468.47"
          }
        },
        "ADB9": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:468.37-468.41"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:463.9-463.12"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:469.9-469.12"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:463.20-463.24"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:469.20-469.24"
          }
        },
        "CSA0": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:464.21-464.25"
          }
        },
        "CSA1": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:464.15-464.19"
          }
        },
        "CSA2": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:464.9-464.13"
          }
        },
        "CSB0": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:470.21-470.25"
          }
        },
        "CSB1": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:470.15-470.19"
          }
        },
        "CSB2": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:470.9-470.13"
          }
        },
        "DIA0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.119-461.123"
          }
        },
        "DIA1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.113-461.117"
          }
        },
        "DIA10": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.58-461.63"
          }
        },
        "DIA11": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.51-461.56"
          }
        },
        "DIA12": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.44-461.49"
          }
        },
        "DIA13": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.37-461.42"
          }
        },
        "DIA14": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.30-461.35"
          }
        },
        "DIA15": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.23-461.28"
          }
        },
        "DIA16": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.16-461.21"
          }
        },
        "DIA17": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.9-461.14"
          }
        },
        "DIA2": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.107-461.111"
          }
        },
        "DIA3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.101-461.105"
          }
        },
        "DIA4": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.95-461.99"
          }
        },
        "DIA5": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.89-461.93"
          }
        },
        "DIA6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.83-461.87"
          }
        },
        "DIA7": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.77-461.81"
          }
        },
        "DIA8": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.71-461.75"
          }
        },
        "DIA9": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:461.65-461.69"
          }
        },
        "DIB0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.119-467.123"
          }
        },
        "DIB1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.113-467.117"
          }
        },
        "DIB10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.58-467.63"
          }
        },
        "DIB11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.51-467.56"
          }
        },
        "DIB12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.44-467.49"
          }
        },
        "DIB13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.37-467.42"
          }
        },
        "DIB14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.30-467.35"
          }
        },
        "DIB15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.23-467.28"
          }
        },
        "DIB16": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.16-467.21"
          }
        },
        "DIB17": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.9-467.14"
          }
        },
        "DIB2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.107-467.111"
          }
        },
        "DIB3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.101-467.105"
          }
        },
        "DIB4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.95-467.99"
          }
        },
        "DIB5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.89-467.93"
          }
        },
        "DIB6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.83-467.87"
          }
        },
        "DIB7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.77-467.81"
          }
        },
        "DIB8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.71-467.75"
          }
        },
        "DIB9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:467.65-467.69"
          }
        },
        "DOA0": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.120-465.124"
          }
        },
        "DOA1": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.114-465.118"
          }
        },
        "DOA10": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.59-465.64"
          }
        },
        "DOA11": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.52-465.57"
          }
        },
        "DOA12": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.45-465.50"
          }
        },
        "DOA13": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.38-465.43"
          }
        },
        "DOA14": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.31-465.36"
          }
        },
        "DOA15": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.24-465.29"
          }
        },
        "DOA16": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.17-465.22"
          }
        },
        "DOA17": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.10-465.15"
          }
        },
        "DOA2": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.108-465.112"
          }
        },
        "DOA3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.102-465.106"
          }
        },
        "DOA4": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.96-465.100"
          }
        },
        "DOA5": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.90-465.94"
          }
        },
        "DOA6": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.84-465.88"
          }
        },
        "DOA7": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.78-465.82"
          }
        },
        "DOA8": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.72-465.76"
          }
        },
        "DOA9": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:465.66-465.70"
          }
        },
        "DOB0": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.120-471.124"
          }
        },
        "DOB1": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.114-471.118"
          }
        },
        "DOB10": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.59-471.64"
          }
        },
        "DOB11": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.52-471.57"
          }
        },
        "DOB12": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.45-471.50"
          }
        },
        "DOB13": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.38-471.43"
          }
        },
        "DOB14": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.31-471.36"
          }
        },
        "DOB15": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.24-471.29"
          }
        },
        "DOB16": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.17-471.22"
          }
        },
        "DOB17": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.10-471.15"
          }
        },
        "DOB2": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.108-471.112"
          }
        },
        "DOB3": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.102-471.106"
          }
        },
        "DOB4": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.96-471.100"
          }
        },
        "DOB5": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.90-471.94"
          }
        },
        "DOB6": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.84-471.88"
          }
        },
        "DOB7": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.78-471.82"
          }
        },
        "DOB8": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.72-471.76"
          }
        },
        "DOB9": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:471.66-471.70"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:463.14-463.18"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:469.14-469.18"
          }
        },
        "RSTA": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:463.31-463.35"
          }
        },
        "RSTB": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:469.31-469.35"
          }
        },
        "WEA": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:463.26-463.29"
          }
        },
        "WEB": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:469.26-469.29"
          }
        }
      }
    },
    "DPR16X4C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:236.1-295.10"
      },
      "parameter_default_values": {
        "INITVAL": "0x0000000000000000 "
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:237.15-237.17"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:241.16-241.18"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:239.15-239.18"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:240.15-240.18"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:238.9-238.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:238.14-238.17"
          }
        }
      }
    },
    "DQSBUFM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:324.1-339.10"
      },
      "parameter_default_values": {
        "DQS_LI_DEL_ADJ": "FACTORYONLY",
        "DQS_LI_DEL_VAL": "00000000000000000000000000000000",
        "DQS_LO_DEL_ADJ": "FACTORYONLY",
        "DQS_LO_DEL_VAL": "00000000000000000000000000000000",
        "GSR": "ENABLED"
      },
      "ports": {
        "DQSI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "READ1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "READ0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "READCLKSEL2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "READCLKSEL1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "READCLKSEL0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DDRDEL": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DYNDELAY7": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DYNDELAY6": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DYNDELAY5": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DYNDELAY4": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DYNDELAY3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DYNDELAY2": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DYNDELAY1": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DYNDELAY0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RDLOADN": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RDMOVE": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RDDIRECTION": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "WRLOADN": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "WRMOVE": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "WRDIRECTION": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "PAUSE": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DQSR90": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "DQSW": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "DQSW270": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "RDPNTR2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "RDPNTR1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "RDPNTR0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "WRPNTR2": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "WRPNTR1": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "WRPNTR0": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "DATAVALID": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "BURSTDET": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "RDCFLAG": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "WRCFLAG": {
          "direction": "output",
          "bits": [ 39 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BURSTDET": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:332.20-332.28"
          }
        },
        "DATAVALID": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:332.9-332.18"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:325.67-325.73"
          }
        },
        "DQSI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:325.8-325.12"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:330.9-330.15"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:330.17-330.21"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:330.23-330.30"
          }
        },
        "DYNDELAY0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:328.41-328.50"
          }
        },
        "DYNDELAY1": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:328.30-328.39"
          }
        },
        "DYNDELAY2": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:328.19-328.28"
          }
        },
        "DYNDELAY3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:328.8-328.17"
          }
        },
        "DYNDELAY4": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:327.41-327.50"
          }
        },
        "DYNDELAY5": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:327.30-327.39"
          }
        },
        "DYNDELAY6": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:327.19-327.28"
          }
        },
        "DYNDELAY7": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:327.8-327.17"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:326.8-326.12"
          }
        },
        "PAUSE": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:329.73-329.78"
          }
        },
        "RDCFLAG": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:332.30-332.37"
          }
        },
        "RDDIRECTION": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:329.30-329.41"
          }
        },
        "RDLOADN": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:329.13-329.20"
          }
        },
        "RDMOVE": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:329.22-329.28"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:331.27-331.34"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:331.18-331.25"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:331.9-331.16"
          }
        },
        "READ0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:325.21-325.26"
          }
        },
        "READ1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:325.14-325.19"
          }
        },
        "READCLKSEL0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:325.54-325.65"
          }
        },
        "READCLKSEL1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:325.41-325.52"
          }
        },
        "READCLKSEL2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:325.28-325.39"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:329.8-329.11"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:326.14-326.18"
          }
        },
        "WRCFLAG": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:332.39-332.46"
          }
        },
        "WRDIRECTION": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:329.60-329.71"
          }
        },
        "WRLOADN": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:329.43-329.50"
          }
        },
        "WRMOVE": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:329.52-329.58"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:331.54-331.61"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:331.45-331.52"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:331.36-331.43"
          }
        }
      }
    },
    "DTR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:168.1-172.10"
      },
      "ports": {
        "STARTPULSE": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DTROUT7": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "DTROUT6": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "DTROUT5": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "DTROUT4": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DTROUT3": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DTROUT2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DTROUT1": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DTROUT0": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DTROUT0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.72-170.79"
          }
        },
        "DTROUT1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.63-170.70"
          }
        },
        "DTROUT2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.54-170.61"
          }
        },
        "DTROUT3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.45-170.52"
          }
        },
        "DTROUT4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.36-170.43"
          }
        },
        "DTROUT5": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.27-170.34"
          }
        },
        "DTROUT6": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.18-170.25"
          }
        },
        "DTROUT7": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:170.9-170.16"
          }
        },
        "STARTPULSE": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:169.8-169.18"
          }
        }
      }
    },
    "ECLKBRIDGECS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:376.1-380.10"
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECSOUT": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:377.8-377.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:377.14-377.18"
          }
        },
        "ECSOUT": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:378.9-378.15"
          }
        },
        "SEL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:377.20-377.23"
          }
        }
      }
    },
    "ECLKSYNCB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:369.1-373.10"
      },
      "ports": {
        "ECLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "STOP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ECLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:370.8-370.13"
          }
        },
        "ECLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:371.9-371.14"
          }
        },
        "STOP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:370.15-370.19"
          }
        }
      }
    },
    "EHXPLLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:120.1-165.10"
      },
      "parameter_default_values": {
        "CLKFB_DIV": "00000000000000000000000000000001",
        "CLKI_DIV": "00000000000000000000000000000001",
        "CLKOP_CPHASE": "00000000000000000000000000000000",
        "CLKOP_DIV": "00000000000000000000000000001000",
        "CLKOP_ENABLE": "ENABLED",
        "CLKOP_FPHASE": "00000000000000000000000000000000",
        "CLKOP_TRIM_DELAY": "00000000000000000000000000000000",
        "CLKOP_TRIM_POL": "RISING",
        "CLKOS2_CPHASE": "00000000000000000000000000000000",
        "CLKOS2_DIV": "00000000000000000000000000001000",
        "CLKOS2_ENABLE": "DISABLED",
        "CLKOS2_FPHASE": "00000000000000000000000000000000",
        "CLKOS3_CPHASE": "00000000000000000000000000000000",
        "CLKOS3_DIV": "00000000000000000000000000001000",
        "CLKOS3_ENABLE": "DISABLED",
        "CLKOS3_FPHASE": "00000000000000000000000000000000",
        "CLKOS_CPHASE": "00000000000000000000000000000000",
        "CLKOS_DIV": "00000000000000000000000000001000",
        "CLKOS_ENABLE": "DISABLED",
        "CLKOS_FPHASE": "00000000000000000000000000000000",
        "CLKOS_TRIM_DELAY": "00000000000000000000000000000000",
        "CLKOS_TRIM_POL": "RISING",
        "DPHASE_SOURCE": "DISABLED",
        "FEEDBK_PATH": "CLKOP",
        "INTFB_WAKE": "DISABLED",
        "INT_LOCK_STICKY": "ENABLED",
        "OUTDIVIDER_MUXA": "DIVA",
        "OUTDIVIDER_MUXB": "DIVB",
        "OUTDIVIDER_MUXC": "DIVC",
        "OUTDIVIDER_MUXD": "DIVD",
        "PLLRST_ENA": "DISABLED",
        "PLL_LOCK_DELAY": "00000000000000000000000011001000",
        "PLL_LOCK_MODE": "00000000000000000000000000000000",
        "REFIN_RESET": "DISABLED",
        "STDBY_ENABLE": "DISABLED",
        "SYNC_ENABLE": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PHASESEL1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PHASESEL0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PHASEDIR": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "PHASESTEP": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "PHASELOADREG": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "STDBY": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "PLLWAKESYNC": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "ENCLKOP": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "ENCLKOS": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "ENCLKOS2": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "ENCLKOS3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CLKOP": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "CLKOS": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "CLKOS2": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "CLKOS3": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "INTLOCK": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "REFCLK": {
          "direction": "output",
          "bits": [ 22 ]
        },
        "CLKINTFB": {
          "direction": "output",
          "bits": [ 23 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:121.14-121.19"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:121.8-121.12"
          }
        },
        "CLKINTFB": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:127.17-127.25"
          }
        },
        "CLKOP": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:125.9-125.14"
          }
        },
        "CLKOS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:125.16-125.21"
          }
        },
        "CLKOS2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:125.23-125.29"
          }
        },
        "CLKOS3": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:125.31-125.37"
          }
        },
        "ENCLKOP": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:124.13-124.20"
          }
        },
        "ENCLKOS": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:124.22-124.29"
          }
        },
        "ENCLKOS2": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:124.31-124.39"
          }
        },
        "ENCLKOS3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:124.41-124.49"
          }
        },
        "INTLOCK": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:126.15-126.22"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:126.9-126.13"
          }
        },
        "PHASEDIR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:122.30-122.38"
          }
        },
        "PHASELOADREG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:122.51-122.63"
          }
        },
        "PHASESEL0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:122.19-122.28"
          }
        },
        "PHASESEL1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:122.8-122.17"
          }
        },
        "PHASESTEP": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:122.40-122.49"
          }
        },
        "PLLWAKESYNC": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:123.15-123.26"
          }
        },
        "REFCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:127.9-127.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:124.8-124.11"
          }
        },
        "STDBY": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:123.8-123.13"
          }
        }
      }
    },
    "EXTREFB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:718.1-728.10"
      },
      "parameter_default_values": {
        "REFCK_DCBIAS_EN": "0b0",
        "REFCK_PWDNB": "0b0",
        "REFCK_RTERM": "0b0"
      },
      "ports": {
        "REFCLKP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "REFCLKN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "REFCLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "REFCLKN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:722.8-722.15"
          }
        },
        "REFCLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:723.9-723.16"
          }
        },
        "REFCLKP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:720.8-720.15"
          }
        }
      }
    },
    "FD1P3AX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.1-2.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.33-2.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.26-2.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.44-2.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.29-2.31"
          }
        }
      }
    },
    "FD1P3AY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.1-3.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.33-3.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.26-3.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.44-3.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.29-3.31"
          }
        }
      }
    },
    "FD1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.1-4.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.33-4.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.26-4.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.22-4.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.44-4.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.29-4.31"
          }
        }
      }
    },
    "FD1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.1-5.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.22-5.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.33-5.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.26-5.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.44-5.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.29-5.31"
          }
        }
      }
    },
    "FD1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.1-6.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.22-6.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.33-6.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.26-6.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.44-6.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.29-6.31"
          }
        }
      }
    },
    "FD1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.1-7.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.33-7.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.26-7.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.22-7.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.44-7.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.29-7.31"
          }
        }
      }
    },
    "FD1S3AX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.1-8.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.33-8.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.26-8.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.44-8.45"
          }
        }
      }
    },
    "FD1S3AY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.1-9.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.33-9.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.26-9.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.44-9.45"
          }
        }
      }
    },
    "FD1S3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.1-10.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.33-10.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.26-10.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.22-10.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.44-10.45"
          }
        }
      }
    },
    "FD1S3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.1-11.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.22-11.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.33-11.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.26-11.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.44-11.45"
          }
        }
      }
    },
    "FD1S3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.1-12.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.22-12.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.33-12.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.26-12.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.44-12.45"
          }
        }
      }
    },
    "FD1S3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.1-13.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.33-13.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.26-13.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.22-13.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.44-13.45"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:747.1-750.10"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:748.8-748.11"
          }
        }
      }
    },
    "IB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.1-2.157"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.45-2.46"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.59-2.60"
          }
        }
      }
    },
    "IBPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:4.1-4.157"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:4.45-4.46"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:4.59-4.60"
          }
        }
      }
    },
    "IBPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:3.1-3.157"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:3.45-3.46"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:3.59-3.60"
          }
        }
      }
    },
    "IDDR71B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:241.1-246.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "Q4": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "Q5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "Q6": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:242.28-242.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:242.8-242.9"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:242.17-242.21"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.9-243.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.13-243.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.17-243.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.21-243.23"
          }
        },
        "Q4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.25-243.27"
          }
        },
        "Q5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.29-243.31"
          }
        },
        "Q6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:243.33-243.35"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:242.23-242.26"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:242.11-242.15"
          }
        }
      }
    },
    "IDDRX1F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:225.1-230.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:226.8-226.9"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:227.9-227.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:227.13-227.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:226.17-226.20"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:226.11-226.15"
          }
        }
      }
    },
    "IDDRX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:249.1-255.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DQSR90": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RDPNTR2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RDPNTR1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "RDPNTR0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "WRPNTR2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WRPNTR1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "WRPNTR0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "QWL": {
          "direction": "output",
          "bits": [ 17 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:250.8-250.9"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:250.11-250.17"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:250.19-250.23"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:252.9-252.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:252.13-252.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:252.17-252.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:252.21-252.23"
          }
        },
        "QWL": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:252.25-252.28"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:251.26-251.33"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:251.17-251.24"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:251.8-251.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:250.31-250.34"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:250.25-250.29"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:251.53-251.60"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:251.44-251.51"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:251.35-251.42"
          }
        }
      }
    },
    "IDDRX2F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:233.1-238.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:234.28-234.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:234.8-234.9"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:234.17-234.21"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.9-235.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.13-235.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.17-235.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:235.21-235.23"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:234.23-234.26"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:234.11-234.15"
          }
        }
      }
    },
    "IFS1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.1-26.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.27-26.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.23-26.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.47-26.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.34-26.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.30-26.32"
          }
        }
      }
    },
    "IFS1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.1-27.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.23-27.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.27-27.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.47-27.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.34-27.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.30-27.32"
          }
        }
      }
    },
    "IFS1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.1-28.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.23-28.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.27-28.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.47-28.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.34-28.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.30-28.32"
          }
        }
      }
    },
    "IFS1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.1-29.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.27-29.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.23-29.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.47-29.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.34-29.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.30-29.32"
          }
        }
      }
    },
    "ILVDS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.1-13.139"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "AN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.20-13.21"
          }
        },
        "AN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.23-13.25"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.59-13.60"
          }
        }
      }
    },
    "INV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:410.1-412.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:410.18-410.19"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:410.28-410.29"
          }
        }
      }
    },
    "JTAGG": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:189.1-204.10"
      },
      "parameter_default_values": {
        "ER1": "ENABLED",
        "ER2": "ENABLED"
      },
      "ports": {
        "TCK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TMS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TDI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "JTDO2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "JTDO1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TDO": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "JTDI": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "JTCK": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "JRTI2": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "JRTI1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "JSHIFT": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "JUPDATE": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "JRSTN": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "JCE2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "JCE1": {
          "direction": "output",
          "bits": [ 16 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "JCE1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:200.39-200.43"
          }
        },
        "JCE2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:200.33-200.37"
          }
        },
        "JRSTN": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:200.26-200.31"
          }
        },
        "JRTI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:199.28-199.33"
          }
        },
        "JRTI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:199.21-199.26"
          }
        },
        "JSHIFT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:200.9-200.15"
          }
        },
        "JTCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:199.15-199.19"
          }
        },
        "JTDI": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:199.9-199.13"
          }
        },
        "JTDO1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:196.15-196.20"
          }
        },
        "JTDO2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:196.8-196.13"
          }
        },
        "JUPDATE": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:200.17-200.24"
          }
        },
        "TCK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:191.8-191.11"
          }
        },
        "TDI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:195.8-195.11"
          }
        },
        "TDO": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:198.9-198.12"
          }
        },
        "TMS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:193.8-193.11"
          }
        }
      }
    },
    "L6MUX21": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:65.1-72.10"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:65.23-65.25"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:65.27-65.29"
          }
        },
        "SD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:65.31-65.33"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:65.42-65.43"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:300.1-304.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:300.19-300.20"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:300.22-300.23"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:300.32-300.33"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.1-16.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.19-4.20"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.22-4.23"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.25-4.26"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.28-4.29"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:4.38-4.39"
          }
        }
      }
    },
    "MULT18X18D": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:5.1-48.10"
      },
      "parameter_default_values": {
        "CAS_MATCH_REG": "FALSE",
        "CLK0_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK1_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK2_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK3_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "GSR": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "HIGHSPEED_CLK": "NONE",
        "MULT_BYPASS": "00000000000000000000000000000000000000000000000000000000000000000100010001001001010100110100000101000010010011000100010101000100",
        "REG_INPUTA_CE": "CE0",
        "REG_INPUTA_CLK": "NONE",
        "REG_INPUTA_RST": "RST0",
        "REG_INPUTB_CE": "CE0",
        "REG_INPUTB_CLK": "NONE",
        "REG_INPUTB_RST": "RST0",
        "REG_INPUTC_CE": "CE0",
        "REG_INPUTC_CLK": "NONE",
        "REG_INPUTC_RST": "RST0",
        "REG_OUTPUT_CE": "CE0",
        "REG_OUTPUT_CLK": "NONE",
        "REG_OUTPUT_RST": "RST0",
        "REG_PIPELINE_CE": "CE0",
        "REG_PIPELINE_CLK": "NONE",
        "REG_PIPELINE_RST": "RST0",
        "RESETMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011",
        "SOURCEB_MODE": "00000000000000000000000000000000000000000000000000000000000000000000000001000010010111110101001101001000010010010100011001010100"
      },
      "ports": {
        "A0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A17": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "SIGNEDA": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "SIGNEDB": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "SOURCEA": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "SOURCEB": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CLK0": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CE3": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "SRIA0": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "SRIA1": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "SRIA2": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "SRIA3": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "SRIA4": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "SRIA5": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "SRIA6": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "SRIA7": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "SRIA8": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "SRIA9": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "SRIA10": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "SRIA11": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SRIA12": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "SRIA13": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "SRIA14": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "SRIA15": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "SRIA16": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "SRIA17": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "SRIB0": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "SRIB1": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "SRIB2": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "SRIB3": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "SRIB4": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "SRIB5": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "SRIB6": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "SRIB7": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "SRIB8": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "SRIB9": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "SRIB10": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "SRIB11": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "SRIB12": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "SRIB13": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "SRIB14": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "SRIB15": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "SRIB16": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "SRIB17": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "SROA0": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "SROA1": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "SROA2": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "SROA3": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "SROA4": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "SROA5": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "SROA6": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "SROA7": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "SROA8": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "SROA9": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "SROA10": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SROA11": {
          "direction": "output",
          "bits": [ 119 ]
        },
        "SROA12": {
          "direction": "output",
          "bits": [ 120 ]
        },
        "SROA13": {
          "direction": "output",
          "bits": [ 121 ]
        },
        "SROA14": {
          "direction": "output",
          "bits": [ 122 ]
        },
        "SROA15": {
          "direction": "output",
          "bits": [ 123 ]
        },
        "SROA16": {
          "direction": "output",
          "bits": [ 124 ]
        },
        "SROA17": {
          "direction": "output",
          "bits": [ 125 ]
        },
        "SROB0": {
          "direction": "output",
          "bits": [ 126 ]
        },
        "SROB1": {
          "direction": "output",
          "bits": [ 127 ]
        },
        "SROB2": {
          "direction": "output",
          "bits": [ 128 ]
        },
        "SROB3": {
          "direction": "output",
          "bits": [ 129 ]
        },
        "SROB4": {
          "direction": "output",
          "bits": [ 130 ]
        },
        "SROB5": {
          "direction": "output",
          "bits": [ 131 ]
        },
        "SROB6": {
          "direction": "output",
          "bits": [ 132 ]
        },
        "SROB7": {
          "direction": "output",
          "bits": [ 133 ]
        },
        "SROB8": {
          "direction": "output",
          "bits": [ 134 ]
        },
        "SROB9": {
          "direction": "output",
          "bits": [ 135 ]
        },
        "SROB10": {
          "direction": "output",
          "bits": [ 136 ]
        },
        "SROB11": {
          "direction": "output",
          "bits": [ 137 ]
        },
        "SROB12": {
          "direction": "output",
          "bits": [ 138 ]
        },
        "SROB13": {
          "direction": "output",
          "bits": [ 139 ]
        },
        "SROB14": {
          "direction": "output",
          "bits": [ 140 ]
        },
        "SROB15": {
          "direction": "output",
          "bits": [ 141 ]
        },
        "SROB16": {
          "direction": "output",
          "bits": [ 142 ]
        },
        "SROB17": {
          "direction": "output",
          "bits": [ 143 ]
        },
        "ROA0": {
          "direction": "output",
          "bits": [ 144 ]
        },
        "ROA1": {
          "direction": "output",
          "bits": [ 145 ]
        },
        "ROA2": {
          "direction": "output",
          "bits": [ 146 ]
        },
        "ROA3": {
          "direction": "output",
          "bits": [ 147 ]
        },
        "ROA4": {
          "direction": "output",
          "bits": [ 148 ]
        },
        "ROA5": {
          "direction": "output",
          "bits": [ 149 ]
        },
        "ROA6": {
          "direction": "output",
          "bits": [ 150 ]
        },
        "ROA7": {
          "direction": "output",
          "bits": [ 151 ]
        },
        "ROA8": {
          "direction": "output",
          "bits": [ 152 ]
        },
        "ROA9": {
          "direction": "output",
          "bits": [ 153 ]
        },
        "ROA10": {
          "direction": "output",
          "bits": [ 154 ]
        },
        "ROA11": {
          "direction": "output",
          "bits": [ 155 ]
        },
        "ROA12": {
          "direction": "output",
          "bits": [ 156 ]
        },
        "ROA13": {
          "direction": "output",
          "bits": [ 157 ]
        },
        "ROA14": {
          "direction": "output",
          "bits": [ 158 ]
        },
        "ROA15": {
          "direction": "output",
          "bits": [ 159 ]
        },
        "ROA16": {
          "direction": "output",
          "bits": [ 160 ]
        },
        "ROA17": {
          "direction": "output",
          "bits": [ 161 ]
        },
        "ROB0": {
          "direction": "output",
          "bits": [ 162 ]
        },
        "ROB1": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "ROB2": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "ROB3": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "ROB4": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "ROB5": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "ROB6": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "ROB7": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "ROB8": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "ROB9": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "ROB10": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "ROB11": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "ROB12": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "ROB13": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "ROB14": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "ROB15": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "ROB16": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "ROB17": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "ROC0": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "ROC1": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "ROC2": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "ROC3": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "ROC4": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "ROC5": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "ROC6": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "ROC7": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "ROC8": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "ROC9": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "ROC10": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "ROC11": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "ROC12": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "ROC13": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "ROC14": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "ROC15": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "ROC16": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "ROC17": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "P0": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "P1": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "P2": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "P3": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "P4": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "P5": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "P6": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "P7": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "P8": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "P9": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "P10": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "P11": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "P12": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "P13": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "P14": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "P15": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "P16": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "P17": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "P18": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "P19": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "P20": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "P21": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "P22": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "P23": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "P24": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "P25": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "P26": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "P27": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "P28": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "P29": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "P30": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "P31": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "P32": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "P33": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "P34": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "P35": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "SIGNEDP": {
          "direction": "output",
          "bits": [ 234 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.8-6.10"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.12-6.14"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.48-6.51"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.53-6.56"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.58-6.61"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.63-6.66"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.68-6.71"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.73-6.76"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.78-6.81"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.83-6.86"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.16-6.18"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.20-6.22"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.24-6.26"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.28-6.30"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.32-6.34"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.36-6.38"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.40-6.42"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:6.44-6.46"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.8-7.10"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.12-7.14"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.48-7.51"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.53-7.56"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.58-7.61"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.63-7.66"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.68-7.71"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.73-7.76"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.78-7.81"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.83-7.86"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.16-7.18"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.20-7.22"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.24-7.26"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.28-7.30"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.32-7.34"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.36-7.38"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.40-7.42"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:7.44-7.46"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.8-8.10"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.12-8.14"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.48-8.51"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.53-8.56"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.58-8.61"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.63-8.66"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.68-8.71"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.73-8.76"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.78-8.81"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.83-8.86"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.16-8.18"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.20-8.22"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.24-8.26"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.28-8.30"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.32-8.34"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.36-8.38"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.40-8.42"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:8.44-8.46"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:11.8-11.11"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:11.13-11.16"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:11.18-11.21"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:11.23-11.26"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:10.8-10.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:10.14-10.18"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:10.20-10.24"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:10.26-10.30"
          }
        },
        "P0": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.9-20.11"
          }
        },
        "P1": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.13-20.15"
          }
        },
        "P10": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.49-20.52"
          }
        },
        "P11": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.54-20.57"
          }
        },
        "P12": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.59-20.62"
          }
        },
        "P13": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.64-20.67"
          }
        },
        "P14": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.69-20.72"
          }
        },
        "P15": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.74-20.77"
          }
        },
        "P16": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.79-20.82"
          }
        },
        "P17": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.84-20.87"
          }
        },
        "P18": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.89-20.92"
          }
        },
        "P19": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.94-20.97"
          }
        },
        "P2": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.17-20.19"
          }
        },
        "P20": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.99-20.102"
          }
        },
        "P21": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.104-20.107"
          }
        },
        "P22": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.109-20.112"
          }
        },
        "P23": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.114-20.117"
          }
        },
        "P24": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.119-20.122"
          }
        },
        "P25": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.124-20.127"
          }
        },
        "P26": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.129-20.132"
          }
        },
        "P27": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.134-20.137"
          }
        },
        "P28": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.139-20.142"
          }
        },
        "P29": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.144-20.147"
          }
        },
        "P3": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.21-20.23"
          }
        },
        "P30": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.149-20.152"
          }
        },
        "P31": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.154-20.157"
          }
        },
        "P32": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.159-20.162"
          }
        },
        "P33": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.164-20.167"
          }
        },
        "P34": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.169-20.172"
          }
        },
        "P35": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.174-20.177"
          }
        },
        "P4": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.25-20.27"
          }
        },
        "P5": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.29-20.31"
          }
        },
        "P6": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.33-20.35"
          }
        },
        "P7": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.37-20.39"
          }
        },
        "P8": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.41-20.43"
          }
        },
        "P9": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:20.45-20.47"
          }
        },
        "ROA0": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.9-17.13"
          }
        },
        "ROA1": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.15-17.19"
          }
        },
        "ROA10": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.69-17.74"
          }
        },
        "ROA11": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.76-17.81"
          }
        },
        "ROA12": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.83-17.88"
          }
        },
        "ROA13": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.90-17.95"
          }
        },
        "ROA14": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.97-17.102"
          }
        },
        "ROA15": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.104-17.109"
          }
        },
        "ROA16": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.111-17.116"
          }
        },
        "ROA17": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.118-17.123"
          }
        },
        "ROA2": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.21-17.25"
          }
        },
        "ROA3": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.27-17.31"
          }
        },
        "ROA4": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.33-17.37"
          }
        },
        "ROA5": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.39-17.43"
          }
        },
        "ROA6": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.45-17.49"
          }
        },
        "ROA7": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.51-17.55"
          }
        },
        "ROA8": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.57-17.61"
          }
        },
        "ROA9": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:17.63-17.67"
          }
        },
        "ROB0": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.9-18.13"
          }
        },
        "ROB1": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.15-18.19"
          }
        },
        "ROB10": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.69-18.74"
          }
        },
        "ROB11": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.76-18.81"
          }
        },
        "ROB12": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.83-18.88"
          }
        },
        "ROB13": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.90-18.95"
          }
        },
        "ROB14": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.97-18.102"
          }
        },
        "ROB15": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.104-18.109"
          }
        },
        "ROB16": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.111-18.116"
          }
        },
        "ROB17": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.118-18.123"
          }
        },
        "ROB2": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.21-18.25"
          }
        },
        "ROB3": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.27-18.31"
          }
        },
        "ROB4": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.33-18.37"
          }
        },
        "ROB5": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.39-18.43"
          }
        },
        "ROB6": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.45-18.49"
          }
        },
        "ROB7": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.51-18.55"
          }
        },
        "ROB8": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.57-18.61"
          }
        },
        "ROB9": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:18.63-18.67"
          }
        },
        "ROC0": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.9-19.13"
          }
        },
        "ROC1": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.15-19.19"
          }
        },
        "ROC10": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.69-19.74"
          }
        },
        "ROC11": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.76-19.81"
          }
        },
        "ROC12": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.83-19.88"
          }
        },
        "ROC13": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.90-19.95"
          }
        },
        "ROC14": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.97-19.102"
          }
        },
        "ROC15": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.104-19.109"
          }
        },
        "ROC16": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.111-19.116"
          }
        },
        "ROC17": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.118-19.123"
          }
        },
        "ROC2": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.21-19.25"
          }
        },
        "ROC3": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.27-19.31"
          }
        },
        "ROC4": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.33-19.37"
          }
        },
        "ROC5": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.39-19.43"
          }
        },
        "ROC6": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.45-19.49"
          }
        },
        "ROC7": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.51-19.55"
          }
        },
        "ROC8": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.57-19.61"
          }
        },
        "ROC9": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:19.63-19.67"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:12.8-12.12"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:12.14-12.18"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:12.20-12.24"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:12.26-12.30"
          }
        },
        "SIGNEDA": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:9.8-9.15"
          }
        },
        "SIGNEDB": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:9.17-9.24"
          }
        },
        "SIGNEDP": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:21.9-21.16"
          }
        },
        "SOURCEA": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:9.26-9.33"
          }
        },
        "SOURCEB": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:9.35-9.42"
          }
        },
        "SRIA0": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.8-13.13"
          }
        },
        "SRIA1": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.15-13.20"
          }
        },
        "SRIA10": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.78-13.84"
          }
        },
        "SRIA11": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.86-13.92"
          }
        },
        "SRIA12": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.94-13.100"
          }
        },
        "SRIA13": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.102-13.108"
          }
        },
        "SRIA14": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.110-13.116"
          }
        },
        "SRIA15": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.118-13.124"
          }
        },
        "SRIA16": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.126-13.132"
          }
        },
        "SRIA17": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.134-13.140"
          }
        },
        "SRIA2": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.22-13.27"
          }
        },
        "SRIA3": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.29-13.34"
          }
        },
        "SRIA4": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.36-13.41"
          }
        },
        "SRIA5": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.43-13.48"
          }
        },
        "SRIA6": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.50-13.55"
          }
        },
        "SRIA7": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.57-13.62"
          }
        },
        "SRIA8": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.64-13.69"
          }
        },
        "SRIA9": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:13.71-13.76"
          }
        },
        "SRIB0": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.8-14.13"
          }
        },
        "SRIB1": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.15-14.20"
          }
        },
        "SRIB10": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.78-14.84"
          }
        },
        "SRIB11": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.86-14.92"
          }
        },
        "SRIB12": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.94-14.100"
          }
        },
        "SRIB13": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.102-14.108"
          }
        },
        "SRIB14": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.110-14.116"
          }
        },
        "SRIB15": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.118-14.124"
          }
        },
        "SRIB16": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.126-14.132"
          }
        },
        "SRIB17": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.134-14.140"
          }
        },
        "SRIB2": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.22-14.27"
          }
        },
        "SRIB3": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.29-14.34"
          }
        },
        "SRIB4": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.36-14.41"
          }
        },
        "SRIB5": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.43-14.48"
          }
        },
        "SRIB6": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.50-14.55"
          }
        },
        "SRIB7": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.57-14.62"
          }
        },
        "SRIB8": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.64-14.69"
          }
        },
        "SRIB9": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:14.71-14.76"
          }
        },
        "SROA0": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.9-15.14"
          }
        },
        "SROA1": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.16-15.21"
          }
        },
        "SROA10": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.79-15.85"
          }
        },
        "SROA11": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.87-15.93"
          }
        },
        "SROA12": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.95-15.101"
          }
        },
        "SROA13": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.103-15.109"
          }
        },
        "SROA14": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.111-15.117"
          }
        },
        "SROA15": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.119-15.125"
          }
        },
        "SROA16": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.127-15.133"
          }
        },
        "SROA17": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.135-15.141"
          }
        },
        "SROA2": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.23-15.28"
          }
        },
        "SROA3": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.30-15.35"
          }
        },
        "SROA4": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.37-15.42"
          }
        },
        "SROA5": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.44-15.49"
          }
        },
        "SROA6": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.51-15.56"
          }
        },
        "SROA7": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.58-15.63"
          }
        },
        "SROA8": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.65-15.70"
          }
        },
        "SROA9": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:15.72-15.77"
          }
        },
        "SROB0": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.9-16.14"
          }
        },
        "SROB1": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.16-16.21"
          }
        },
        "SROB10": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.79-16.85"
          }
        },
        "SROB11": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.87-16.93"
          }
        },
        "SROB12": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.95-16.101"
          }
        },
        "SROB13": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.103-16.109"
          }
        },
        "SROB14": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.111-16.117"
          }
        },
        "SROB15": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.119-16.125"
          }
        },
        "SROB16": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.127-16.133"
          }
        },
        "SROB17": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.135-16.141"
          }
        },
        "SROB2": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.23-16.28"
          }
        },
        "SROB3": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.30-16.35"
          }
        },
        "SROB4": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.37-16.42"
          }
        },
        "SROB5": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.44-16.49"
          }
        },
        "SROB6": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.51-16.56"
          }
        },
        "SROB7": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.58-16.63"
          }
        },
        "SROB8": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.65-16.70"
          }
        },
        "SROB9": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:16.72-16.77"
          }
        }
      }
    },
    "OB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.1-5.157"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.20-5.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.59-5.60"
          }
        }
      }
    },
    "OBCO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.1-9.90"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "OT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OC": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.20-9.21"
          }
        },
        "OC": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.38-9.40"
          }
        },
        "OT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.34-9.36"
          }
        }
      }
    },
    "OBZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.1-6.164"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.20-6.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.59-6.60"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.23-6.24"
          }
        }
      }
    },
    "OBZPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.1-8.164"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.20-8.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.59-8.60"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.23-8.24"
          }
        }
      }
    },
    "OBZPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.1-7.164"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.20-7.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.59-7.60"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.23-7.24"
          }
        }
      }
    },
    "ODDR71B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:274.1-279.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D4": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D5": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D6": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.25-275.27"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.29-275.31"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.33-275.35"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.37-275.39"
          }
        },
        "D4": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.41-275.43"
          }
        },
        "D5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.45-275.47"
          }
        },
        "D6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.49-275.51"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.14-275.18"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:276.9-276.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.20-275.23"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:275.8-275.12"
          }
        }
      }
    },
    "ODDRX1F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:258.1-263.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.19-259.21"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.23-259.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:260.9-260.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.14-259.17"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:259.8-259.12"
          }
        }
      }
    },
    "ODDRX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:290.1-295.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.8-291.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.12-291.14"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.16-291.18"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.20-291.22"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.41-291.48"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.29-291.33"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:292.9-292.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.24-291.27"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:291.35-291.39"
          }
        }
      }
    },
    "ODDRX2DQSB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:298.1-303.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.8-299.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.12-299.14"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.16-299.18"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.20-299.22"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.41-299.45"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.29-299.33"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:300.9-300.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.24-299.27"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:299.35-299.39"
          }
        }
      }
    },
    "ODDRX2F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:266.1-271.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.25-267.27"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.29-267.31"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.33-267.35"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.37-267.39"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.14-267.18"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:268.9-268.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.20-267.23"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:267.8-267.12"
          }
        }
      }
    },
    "OFS1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.1-31.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.27-31.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.23-31.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.47-31.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.34-31.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.30-31.32"
          }
        }
      }
    },
    "OFS1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.1-32.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.23-32.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.27-32.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.47-32.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.34-32.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.30-32.32"
          }
        }
      }
    },
    "OFS1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.1-33.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.23-33.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.27-33.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.47-33.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.34-33.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.30-33.32"
          }
        }
      }
    },
    "OFS1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.1-34.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.27-34.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.23-34.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.47-34.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.34-34.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.30-34.32"
          }
        }
      }
    },
    "OLVDS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.1-14.146"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.20-14.21"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.59-14.60"
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.69-14.71"
          }
        }
      }
    },
    "OSCG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:175.1-179.10"
      },
      "parameter_default_values": {
        "DIV": "00000000000000000000000010000000"
      },
      "ports": {
        "OSC": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSC": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:176.9-176.12"
          }
        }
      }
    },
    "OSHX2A": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:282.1-287.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.8-283.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.12-283.14"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.21-283.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:284.9-284.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.16-283.19"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:283.27-283.31"
          }
        }
      }
    },
    "PCSCLKDIV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:731.1-736.10"
      },
      "parameter_default_values": {
        "GSR": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SEL1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SEL0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CDIV1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CDIV1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:733.9-733.14"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:733.16-733.21"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:732.8-732.12"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:732.14-732.17"
          }
        },
        "SEL0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:732.31-732.35"
          }
        },
        "SEL1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:732.25-732.29"
          }
        },
        "SEL2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:732.19-732.23"
          }
        }
      }
    },
    "PDPW16KD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:760.1-850.10"
      },
      "parameter_default_values": {
        "ASYNC_RESET_RELEASE": "SYNC",
        "CLKRMUX": "CLKR",
        "CLKWMUX": "CLKW",
        "CSDECODE_R": "0b000",
        "CSDECODE_W": "0b000",
        "DATA_WIDTH_R": "00000000000000000000000000100100",
        "DATA_WIDTH_W": "00000000000000000000000000100100",
        "GSR": "ENABLED",
        "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_DATA": "STATIC",
        "REGMODE": "NOREG",
        "RESETMODE": "SYNC"
      },
      "ports": {
        "DI35": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI34": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DI33": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI32": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DI31": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DI30": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DI29": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DI28": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DI27": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DI26": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DI25": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DI24": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DI23": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DI22": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DI21": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DI20": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DI19": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DI18": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "DI17": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "DI16": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "DI15": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "DI14": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "DI13": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "DI12": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "DI11": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DI10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "DI9": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "DI8": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "DI7": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "DI6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "DI5": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "DI4": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "DI3": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "DI2": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "DI0": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "ADW8": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "ADW7": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "ADW6": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "ADW5": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "ADW4": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "ADW3": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "ADW2": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "ADW1": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "ADW0": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "BE3": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "BE2": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "BE1": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "BE0": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CEW": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CLKW": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CSW2": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CSW1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CSW0": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "ADR13": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "ADR12": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "ADR11": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "ADR10": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "ADR9": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "ADR8": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "ADR7": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "ADR6": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "ADR5": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "ADR4": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "ADR3": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "ADR2": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "ADR1": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "ADR0": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CER": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "OCER": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CLKR": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CSR2": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CSR1": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CSR0": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DO35": {
          "direction": "output",
          "bits": [ 77 ]
        },
        "DO34": {
          "direction": "output",
          "bits": [ 78 ]
        },
        "DO33": {
          "direction": "output",
          "bits": [ 79 ]
        },
        "DO32": {
          "direction": "output",
          "bits": [ 80 ]
        },
        "DO31": {
          "direction": "output",
          "bits": [ 81 ]
        },
        "DO30": {
          "direction": "output",
          "bits": [ 82 ]
        },
        "DO29": {
          "direction": "output",
          "bits": [ 83 ]
        },
        "DO28": {
          "direction": "output",
          "bits": [ 84 ]
        },
        "DO27": {
          "direction": "output",
          "bits": [ 85 ]
        },
        "DO26": {
          "direction": "output",
          "bits": [ 86 ]
        },
        "DO25": {
          "direction": "output",
          "bits": [ 87 ]
        },
        "DO24": {
          "direction": "output",
          "bits": [ 88 ]
        },
        "DO23": {
          "direction": "output",
          "bits": [ 89 ]
        },
        "DO22": {
          "direction": "output",
          "bits": [ 90 ]
        },
        "DO21": {
          "direction": "output",
          "bits": [ 91 ]
        },
        "DO20": {
          "direction": "output",
          "bits": [ 92 ]
        },
        "DO19": {
          "direction": "output",
          "bits": [ 93 ]
        },
        "DO18": {
          "direction": "output",
          "bits": [ 94 ]
        },
        "DO17": {
          "direction": "output",
          "bits": [ 95 ]
        },
        "DO16": {
          "direction": "output",
          "bits": [ 96 ]
        },
        "DO15": {
          "direction": "output",
          "bits": [ 97 ]
        },
        "DO14": {
          "direction": "output",
          "bits": [ 98 ]
        },
        "DO13": {
          "direction": "output",
          "bits": [ 99 ]
        },
        "DO12": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DO11": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DO10": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DO9": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DO8": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DO7": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DO6": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DO5": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DO4": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DO3": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DO2": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 112 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADR0": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:765.90-765.94"
          }
        },
        "ADR1": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:765.84-765.88"
          }
        },
        "ADR10": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:765.29-765.34"
          }
        },
        "ADR11": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:765.22-765.27"
          }
        },
        "ADR12": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:765.15-765.20"
          }
        },
        "ADR13": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:765.8-765.13"
          }
        },
        "ADR2": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:765.78-765.82"
          }
        },
        "ADR3": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:765.72-765.76"
          }
        },
        "ADR4": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:765.66-765.70"
          }
        },
        "ADR5": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:765.60-765.64"
          }
        },
        "ADR6": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:765.54-765.58"
          }
        },
        "ADR7": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:765.48-765.52"
          }
        },
        "ADR8": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:765.42-765.46"
          }
        },
        "ADR9": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:765.36-765.40"
          }
        },
        "ADW0": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:763.56-763.60"
          }
        },
        "ADW1": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:763.50-763.54"
          }
        },
        "ADW2": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:763.44-763.48"
          }
        },
        "ADW3": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:763.38-763.42"
          }
        },
        "ADW4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:763.32-763.36"
          }
        },
        "ADW5": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:763.26-763.30"
          }
        },
        "ADW6": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:763.20-763.24"
          }
        },
        "ADW7": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:763.14-763.18"
          }
        },
        "ADW8": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:763.8-763.12"
          }
        },
        "BE0": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:764.25-764.28"
          }
        },
        "BE1": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:764.20-764.23"
          }
        },
        "BE2": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:764.14-764.17"
          }
        },
        "BE3": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:764.8-764.11"
          }
        },
        "CER": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:766.8-766.11"
          }
        },
        "CEW": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:764.30-764.33"
          }
        },
        "CLKR": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:766.19-766.23"
          }
        },
        "CLKW": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:764.35-764.39"
          }
        },
        "CSR0": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:766.37-766.41"
          }
        },
        "CSR1": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:766.31-766.35"
          }
        },
        "CSR2": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:766.25-766.29"
          }
        },
        "CSW0": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:764.53-764.57"
          }
        },
        "CSW1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:764.47-764.51"
          }
        },
        "CSW2": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:764.41-764.45"
          }
        },
        "DI0": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.101-762.104"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.96-762.99"
          }
        },
        "DI10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.50-762.54"
          }
        },
        "DI11": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.44-762.48"
          }
        },
        "DI12": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.38-762.42"
          }
        },
        "DI13": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.32-762.36"
          }
        },
        "DI14": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.26-762.30"
          }
        },
        "DI15": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.20-762.24"
          }
        },
        "DI16": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.14-762.18"
          }
        },
        "DI17": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.8-762.12"
          }
        },
        "DI18": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.110-761.114"
          }
        },
        "DI19": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.104-761.108"
          }
        },
        "DI2": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.91-762.94"
          }
        },
        "DI20": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.98-761.102"
          }
        },
        "DI21": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.92-761.96"
          }
        },
        "DI22": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.86-761.90"
          }
        },
        "DI23": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.80-761.84"
          }
        },
        "DI24": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.74-761.78"
          }
        },
        "DI25": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.68-761.72"
          }
        },
        "DI26": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.62-761.66"
          }
        },
        "DI27": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.56-761.60"
          }
        },
        "DI28": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.50-761.54"
          }
        },
        "DI29": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.44-761.48"
          }
        },
        "DI3": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.86-762.89"
          }
        },
        "DI30": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.38-761.42"
          }
        },
        "DI31": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.32-761.36"
          }
        },
        "DI32": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.26-761.30"
          }
        },
        "DI33": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.20-761.24"
          }
        },
        "DI34": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.14-761.18"
          }
        },
        "DI35": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:761.8-761.12"
          }
        },
        "DI4": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.81-762.84"
          }
        },
        "DI5": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.76-762.79"
          }
        },
        "DI6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.71-762.74"
          }
        },
        "DI7": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.66-762.69"
          }
        },
        "DI8": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.61-762.64"
          }
        },
        "DI9": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:762.56-762.59"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.102-768.105"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.97-768.100"
          }
        },
        "DO10": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.51-768.55"
          }
        },
        "DO11": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.45-768.49"
          }
        },
        "DO12": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.39-768.43"
          }
        },
        "DO13": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.33-768.37"
          }
        },
        "DO14": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.27-768.31"
          }
        },
        "DO15": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.21-768.25"
          }
        },
        "DO16": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.15-768.19"
          }
        },
        "DO17": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.9-768.13"
          }
        },
        "DO18": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.111-767.115"
          }
        },
        "DO19": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.105-767.109"
          }
        },
        "DO2": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.92-768.95"
          }
        },
        "DO20": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.99-767.103"
          }
        },
        "DO21": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.93-767.97"
          }
        },
        "DO22": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.87-767.91"
          }
        },
        "DO23": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.81-767.85"
          }
        },
        "DO24": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.75-767.79"
          }
        },
        "DO25": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.69-767.73"
          }
        },
        "DO26": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.63-767.67"
          }
        },
        "DO27": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.57-767.61"
          }
        },
        "DO28": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.51-767.55"
          }
        },
        "DO29": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.45-767.49"
          }
        },
        "DO3": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.87-768.90"
          }
        },
        "DO30": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.39-767.43"
          }
        },
        "DO31": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.33-767.37"
          }
        },
        "DO32": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.27-767.31"
          }
        },
        "DO33": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.21-767.25"
          }
        },
        "DO34": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.15-767.19"
          }
        },
        "DO35": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:767.9-767.13"
          }
        },
        "DO4": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.82-768.85"
          }
        },
        "DO5": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.77-768.80"
          }
        },
        "DO6": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.72-768.75"
          }
        },
        "DO7": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.67-768.70"
          }
        },
        "DO8": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.62-768.65"
          }
        },
        "DO9": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:768.57-768.60"
          }
        },
        "OCER": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:766.13-766.17"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:766.43-766.46"
          }
        }
      }
    },
    "PFUMX": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:179.1-186.10"
      },
      "ports": {
        "ALUT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "BLUT": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:179.21-179.25"
          }
        },
        "BLUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:179.27-179.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:179.33-179.35"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:179.44-179.45"
          }
        }
      }
    },
    "PUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:740.1-744.10"
      },
      "parameter_default_values": {
        "RST_PULSE": "00000000000000000000000000000001"
      },
      "ports": {
        "PUR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "PUR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:741.8-741.11"
          }
        }
      }
    },
    "SGSR": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:753.1-756.10"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:754.13-754.16"
          }
        },
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:754.8-754.11"
          }
        }
      }
    },
    "TRELLIS_COMB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:416.1-457.10"
      },
      "parameter_default_values": {
        "CCU2_INJECT1": "NO",
        "INITVAL": "0000000000000000",
        "IS_Z1": "0",
        "MODE": "LOGIC",
        "WREMUX": "WRE"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "M": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "FCI": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "F1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FXA": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "FXB": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WD": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "F": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "FCO": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "OFX": {
          "direction": "output",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:417.8-417.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:417.11-417.12"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:417.14-417.15"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:417.17-417.18"
          }
        },
        "F": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:422.9-422.10"
          }
        },
        "F1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:418.13-418.15"
          }
        },
        "FCI": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:418.8-418.11"
          }
        },
        "FCO": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:422.12-422.15"
          }
        },
        "FXA": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:418.17-418.20"
          }
        },
        "FXB": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:418.22-418.25"
          }
        },
        "M": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:417.20-417.21"
          }
        },
        "OFX": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:422.17-422.20"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:420.8-420.12"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:420.14-420.18"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:420.20-420.24"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:420.26-420.30"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:421.13-421.16"
          }
        },
        "WD": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:419.8-419.10"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:421.8-421.11"
          }
        }
      }
    },
    "TRELLIS_DPR16X4": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:190.1-231.10"
      },
      "parameter_default_values": {
        "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:191.15-191.17"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:196.15-196.17"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:195.15-195.18"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:192.15-192.18"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:194.15-194.18"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:193.15-193.18"
          }
        }
      }
    },
    "TRELLIS_FF": {
      "attributes": {
        "abc9_flop": "1",
        "abc9_box": "0",
        "blackbox": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.1-376.10"
      },
      "parameter_default_values": {
        "CEMUX": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001",
        "CLKMUX": "CLK",
        "GSR": "ENABLED",
        "LSRMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011000101001101010010",
        "LSRMUX": "LSR",
        "REGSET": "RESET",
        "SRMODE": "LSR_OVER_CE"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LSR": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "M": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.35-311.37"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.25-311.28"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.39-311.41"
          }
        },
        "LSR": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.30-311.33"
          }
        },
        "M": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.43-311.44"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "init": "0",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:311.57-311.58"
          }
        }
      }
    },
    "TRELLIS_IO": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:380.1-406.10"
      },
      "parameter_default_values": {
        "DIR": "INPUT"
      },
      "ports": {
        "B": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:382.8-382.9"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:383.8-383.9"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:385.9-385.10"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:384.8-384.9"
          }
        }
      }
    },
    "TRELLIS_RAM16X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:138.1-175.10"
      },
      "parameter_default_values": {
        "INITVAL_0": "0000000000000000",
        "INITVAL_1": "0000000000000000",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "DI0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RAD0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RAD1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RAD3": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:139.8-139.11"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:139.13-139.16"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:143.9-143.12"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:143.14-143.17"
          }
        },
        "RAD0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:142.8-142.12"
          }
        },
        "RAD1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:142.14-142.18"
          }
        },
        "RAD2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:142.20-142.24"
          }
        },
        "RAD3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:142.26-142.30"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:140.8-140.12"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:140.14-140.18"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:140.20-140.24"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:140.26-140.30"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:141.13-141.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:141.8-141.11"
          }
        }
      }
    },
    "TSHX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:306.1-312.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED",
        "REGSET": "SET"
      },
      "ports": {
        "T0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:307.28-307.35"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:307.22-307.26"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:308.9-308.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:307.37-307.40"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:307.16-307.20"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:307.8-307.10"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:307.12-307.14"
          }
        }
      }
    },
    "TSHX2DQSA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:315.1-321.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED",
        "REGSET": "SET"
      },
      "ports": {
        "T0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:316.28-316.32"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:316.22-316.26"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:317.9-317.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:316.34-316.37"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:316.16-316.20"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:316.8-316.10"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:316.12-316.14"
          }
        }
      }
    },
    "USRMCLK": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:182.1-186.10"
      },
      "ports": {
        "USRMCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "USRMCLKTS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "USRMCLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "USRMCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:183.8-183.16"
          }
        },
        "USRMCLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:184.9-184.17"
          }
        },
        "USRMCLKTS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v:183.18-183.27"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "top.v:6.1-117.10"
      },
      "ports": {
        "clk_25mhz": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ftdi_txd": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ftdi_rxd": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "btn": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 12, 13, 14, 6, "0", "0", 15, "0" ]
        },
        "usb_fpga_bd_dn": {
          "direction": "inout",
          "bits": [ 16 ]
        },
        "usb_fpga_bd_dp": {
          "direction": "inout",
          "bits": [ 17 ]
        },
        "usb_fpga_pu_dn": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "usb_fpga_pu_dp": {
          "direction": "output",
          "bits": [ "0" ]
        }
      },
      "cells": {
        "ecp5pll_inst_1": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_src": "top.v:50.1-54.2",
            "module": "$paramod$27fe1f9c7464d9c8de8c8a37346b879a83672d76\\ecp5pll",
            "module_hdlname": "ecp5pll",
            "module_src": "ecp5pll.sv:11.1-270.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "ecp5pll_inst_1.pll_inst": {
          "hide_name": 0,
          "type": "EHXPLLL",
          "parameters": {
            "CLKFB_DIV": "00000000000000000000000000001100",
            "CLKI_DIV": "00000000000000000000000000000101",
            "CLKOP_CPHASE": "00000000000000000000000000001001",
            "CLKOP_DIV": "00000000000000000000000000001010",
            "CLKOP_ENABLE": "ENABLED",
            "CLKOP_FPHASE": "00000000000000000000000000000000",
            "CLKOS2_CPHASE": "00000000000000000000000000000000",
            "CLKOS2_DIV": "00000000000000000000000000000001",
            "CLKOS2_ENABLE": "DISABLED",
            "CLKOS2_FPHASE": "00000000000000000000000000000000",
            "CLKOS3_CPHASE": "00000000000000000000000000000000",
            "CLKOS3_DIV": "00000000000000000000000000000001",
            "CLKOS3_ENABLE": "DISABLED",
            "CLKOS3_FPHASE": "00000000000000000000000000000000",
            "CLKOS_CPHASE": "00000000000000000000000000000000",
            "CLKOS_DIV": "00000000000000000000000000000001",
            "CLKOS_ENABLE": "DISABLED",
            "CLKOS_FPHASE": "00000000000000000000000000000000",
            "DPHASE_SOURCE": "DISABLED",
            "FEEDBK_PATH": "CLKOP",
            "INTFB_WAKE": "DISABLED",
            "OUTDIVIDER_MUXA": "DIVA",
            "OUTDIVIDER_MUXB": "DIVB",
            "OUTDIVIDER_MUXC": "DIVC",
            "OUTDIVIDER_MUXD": "DIVD",
            "PLLRST_ENA": "DISABLED",
            "PLL_LOCK_MODE": "00000000000000000000000000000000",
            "STDBY_ENABLE": "DISABLED"
          },
          "attributes": {
            "ICP_CURRENT": "12",
            "LPF_RESISTOR": "8",
            "MFG_ENABLE_FILTEROPAMP": "1 ",
            "MFG_GMCREF_SEL": "2",
            "hdlname": "ecp5pll_inst_1 pll_inst",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ecp5pll.sv:245.3-267.4"
          },
          "port_directions": {
            "CLKFB": "input",
            "CLKI": "input",
            "CLKINTFB": "output",
            "CLKOP": "output",
            "CLKOS": "output",
            "CLKOS2": "output",
            "CLKOS3": "output",
            "ENCLKOP": "input",
            "ENCLKOS": "input",
            "ENCLKOS2": "input",
            "ENCLKOS3": "input",
            "LOCK": "output",
            "PHASEDIR": "input",
            "PHASELOADREG": "input",
            "PHASESEL0": "input",
            "PHASESEL1": "input",
            "PHASESTEP": "input",
            "PLLWAKESYNC": "input",
            "RST": "input",
            "STDBY": "input"
          },
          "connections": {
            "CLKFB": [ 18 ],
            "CLKI": [ 2 ],
            "CLKINTFB": [ ],
            "CLKOP": [ 18 ],
            "CLKOS": [ 19 ],
            "CLKOS2": [ 20 ],
            "CLKOS3": [ 21 ],
            "ENCLKOP": [ "0" ],
            "ENCLKOS": [ "0" ],
            "ENCLKOS2": [ "0" ],
            "ENCLKOS3": [ "0" ],
            "LOCK": [ 22 ],
            "PHASEDIR": [ "x" ],
            "PHASELOADREG": [ "x" ],
            "PHASESEL0": [ "1" ],
            "PHASESEL1": [ "0" ],
            "PHASESTEP": [ "x" ],
            "PLLWAKESYNC": [ "0" ],
            "RST": [ "0" ],
            "STDBY": [ "0" ]
          }
        },
        "ecp5pll_inst_2": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_src": "top.v:62.1-67.2",
            "module": "$paramod$7a4602b47295fbf9cc8a5f9228ef231c78cc6293\\ecp5pll",
            "module_hdlname": "ecp5pll",
            "module_src": "ecp5pll.sv:11.1-270.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "ecp5pll_inst_2.pll_inst": {
          "hide_name": 0,
          "type": "EHXPLLL",
          "parameters": {
            "CLKFB_DIV": "00000000000000000000000000000001",
            "CLKI_DIV": "00000000000000000000000000000101",
            "CLKOP_CPHASE": "00000000000000000000000000110001",
            "CLKOP_DIV": "00000000000000000000000000110010",
            "CLKOP_ENABLE": "ENABLED",
            "CLKOP_FPHASE": "00000000000000000000000000000000",
            "CLKOS2_CPHASE": "00000000000000000000000000000000",
            "CLKOS2_DIV": "00000000000000000000000000000001",
            "CLKOS2_ENABLE": "DISABLED",
            "CLKOS2_FPHASE": "00000000000000000000000000000000",
            "CLKOS3_CPHASE": "00000000000000000000000000000000",
            "CLKOS3_DIV": "00000000000000000000000000000001",
            "CLKOS3_ENABLE": "DISABLED",
            "CLKOS3_FPHASE": "00000000000000000000000000000000",
            "CLKOS_CPHASE": "00000000000000000000000000000000",
            "CLKOS_DIV": "00000000000000000000000000000001",
            "CLKOS_ENABLE": "DISABLED",
            "CLKOS_FPHASE": "00000000000000000000000000000000",
            "DPHASE_SOURCE": "DISABLED",
            "FEEDBK_PATH": "CLKOP",
            "INTFB_WAKE": "DISABLED",
            "OUTDIVIDER_MUXA": "DIVA",
            "OUTDIVIDER_MUXB": "DIVB",
            "OUTDIVIDER_MUXC": "DIVC",
            "OUTDIVIDER_MUXD": "DIVD",
            "PLLRST_ENA": "DISABLED",
            "PLL_LOCK_MODE": "00000000000000000000000000000000",
            "STDBY_ENABLE": "DISABLED"
          },
          "attributes": {
            "ICP_CURRENT": "12",
            "LPF_RESISTOR": "8",
            "MFG_ENABLE_FILTEROPAMP": "1 ",
            "MFG_GMCREF_SEL": "2",
            "hdlname": "ecp5pll_inst_2 pll_inst",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ecp5pll.sv:245.3-267.4"
          },
          "port_directions": {
            "CLKFB": "input",
            "CLKI": "input",
            "CLKINTFB": "output",
            "CLKOP": "output",
            "CLKOS": "output",
            "CLKOS2": "output",
            "CLKOS3": "output",
            "ENCLKOP": "input",
            "ENCLKOS": "input",
            "ENCLKOS2": "input",
            "ENCLKOS3": "input",
            "LOCK": "output",
            "PHASEDIR": "input",
            "PHASELOADREG": "input",
            "PHASESEL0": "input",
            "PHASESEL1": "input",
            "PHASESTEP": "input",
            "PLLWAKESYNC": "input",
            "RST": "input",
            "STDBY": "input"
          },
          "connections": {
            "CLKFB": [ 23 ],
            "CLKI": [ 18 ],
            "CLKINTFB": [ ],
            "CLKOP": [ 23 ],
            "CLKOS": [ 24 ],
            "CLKOS2": [ 25 ],
            "CLKOS3": [ 26 ],
            "ENCLKOP": [ "0" ],
            "ENCLKOS": [ "0" ],
            "ENCLKOS2": [ "0" ],
            "ENCLKOS3": [ "0" ],
            "LOCK": [ 27 ],
            "PHASEDIR": [ "x" ],
            "PHASELOADREG": [ "x" ],
            "PHASESEL0": [ "1" ],
            "PHASESEL1": [ "0" ],
            "PHASESTEP": [ "x" ],
            "PLLWAKESYNC": [ "0" ],
            "RST": [ "0" ],
            "STDBY": [ "0" ]
          }
        },
        "prt": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "top.v:95.13-103.2",
            "module": "hid_printer",
            "module_src": "../common/hid_printer.v:2.1-132.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "prt.game_btns_r_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 23 ],
            "DI": [ 29 ],
            "LSR": [ "0" ],
            "Q": [ 30 ]
          }
        },
        "prt.game_btns_r_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 23 ],
            "DI": [ 31 ],
            "LSR": [ "0" ],
            "Q": [ 32 ]
          }
        },
        "prt.game_btns_r_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 23 ],
            "DI": [ 33 ],
            "LSR": [ "0" ],
            "Q": [ 34 ]
          }
        },
        "prt.game_btns_r_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 23 ],
            "DI": [ 35 ],
            "LSR": [ "0" ],
            "Q": [ 36 ]
          }
        },
        "prt.game_btns_r_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 23 ],
            "DI": [ 37 ],
            "LSR": [ "0" ],
            "Q": [ 38 ]
          }
        },
        "prt.game_btns_r_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 23 ],
            "DI": [ 39 ],
            "LSR": [ "0" ],
            "Q": [ 40 ]
          }
        },
        "prt.game_btns_r_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 23 ],
            "DI": [ 41 ],
            "LSR": [ "0" ],
            "Q": [ 42 ]
          }
        },
        "prt.game_btns_r_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 23 ],
            "DI": [ 43 ],
            "LSR": [ "0" ],
            "Q": [ 44 ]
          }
        },
        "prt.game_btns_r_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 23 ],
            "DI": [ 45 ],
            "LSR": [ "0" ],
            "Q": [ 46 ]
          }
        },
        "prt.game_btns_r_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 28 ],
            "CLK": [ 23 ],
            "DI": [ 47 ],
            "LSR": [ "0" ],
            "Q": [ 48 ]
          }
        },
        "prt.game_btns_r_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 6 ],
            "C": [ 49 ],
            "D": [ 50 ],
            "Z": [ 28 ]
          }
        },
        "prt.key_active[0]_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 51 ],
            "CLK": [ 23 ],
            "DI": [ 52 ],
            "LSR": [ "0" ],
            "Q": [ 53 ]
          }
        },
        "prt.key_active[0]_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 51 ],
            "CLK": [ 23 ],
            "DI": [ 54 ],
            "LSR": [ "0" ],
            "Q": [ 55 ]
          }
        },
        "prt.key_active[0]_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 51 ],
            "CLK": [ 23 ],
            "DI": [ 56 ],
            "LSR": [ "0" ],
            "Q": [ 57 ]
          }
        },
        "prt.key_active[0]_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 51 ],
            "CLK": [ 23 ],
            "DI": [ 58 ],
            "LSR": [ "0" ],
            "Q": [ 59 ]
          }
        },
        "prt.key_active[0]_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 51 ],
            "CLK": [ 23 ],
            "DI": [ 60 ],
            "LSR": [ "0" ],
            "Q": [ 61 ]
          }
        },
        "prt.key_active[0]_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 51 ],
            "CLK": [ 23 ],
            "DI": [ 62 ],
            "LSR": [ "0" ],
            "Q": [ 63 ]
          }
        },
        "prt.key_active[0]_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 51 ],
            "CLK": [ 23 ],
            "DI": [ 64 ],
            "LSR": [ "0" ],
            "Q": [ 65 ]
          }
        },
        "prt.key_active[0]_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 51 ],
            "CLK": [ 23 ],
            "DI": [ 66 ],
            "LSR": [ "0" ],
            "Q": [ 67 ]
          }
        },
        "prt.key_active[1]_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 51 ],
            "CLK": [ 23 ],
            "DI": [ 68 ],
            "LSR": [ "0" ],
            "Q": [ 69 ]
          }
        },
        "prt.key_active[1]_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 51 ],
            "CLK": [ 23 ],
            "DI": [ 70 ],
            "LSR": [ "0" ],
            "Q": [ 71 ]
          }
        },
        "prt.key_active[1]_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 51 ],
            "CLK": [ 23 ],
            "DI": [ 72 ],
            "LSR": [ "0" ],
            "Q": [ 73 ]
          }
        },
        "prt.key_active[1]_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 51 ],
            "CLK": [ 23 ],
            "DI": [ 74 ],
            "LSR": [ "0" ],
            "Q": [ 75 ]
          }
        },
        "prt.key_active[1]_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 51 ],
            "CLK": [ 23 ],
            "DI": [ 76 ],
            "LSR": [ "0" ],
            "Q": [ 77 ]
          }
        },
        "prt.key_active[1]_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 51 ],
            "CLK": [ 23 ],
            "DI": [ 78 ],
            "LSR": [ "0" ],
            "Q": [ 79 ]
          }
        },
        "prt.key_active[1]_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 51 ],
            "CLK": [ 23 ],
            "DI": [ 80 ],
            "LSR": [ "0" ],
            "Q": [ 81 ]
          }
        },
        "prt.key_active[1]_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 51 ],
            "CLK": [ 23 ],
            "DI": [ 82 ],
            "LSR": [ "0" ],
            "Q": [ 83 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 84 ],
            "LSR": [ "0" ],
            "Q": [ 85 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 86 ],
            "LSR": [ "0" ],
            "Q": [ 87 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 88 ],
            "LSR": [ "0" ],
            "Q": [ 89 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 90 ],
            "LSR": [ "0" ],
            "Q": [ 91 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 92 ],
            "LSR": [ "0" ],
            "Q": [ 93 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 94 ],
            "LSR": [ "0" ],
            "Q": [ 95 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 96 ],
            "LSR": [ "0" ],
            "Q": [ 97 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 98 ],
            "LSR": [ "0" ],
            "Q": [ 99 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 100 ],
            "D1": [ 101 ],
            "SD": [ 102 ],
            "Z": [ 92 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 103 ],
            "D1": [ 104 ],
            "SD": [ 105 ],
            "Z": [ 90 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 106 ],
            "D1": [ 107 ],
            "SD": [ 108 ],
            "Z": [ 103 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 109 ],
            "BLUT": [ 110 ],
            "C0": [ 111 ],
            "Z": [ 106 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 91 ],
            "B": [ 49 ],
            "C": [ 112 ],
            "D": [ 113 ],
            "Z": [ 109 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 91 ],
            "B": [ 49 ],
            "C": [ 112 ],
            "D": [ 113 ],
            "Z": [ 110 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 114 ],
            "BLUT": [ 115 ],
            "C0": [ 111 ],
            "Z": [ 107 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 91 ],
            "B": [ 49 ],
            "C": [ 112 ],
            "D": [ 113 ],
            "Z": [ 114 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 91 ],
            "B": [ 49 ],
            "C": [ 112 ],
            "D": [ 113 ],
            "Z": [ 115 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 116 ],
            "D1": [ 117 ],
            "SD": [ 108 ],
            "Z": [ 104 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 118 ],
            "BLUT": [ 119 ],
            "C0": [ 111 ],
            "Z": [ 116 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 91 ],
            "B": [ 49 ],
            "C": [ 112 ],
            "D": [ 113 ],
            "Z": [ 118 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 91 ],
            "C": [ 112 ],
            "D": [ 113 ],
            "Z": [ 119 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 120 ],
            "BLUT": [ 121 ],
            "C0": [ 111 ],
            "Z": [ 117 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 91 ],
            "B": [ 49 ],
            "C": [ 112 ],
            "D": [ 113 ],
            "Z": [ 120 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 91 ],
            "B": [ 49 ],
            "C": [ 112 ],
            "D": [ 113 ],
            "Z": [ 121 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 122 ],
            "D1": [ 123 ],
            "SD": [ 108 ],
            "Z": [ 100 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 124 ],
            "BLUT": [ 125 ],
            "C0": [ 111 ],
            "Z": [ 122 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 49 ],
            "C": [ 112 ],
            "D": [ 113 ],
            "Z": [ 124 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 49 ],
            "C": [ 112 ],
            "D": [ 113 ],
            "Z": [ 125 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 126 ],
            "BLUT": [ 127 ],
            "C0": [ 111 ],
            "Z": [ 123 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 49 ],
            "C": [ 112 ],
            "D": [ 113 ],
            "Z": [ 126 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 49 ],
            "C": [ 112 ],
            "D": [ 113 ],
            "Z": [ 127 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 128 ],
            "D1": [ 129 ],
            "SD": [ 108 ],
            "Z": [ 101 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 130 ],
            "BLUT": [ 131 ],
            "C0": [ 111 ],
            "Z": [ 128 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 49 ],
            "C": [ 112 ],
            "D": [ 113 ],
            "Z": [ 130 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 93 ],
            "C": [ 112 ],
            "D": [ 113 ],
            "Z": [ 131 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 132 ],
            "BLUT": [ 133 ],
            "C0": [ 111 ],
            "Z": [ 129 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 49 ],
            "C": [ 112 ],
            "D": [ 113 ],
            "Z": [ 132 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 49 ],
            "C": [ 112 ],
            "D": [ 113 ],
            "Z": [ 133 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 134 ],
            "D1": [ 135 ],
            "SD": [ 108 ],
            "Z": [ 102 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 136 ],
            "BLUT": [ 137 ],
            "C0": [ 111 ],
            "Z": [ 134 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 138 ],
            "D": [ 139 ],
            "Z": [ 136 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 140 ],
            "D1": [ 141 ],
            "SD": [ 142 ],
            "Z": [ 138 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 143 ],
            "D1": [ 144 ],
            "SD": [ 142 ],
            "Z": [ 145 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 146 ],
            "D1": [ 147 ],
            "SD": [ 148 ],
            "Z": [ 143 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 149 ],
            "BLUT": [ 150 ],
            "C0": [ 151 ],
            "Z": [ 146 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 149 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 150 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 152 ],
            "BLUT": [ 153 ],
            "C0": [ 151 ],
            "Z": [ 147 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 152 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111011100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 153 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 154 ],
            "D1": [ 155 ],
            "SD": [ 148 ],
            "Z": [ 144 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 156 ],
            "BLUT": [ 157 ],
            "C0": [ 151 ],
            "Z": [ 154 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 156 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 157 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 158 ],
            "BLUT": [ 159 ],
            "C0": [ 151 ],
            "Z": [ 155 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 158 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 159 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 160 ],
            "D1": [ 161 ],
            "SD": [ 162 ],
            "Z": [ 140 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 163 ],
            "BLUT": [ 164 ],
            "C0": [ 165 ],
            "Z": [ 160 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 163 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 164 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 166 ],
            "BLUT": [ 167 ],
            "C0": [ 165 ],
            "Z": [ 161 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 166 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111011100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 167 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 168 ],
            "D1": [ 169 ],
            "SD": [ 162 ],
            "Z": [ 141 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 170 ],
            "BLUT": [ 171 ],
            "C0": [ 165 ],
            "Z": [ 168 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 170 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 171 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 172 ],
            "BLUT": [ 173 ],
            "C0": [ 165 ],
            "Z": [ 169 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 172 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 173 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 174 ],
            "D": [ 175 ],
            "Z": [ 139 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 176 ],
            "D": [ 177 ],
            "Z": [ 178 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.34|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 179 ],
            "B1": [ 180 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 181 ],
            "COUT": [ 182 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 183 ],
            "S1": [ 176 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 62 ],
            "Z": [ 179 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.29|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 62 ],
            "A1": [ 60 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 184 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 185 ],
            "S1": [ 180 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.29|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 58 ],
            "A1": [ 56 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 184 ],
            "COUT": [ 186 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 187 ],
            "S1": [ 188 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.29|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 54 ],
            "A1": [ 52 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 186 ],
            "COUT": [ 189 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 190 ],
            "S1": [ 191 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 192 ],
            "C": [ 189 ],
            "D": [ 193 ],
            "Z": [ 177 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 60 ],
            "C": [ 66 ],
            "D": [ 193 ],
            "Z": [ 194 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_D_LUT4_D_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 195 ],
            "BLUT": [ 196 ],
            "C0": [ 148 ],
            "Z": [ 197 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_D_LUT4_D_Z_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 198 ],
            "BLUT": [ 199 ],
            "C0": [ 151 ],
            "Z": [ 200 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_D_LUT4_D_Z_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 198 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_D_LUT4_D_Z_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 199 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_D_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 195 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_D_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 196 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 52 ],
            "C": [ 54 ],
            "D": [ 56 ],
            "Z": [ 193 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 201 ],
            "D1": [ 202 ],
            "SD": [ 203 ],
            "Z": [ 204 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 205 ],
            "D1": [ 206 ],
            "SD": [ 203 ],
            "Z": [ 192 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 207 ],
            "BLUT": [ 208 ],
            "C0": [ 64 ],
            "Z": [ 205 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 207 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 208 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_1_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 209 ],
            "BLUT": [ 210 ],
            "C0": [ 64 ],
            "Z": [ 206 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 58 ],
            "C": [ 60 ],
            "D": [ 62 ],
            "Z": [ 209 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 56 ],
            "C": [ 58 ],
            "D": [ 60 ],
            "Z": [ 210 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 211 ],
            "D1": [ 212 ],
            "SD": [ 66 ],
            "Z": [ 201 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 213 ],
            "BLUT": [ 214 ],
            "C0": [ 64 ],
            "Z": [ 211 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 213 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 214 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 215 ],
            "BLUT": [ 216 ],
            "C0": [ 64 ],
            "Z": [ 212 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 215 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 216 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 217 ],
            "D1": [ 218 ],
            "SD": [ 66 ],
            "Z": [ 202 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 219 ],
            "BLUT": [ 220 ],
            "C0": [ 64 ],
            "Z": [ 217 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 58 ],
            "C": [ 60 ],
            "D": [ 62 ],
            "Z": [ 219 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 56 ],
            "C": [ 58 ],
            "D": [ 60 ],
            "Z": [ 220 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 221 ],
            "BLUT": [ 222 ],
            "C0": [ 64 ],
            "Z": [ 218 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100101000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 58 ],
            "C": [ 60 ],
            "D": [ 62 ],
            "Z": [ 221 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 56 ],
            "D": [ 60 ],
            "Z": [ 222 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 192 ],
            "C": [ 204 ],
            "D": [ 142 ],
            "Z": [ 223 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 66 ],
            "C": [ 192 ],
            "D": [ 142 ],
            "Z": [ 224 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 224 ],
            "BLUT": [ 223 ],
            "C0": [ 177 ],
            "Z": [ 225 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.34|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 66 ],
            "B1": [ 64 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 181 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 226 ],
            "S1": [ 227 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 228 ],
            "D1": [ 229 ],
            "SD": [ 148 ],
            "Z": [ 230 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 231 ],
            "BLUT": [ 232 ],
            "C0": [ 151 ],
            "Z": [ 228 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 231 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 232 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 233 ],
            "BLUT": [ 234 ],
            "C0": [ 151 ],
            "Z": [ 229 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011110111111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 233 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 60 ],
            "C": [ 62 ],
            "D": [ 64 ],
            "Z": [ 234 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 227 ],
            "B": [ 235 ],
            "C": [ 230 ],
            "D": [ 177 ],
            "Z": [ 236 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 237 ],
            "D": [ 142 ],
            "Z": [ 238 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 142 ],
            "D": [ 239 ],
            "Z": [ 240 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_1_D_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 241 ],
            "D1": [ 242 ],
            "SD": [ 148 ],
            "Z": [ 239 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 243 ],
            "BLUT": [ 244 ],
            "C0": [ 151 ],
            "Z": [ 241 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 243 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 244 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 245 ],
            "BLUT": [ 246 ],
            "C0": [ 151 ],
            "Z": [ 242 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110001101111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 245 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110001101111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 246 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 58 ],
            "C": [ 203 ],
            "D": [ 247 ],
            "Z": [ 248 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_2_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 247 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 249 ],
            "C": [ 250 ],
            "D": [ 251 ],
            "Z": [ 252 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 253 ],
            "D1": [ 254 ],
            "SD": [ 255 ],
            "Z": [ 251 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 256 ],
            "D1": [ 257 ],
            "SD": [ 83 ],
            "Z": [ 253 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 258 ],
            "BLUT": [ 259 ],
            "C0": [ 66 ],
            "Z": [ 256 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 258 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 73 ],
            "C": [ 64 ],
            "D": [ 81 ],
            "Z": [ 259 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 260 ],
            "BLUT": [ 261 ],
            "C0": [ 66 ],
            "Z": [ 257 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 73 ],
            "C": [ 64 ],
            "D": [ 81 ],
            "Z": [ 260 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 261 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 262 ],
            "D1": [ 263 ],
            "SD": [ 83 ],
            "Z": [ 254 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 264 ],
            "BLUT": [ 265 ],
            "C0": [ 66 ],
            "Z": [ 262 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 264 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 265 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 266 ],
            "BLUT": [ 267 ],
            "C0": [ 66 ],
            "Z": [ 263 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 266 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 267 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 75 ],
            "D": [ 58 ],
            "Z": [ 255 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 69 ],
            "B": [ 52 ],
            "C": [ 77 ],
            "D": [ 60 ],
            "Z": [ 249 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 54 ],
            "C": [ 79 ],
            "D": [ 62 ],
            "Z": [ 250 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 268 ],
            "D1": [ 269 ],
            "SD": [ 203 ],
            "Z": [ 237 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 270 ],
            "D1": [ 271 ],
            "SD": [ 66 ],
            "Z": [ 268 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 272 ],
            "BLUT": [ 273 ],
            "C0": [ 64 ],
            "Z": [ 270 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 272 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 273 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 274 ],
            "BLUT": [ 275 ],
            "C0": [ 64 ],
            "Z": [ 271 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 274 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 275 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 276 ],
            "D1": [ 277 ],
            "SD": [ 66 ],
            "Z": [ 269 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 278 ],
            "BLUT": [ 279 ],
            "C0": [ 64 ],
            "Z": [ 276 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 278 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 56 ],
            "C": [ 58 ],
            "D": [ 60 ],
            "Z": [ 279 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 280 ],
            "BLUT": [ 281 ],
            "C0": [ 64 ],
            "Z": [ 277 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 58 ],
            "C": [ 60 ],
            "D": [ 62 ],
            "Z": [ 280 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 281 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 282 ],
            "BLUT": [ 283 ],
            "C0": [ 284 ],
            "Z": [ 285 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 57 ],
            "C": [ 286 ],
            "D": [ 287 ],
            "Z": [ 282 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 283 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 52 ],
            "B": [ 53 ],
            "C": [ 55 ],
            "D": [ 54 ],
            "Z": [ 286 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 64 ],
            "C": [ 65 ],
            "D": [ 288 ],
            "Z": [ 287 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 52 ],
            "B": [ 53 ],
            "C": [ 67 ],
            "D": [ 66 ],
            "Z": [ 288 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_PFUMX_Z_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 63 ],
            "C": [ 289 ],
            "D": [ 290 ],
            "Z": [ 284 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_PFUMX_Z_C0_LUT4_Z_2_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 59 ],
            "B": [ 58 ],
            "C": [ 61 ],
            "D": [ 60 ],
            "Z": [ 289 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_PFUMX_Z_C0_LUT4_Z_2_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101000011011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 55 ],
            "B": [ 54 ],
            "C": [ 67 ],
            "D": [ 66 ],
            "Z": [ 290 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 291 ],
            "BLUT": [ 292 ],
            "C0": [ 151 ],
            "Z": [ 235 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 291 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 292 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.34|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "1" ],
            "B0": [ 187 ],
            "B1": [ 188 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 182 ],
            "COUT": [ 293 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 294 ],
            "S1": [ 295 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 296 ],
            "D1": [ 297 ],
            "SD": [ 203 ],
            "Z": [ 298 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 299 ],
            "BLUT": [ 300 ],
            "C0": [ 66 ],
            "Z": [ 296 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 299 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 300 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 301 ],
            "BLUT": [ 302 ],
            "C0": [ 66 ],
            "Z": [ 297 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010010001100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 58 ],
            "B": [ 60 ],
            "C": [ 62 ],
            "D": [ 64 ],
            "Z": [ 301 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010011001101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 58 ],
            "B": [ 60 ],
            "C": [ 62 ],
            "D": [ 64 ],
            "Z": [ 302 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 52 ],
            "D": [ 54 ],
            "Z": [ 203 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 298 ],
            "B": [ 192 ],
            "C": [ 142 ],
            "D": [ 177 ],
            "Z": [ 303 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_LUT4_A_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 298 ],
            "B": [ 192 ],
            "C": [ 142 ],
            "D": [ 177 ],
            "Z": [ 304 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 303 ],
            "BLUT": [ 304 ],
            "C0": [ 294 ],
            "Z": [ 305 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_S0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 306 ],
            "BLUT": [ 307 ],
            "C0": [ 148 ],
            "Z": [ 308 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_S0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 306 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_S0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 307 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.34|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 309 ],
            "B1": [ 310 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 311 ],
            "COUT": [ 312 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 313 ],
            "S1": [ 174 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 78 ],
            "Z": [ 309 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.29|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 78 ],
            "A1": [ 76 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 314 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 315 ],
            "S1": [ 310 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.29|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 74 ],
            "A1": [ 72 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 314 ],
            "COUT": [ 316 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 317 ],
            "S1": [ 318 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.29|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 70 ],
            "A1": [ 68 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 316 ],
            "COUT": [ 319 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 320 ],
            "S1": [ 321 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001000100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 319 ],
            "B": [ 322 ],
            "C": [ 323 ],
            "D": [ 324 ],
            "Z": [ 175 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_B_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/utils.vh:5.26-5.40|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 70 ],
            "A1": [ 68 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 325 ],
            "COUT": [ 322 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 326 ],
            "S1": [ 327 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_B_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/utils.vh:5.26-5.40|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 74 ],
            "A1": [ 72 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 328 ],
            "COUT": [ 325 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 329 ],
            "S1": [ 330 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/utils.vh:5.26-5.40|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 78 ],
            "A1": [ 76 ],
            "B0": [ "1" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 331 ],
            "COUT": [ 328 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 332 ],
            "S1": [ 333 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/utils.vh:5.26-5.40|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 82 ],
            "A1": [ 80 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 331 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 334 ],
            "S1": [ 335 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 336 ],
            "D1": [ 337 ],
            "SD": [ 338 ],
            "Z": [ 339 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 340 ],
            "D1": [ 341 ],
            "SD": [ 338 ],
            "Z": [ 342 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 343 ],
            "D1": [ 344 ],
            "SD": [ 82 ],
            "Z": [ 340 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 345 ],
            "BLUT": [ 346 ],
            "C0": [ 80 ],
            "Z": [ 343 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 345 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 346 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 347 ],
            "BLUT": [ 348 ],
            "C0": [ 80 ],
            "Z": [ 344 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 347 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 348 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 349 ],
            "D1": [ 350 ],
            "SD": [ 82 ],
            "Z": [ 341 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 351 ],
            "BLUT": [ 352 ],
            "C0": [ 80 ],
            "Z": [ 349 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 72 ],
            "B": [ 74 ],
            "C": [ 76 ],
            "D": [ 78 ],
            "Z": [ 351 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 72 ],
            "C": [ 74 ],
            "D": [ 76 ],
            "Z": [ 352 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 353 ],
            "BLUT": [ 354 ],
            "C0": [ 80 ],
            "Z": [ 350 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100101000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 72 ],
            "B": [ 74 ],
            "C": [ 76 ],
            "D": [ 78 ],
            "Z": [ 353 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 72 ],
            "D": [ 76 ],
            "Z": [ 354 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 355 ],
            "BLUT": [ 356 ],
            "C0": [ 80 ],
            "Z": [ 336 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 355 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 356 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 357 ],
            "BLUT": [ 358 ],
            "C0": [ 80 ],
            "Z": [ 337 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 72 ],
            "B": [ 74 ],
            "C": [ 76 ],
            "D": [ 78 ],
            "Z": [ 357 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 72 ],
            "C": [ 74 ],
            "D": [ 76 ],
            "Z": [ 358 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 359 ],
            "B": [ 360 ],
            "C": [ 361 ],
            "D": [ 362 ],
            "Z": [ 142 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 363 ],
            "D1": [ 364 ],
            "SD": [ 361 ],
            "Z": [ 365 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 366 ],
            "D1": [ 367 ],
            "SD": [ 360 ],
            "Z": [ 363 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 368 ],
            "BLUT": [ 369 ],
            "C0": [ 370 ],
            "Z": [ 366 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 368 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 369 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 371 ],
            "BLUT": [ 372 ],
            "C0": [ 370 ],
            "Z": [ 367 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 371 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 372 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 373 ],
            "D1": [ 374 ],
            "SD": [ 360 ],
            "Z": [ 364 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 375 ],
            "BLUT": [ 376 ],
            "C0": [ 370 ],
            "Z": [ 373 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 375 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 377 ],
            "B": [ 378 ],
            "C": [ 359 ],
            "D": [ 379 ],
            "Z": [ 376 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 380 ],
            "BLUT": [ 381 ],
            "C0": [ 370 ],
            "Z": [ 374 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 380 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 381 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 382 ],
            "D1": [ 383 ],
            "SD": [ 338 ],
            "Z": [ 384 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 385 ],
            "BLUT": [ 386 ],
            "C0": [ 82 ],
            "Z": [ 382 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 385 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 386 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 387 ],
            "BLUT": [ 388 ],
            "C0": [ 82 ],
            "Z": [ 383 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000000110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 74 ],
            "B": [ 76 ],
            "C": [ 78 ],
            "D": [ 80 ],
            "Z": [ 387 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 74 ],
            "B": [ 76 ],
            "C": [ 78 ],
            "D": [ 80 ],
            "Z": [ 388 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 365 ],
            "B": [ 389 ],
            "C": [ 177 ],
            "D": [ 390 ],
            "Z": [ 391 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_B_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 392 ],
            "D1": [ 393 ],
            "SD": [ 203 ],
            "Z": [ 389 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_B_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 394 ],
            "BLUT": [ 395 ],
            "C0": [ 66 ],
            "Z": [ 392 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 394 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 395 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_B_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 396 ],
            "BLUT": [ 397 ],
            "C0": [ 66 ],
            "Z": [ 393 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000000110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 58 ],
            "B": [ 60 ],
            "C": [ 62 ],
            "D": [ 64 ],
            "Z": [ 396 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 58 ],
            "B": [ 60 ],
            "C": [ 62 ],
            "D": [ 64 ],
            "Z": [ 397 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 192 ],
            "D": [ 142 ],
            "Z": [ 390 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 398 ],
            "D": [ 142 ],
            "Z": [ 399 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 400 ],
            "D": [ 142 ],
            "Z": [ 401 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_1_C_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 402 ],
            "D1": [ 403 ],
            "SD": [ 66 ],
            "Z": [ 400 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 404 ],
            "BLUT": [ 405 ],
            "C0": [ 64 ],
            "Z": [ 402 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 58 ],
            "C": [ 60 ],
            "D": [ 62 ],
            "Z": [ 404 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 58 ],
            "C": [ 60 ],
            "D": [ 62 ],
            "Z": [ 405 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 406 ],
            "BLUT": [ 407 ],
            "C0": [ 64 ],
            "Z": [ 403 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101010111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 58 ],
            "C": [ 60 ],
            "D": [ 62 ],
            "Z": [ 406 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 56 ],
            "D": [ 60 ],
            "Z": [ 407 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 285 ],
            "D": [ 248 ],
            "Z": [ 408 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 409 ],
            "D1": [ 410 ],
            "SD": [ 82 ],
            "Z": [ 398 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 411 ],
            "BLUT": [ 412 ],
            "C0": [ 80 ],
            "Z": [ 409 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 72 ],
            "B": [ 74 ],
            "C": [ 76 ],
            "D": [ 78 ],
            "Z": [ 411 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 72 ],
            "C": [ 76 ],
            "D": [ 78 ],
            "Z": [ 412 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 413 ],
            "BLUT": [ 414 ],
            "C0": [ 80 ],
            "Z": [ 410 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 72 ],
            "B": [ 74 ],
            "C": [ 76 ],
            "D": [ 78 ],
            "Z": [ 413 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 72 ],
            "D": [ 76 ],
            "Z": [ 414 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 415 ],
            "BLUT": [ 416 ],
            "C0": [ 175 ],
            "Z": [ 417 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 365 ],
            "C": [ 339 ],
            "D": [ 142 ],
            "Z": [ 415 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_B_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 384 ],
            "C": [ 339 ],
            "D": [ 142 ],
            "Z": [ 416 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 418 ],
            "D": [ 419 ],
            "Z": [ 361 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 377 ],
            "B": [ 378 ],
            "C": [ 379 ],
            "D": [ 370 ],
            "Z": [ 362 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.34|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 82 ],
            "B1": [ 80 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 311 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 420 ],
            "S1": [ 421 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 422 ],
            "D1": [ 423 ],
            "SD": [ 162 ],
            "Z": [ 424 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 425 ],
            "BLUT": [ 426 ],
            "C0": [ 165 ],
            "Z": [ 422 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 425 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 426 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 427 ],
            "BLUT": [ 428 ],
            "C0": [ 165 ],
            "Z": [ 423 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110111101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 427 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110111111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 428 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 421 ],
            "C": [ 424 ],
            "D": [ 175 ],
            "Z": [ 429 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 430 ],
            "B": [ 431 ],
            "C": [ 142 ],
            "D": [ 432 ],
            "Z": [ 433 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_B_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 80 ],
            "B": [ 434 ],
            "C": [ 165 ],
            "D": [ 162 ],
            "Z": [ 432 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_B_Z_LUT4_Z_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 76 ],
            "D": [ 78 ],
            "Z": [ 434 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_B_Z_LUT4_Z_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 435 ],
            "BLUT": [ 436 ],
            "C0": [ 162 ],
            "Z": [ 431 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_B_Z_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 435 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_B_Z_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 436 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_B_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 437 ],
            "BLUT": [ 438 ],
            "C0": [ 142 ],
            "Z": [ 439 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_B_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 437 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 162 ],
            "B": [ 440 ],
            "C": [ 430 ],
            "D": [ 441 ],
            "Z": [ 438 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.34|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "1" ],
            "B0": [ 317 ],
            "B1": [ 318 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 312 ],
            "COUT": [ 442 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 443 ],
            "S1": [ 444 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 445 ],
            "D1": [ 446 ],
            "SD": [ 338 ],
            "Z": [ 447 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 448 ],
            "BLUT": [ 449 ],
            "C0": [ 82 ],
            "Z": [ 445 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 448 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 449 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 450 ],
            "BLUT": [ 451 ],
            "C0": [ 82 ],
            "Z": [ 446 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010010001100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 74 ],
            "B": [ 76 ],
            "C": [ 78 ],
            "D": [ 80 ],
            "Z": [ 450 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010011001101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 74 ],
            "B": [ 76 ],
            "C": [ 78 ],
            "D": [ 80 ],
            "Z": [ 451 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 72 ],
            "B": [ 74 ],
            "C": [ 338 ],
            "D": [ 452 ],
            "Z": [ 453 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 452 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 453 ],
            "B": [ 454 ],
            "C": [ 455 ],
            "D": [ 456 ],
            "Z": [ 457 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 453 ],
            "C": [ 455 ],
            "D": [ 456 ],
            "Z": [ 458 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 53 ],
            "C": [ 459 ],
            "D": [ 460 ],
            "Z": [ 454 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 76 ],
            "C": [ 461 ],
            "D": [ 462 ],
            "Z": [ 455 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 69 ],
            "B": [ 68 ],
            "C": [ 74 ],
            "D": [ 75 ],
            "Z": [ 461 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 79 ],
            "B": [ 78 ],
            "C": [ 82 ],
            "D": [ 83 ],
            "Z": [ 462 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 80 ],
            "B": [ 81 ],
            "C": [ 463 ],
            "D": [ 464 ],
            "Z": [ 456 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_Z_2_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 70 ],
            "B": [ 71 ],
            "C": [ 72 ],
            "D": [ 73 ],
            "Z": [ 463 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_Z_2_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 69 ],
            "B": [ 68 ],
            "C": [ 74 ],
            "D": [ 75 ],
            "Z": [ 464 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 465 ],
            "C": [ 466 ],
            "D": [ 467 ],
            "Z": [ 468 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_Z_3_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 70 ],
            "B": [ 55 ],
            "C": [ 72 ],
            "D": [ 57 ],
            "Z": [ 465 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_Z_3_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 70 ],
            "B": [ 55 ],
            "C": [ 78 ],
            "D": [ 63 ],
            "Z": [ 466 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_Z_3_B_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 59 ],
            "B": [ 74 ],
            "C": [ 67 ],
            "D": [ 82 ],
            "Z": [ 467 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 61 ],
            "B": [ 76 ],
            "C": [ 80 ],
            "D": [ 65 ],
            "Z": [ 459 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101000011011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 72 ],
            "B": [ 57 ],
            "C": [ 78 ],
            "D": [ 63 ],
            "Z": [ 460 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 457 ],
            "BLUT": [ 458 ],
            "C0": [ 468 ],
            "Z": [ 111 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 469 ],
            "D": [ 142 ],
            "Z": [ 470 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 471 ],
            "D": [ 142 ],
            "Z": [ 472 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 473 ],
            "D1": [ 474 ],
            "SD": [ 82 ],
            "Z": [ 471 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 475 ],
            "BLUT": [ 476 ],
            "C0": [ 80 ],
            "Z": [ 473 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 74 ],
            "C": [ 76 ],
            "D": [ 78 ],
            "Z": [ 475 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 74 ],
            "C": [ 76 ],
            "D": [ 78 ],
            "Z": [ 476 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 477 ],
            "BLUT": [ 478 ],
            "C0": [ 80 ],
            "Z": [ 474 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110111011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 72 ],
            "B": [ 74 ],
            "C": [ 76 ],
            "D": [ 78 ],
            "Z": [ 477 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 72 ],
            "C": [ 74 ],
            "D": [ 76 ],
            "Z": [ 478 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 248 ],
            "C": [ 252 ],
            "D": [ 285 ],
            "Z": [ 108 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_C_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 479 ],
            "D1": [ 480 ],
            "SD": [ 66 ],
            "Z": [ 469 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 481 ],
            "BLUT": [ 482 ],
            "C0": [ 64 ],
            "Z": [ 479 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 58 ],
            "C": [ 60 ],
            "D": [ 62 ],
            "Z": [ 481 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 58 ],
            "C": [ 60 ],
            "D": [ 62 ],
            "Z": [ 482 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 483 ],
            "BLUT": [ 484 ],
            "C0": [ 64 ],
            "Z": [ 480 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110111011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 58 ],
            "C": [ 60 ],
            "D": [ 62 ],
            "Z": [ 483 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 56 ],
            "C": [ 58 ],
            "D": [ 60 ],
            "Z": [ 484 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 485 ],
            "BLUT": [ 486 ],
            "C0": [ 175 ],
            "Z": [ 487 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 82 ],
            "C": [ 339 ],
            "D": [ 142 ],
            "Z": [ 485 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 339 ],
            "C": [ 342 ],
            "D": [ 142 ],
            "Z": [ 486 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 68 ],
            "D": [ 70 ],
            "Z": [ 338 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 447 ],
            "B": [ 339 ],
            "C": [ 142 ],
            "D": [ 175 ],
            "Z": [ 488 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_LUT4_A_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 447 ],
            "B": [ 339 ],
            "C": [ 142 ],
            "D": [ 175 ],
            "Z": [ 489 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 488 ],
            "BLUT": [ 489 ],
            "C0": [ 443 ],
            "Z": [ 490 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 491 ],
            "D": [ 305 ],
            "Z": [ 492 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 491 ],
            "D": [ 305 ],
            "Z": [ 493 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_C_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 494 ],
            "D": [ 490 ],
            "Z": [ 495 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_C_2_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 495 ],
            "BLUT": [ 496 ],
            "C0": [ 111 ],
            "Z": [ 497 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_C_2_Z_PFUMX_ALUT_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 496 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_C_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 492 ],
            "BLUT": [ 493 ],
            "C0": [ 111 ],
            "Z": [ 498 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_C_Z_PFUMX_ALUT_Z_L6MUX21_D1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 497 ],
            "D1": [ 498 ],
            "SD": [ 108 ],
            "Z": [ 105 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_C_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 13 ],
            "D": [ 12 ],
            "Z": [ 112 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 142 ],
            "D": [ 499 ],
            "Z": [ 491 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 142 ],
            "D": [ 500 ],
            "Z": [ 494 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 501 ],
            "D1": [ 502 ],
            "SD": [ 162 ],
            "Z": [ 500 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 503 ],
            "BLUT": [ 504 ],
            "C0": [ 165 ],
            "Z": [ 501 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 503 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 504 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 505 ],
            "BLUT": [ 506 ],
            "C0": [ 165 ],
            "Z": [ 502 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 505 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 506 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_D_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 507 ],
            "D1": [ 508 ],
            "SD": [ 148 ],
            "Z": [ 499 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 509 ],
            "BLUT": [ 510 ],
            "C0": [ 151 ],
            "Z": [ 507 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 509 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 510 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 511 ],
            "BLUT": [ 512 ],
            "C0": [ 151 ],
            "Z": [ 508 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 511 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 512 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_S0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 513 ],
            "BLUT": [ 514 ],
            "C0": [ 162 ],
            "Z": [ 515 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_S0_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 516 ],
            "BLUT": [ 517 ],
            "C0": [ 165 ],
            "Z": [ 518 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_S0_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000001000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 516 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_S0_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 517 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_S0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 513 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_S0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 514 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 137 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 519 ],
            "BLUT": [ 520 ],
            "C0": [ 111 ],
            "Z": [ 135 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 145 ],
            "D": [ 178 ],
            "Z": [ 519 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 145 ],
            "D": [ 178 ],
            "Z": [ 520 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 49 ],
            "B": [ 521 ],
            "C": [ 522 ],
            "D": [ 523 ],
            "Z": [ 88 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 524 ],
            "D1": [ 525 ],
            "SD": [ 111 ],
            "Z": [ 522 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 526 ],
            "D1": [ 527 ],
            "SD": [ 391 ],
            "Z": [ 523 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 528 ],
            "D1": [ 529 ],
            "SD": [ 111 ],
            "Z": [ 526 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 530 ],
            "BLUT": [ 531 ],
            "C0": [ 417 ],
            "Z": [ 528 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 252 ],
            "C": [ 401 ],
            "D": [ 408 ],
            "Z": [ 530 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 252 ],
            "C": [ 401 ],
            "D": [ 408 ],
            "Z": [ 531 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 532 ],
            "BLUT": [ 533 ],
            "C0": [ 417 ],
            "Z": [ 529 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 252 ],
            "C": [ 401 ],
            "D": [ 408 ],
            "Z": [ 532 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101100011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 252 ],
            "B": [ 399 ],
            "C": [ 401 ],
            "D": [ 408 ],
            "Z": [ 533 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 534 ],
            "D1": [ 535 ],
            "SD": [ 111 ],
            "Z": [ 527 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 536 ],
            "BLUT": [ 537 ],
            "C0": [ 417 ],
            "Z": [ 534 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 536 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 537 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 538 ],
            "BLUT": [ 539 ],
            "C0": [ 417 ],
            "Z": [ 535 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 538 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 252 ],
            "C": [ 399 ],
            "D": [ 408 ],
            "Z": [ 539 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 540 ],
            "BLUT": [ 541 ],
            "C0": [ 408 ],
            "Z": [ 524 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 89 ],
            "B": [ 49 ],
            "C": [ 252 ],
            "D": [ 113 ],
            "Z": [ 540 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 89 ],
            "D": [ 113 ],
            "Z": [ 541 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 542 ],
            "BLUT": [ 543 ],
            "C0": [ 408 ],
            "Z": [ 525 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 89 ],
            "C": [ 49 ],
            "D": [ 113 ],
            "Z": [ 542 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 89 ],
            "C": [ 49 ],
            "D": [ 113 ],
            "Z": [ 543 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 89 ],
            "D": [ 112 ],
            "Z": [ 521 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 544 ],
            "BLUT": [ 545 ],
            "C0": [ 546 ],
            "Z": [ 96 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 547 ],
            "BLUT": [ 548 ],
            "C0": [ 549 ],
            "Z": [ 94 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 49 ],
            "C": [ 550 ],
            "D": [ 551 ],
            "Z": [ 547 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 49 ],
            "B": [ 550 ],
            "C": [ 552 ],
            "D": [ 551 ],
            "Z": [ 548 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 95 ],
            "D": [ 112 ],
            "Z": [ 550 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 252 ],
            "B": [ 553 ],
            "C": [ 554 ],
            "D": [ 408 ],
            "Z": [ 552 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 555 ],
            "D1": [ 556 ],
            "SD": [ 142 ],
            "Z": [ 553 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 557 ],
            "D1": [ 558 ],
            "SD": [ 148 ],
            "Z": [ 555 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 559 ],
            "BLUT": [ 560 ],
            "C0": [ 151 ],
            "Z": [ 557 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111010111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 559 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 560 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 561 ],
            "BLUT": [ 562 ],
            "C0": [ 151 ],
            "Z": [ 558 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011011000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 561 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 562 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 563 ],
            "D1": [ 564 ],
            "SD": [ 148 ],
            "Z": [ 556 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 565 ],
            "BLUT": [ 566 ],
            "C0": [ 151 ],
            "Z": [ 563 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 565 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 566 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 567 ],
            "BLUT": [ 568 ],
            "C0": [ 151 ],
            "Z": [ 564 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011001010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 567 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 62 ],
            "C": [ 64 ],
            "D": [ 66 ],
            "Z": [ 568 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 183 ],
            "C": [ 308 ],
            "D": [ 177 ],
            "Z": [ 554 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 569 ],
            "BLUT": [ 570 ],
            "C0": [ 108 ],
            "Z": [ 551 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 571 ],
            "BLUT": [ 572 ],
            "C0": [ 108 ],
            "Z": [ 549 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 571 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 573 ],
            "B": [ 574 ],
            "C": [ 575 ],
            "D": [ 111 ],
            "Z": [ 572 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 95 ],
            "C": [ 49 ],
            "D": [ 113 ],
            "Z": [ 569 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 95 ],
            "B": [ 49 ],
            "C": [ 113 ],
            "D": [ 111 ],
            "Z": [ 570 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 576 ],
            "BLUT": [ 577 ],
            "C0": [ 578 ],
            "Z": [ 86 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 87 ],
            "D": [ 112 ],
            "Z": [ 579 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 580 ],
            "BLUT": [ 581 ],
            "C0": [ 582 ],
            "Z": [ 583 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 584 ],
            "BLUT": [ 585 ],
            "C0": [ 108 ],
            "Z": [ 586 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 87 ],
            "C": [ 49 ],
            "D": [ 113 ],
            "Z": [ 584 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 87 ],
            "B": [ 49 ],
            "C": [ 113 ],
            "D": [ 111 ],
            "Z": [ 585 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 587 ],
            "BLUT": [ 588 ],
            "C0": [ 108 ],
            "Z": [ 578 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 587 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 175 ],
            "B": [ 589 ],
            "C": [ 590 ],
            "D": [ 111 ],
            "Z": [ 588 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 80 ],
            "B": [ 162 ],
            "C": [ 440 ],
            "D": [ 142 ],
            "Z": [ 589 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 591 ],
            "C": [ 441 ],
            "D": [ 592 ],
            "Z": [ 590 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 593 ],
            "D": [ 162 ],
            "Z": [ 591 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_LUT4_Z_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 593 ],
            "D": [ 324 ],
            "Z": [ 441 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_LUT4_Z_C_LUT4_C_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 70 ],
            "C": [ 72 ],
            "D": [ 74 ],
            "Z": [ 324 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 80 ],
            "C": [ 82 ],
            "D": [ 162 ],
            "Z": [ 430 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_LUT4_Z_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 76 ],
            "C": [ 78 ],
            "D": [ 593 ],
            "Z": [ 440 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 593 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 594 ],
            "BLUT": [ 595 ],
            "C0": [ 596 ],
            "Z": [ 592 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 594 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 82 ],
            "D": [ 162 ],
            "Z": [ 595 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 323 ],
            "B": [ 162 ],
            "C": [ 596 ],
            "D": [ 142 ],
            "Z": [ 573 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 323 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 142 ],
            "D": [ 597 ],
            "Z": [ 574 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 313 ],
            "B": [ 515 ],
            "C": [ 518 ],
            "D": [ 175 ],
            "Z": [ 575 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 598 ],
            "D1": [ 599 ],
            "SD": [ 162 ],
            "Z": [ 597 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 600 ],
            "BLUT": [ 601 ],
            "C0": [ 165 ],
            "Z": [ 598 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 600 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 601 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 602 ],
            "BLUT": [ 603 ],
            "C0": [ 165 ],
            "Z": [ 599 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011001111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 602 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 603 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 604 ],
            "BLUT": [ 605 ],
            "C0": [ 165 ],
            "Z": [ 596 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 78 ],
            "C": [ 80 ],
            "D": [ 82 ],
            "Z": [ 604 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 605 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 70 ],
            "C": [ 72 ],
            "D": [ 74 ],
            "Z": [ 165 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 70 ],
            "C": [ 72 ],
            "D": [ 74 ],
            "Z": [ 162 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 177 ],
            "C": [ 252 ],
            "D": [ 408 ],
            "Z": [ 580 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 177 ],
            "B": [ 252 ],
            "C": [ 606 ],
            "D": [ 408 ],
            "Z": [ 581 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 64 ],
            "C": [ 148 ],
            "D": [ 142 ],
            "Z": [ 606 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 197 ],
            "C": [ 200 ],
            "D": [ 194 ],
            "Z": [ 582 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 52 ],
            "B": [ 54 ],
            "C": [ 56 ],
            "D": [ 58 ],
            "Z": [ 151 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 52 ],
            "B": [ 54 ],
            "C": [ 56 ],
            "D": [ 58 ],
            "Z": [ 148 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 49 ],
            "C": [ 607 ],
            "D": [ 608 ],
            "Z": [ 544 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 49 ],
            "B": [ 607 ],
            "C": [ 609 ],
            "D": [ 608 ],
            "Z": [ 545 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 610 ],
            "D1": [ 611 ],
            "SD": [ 236 ],
            "Z": [ 609 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 612 ],
            "BLUT": [ 613 ],
            "C0": [ 240 ],
            "Z": [ 610 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 612 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 613 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 614 ],
            "BLUT": [ 615 ],
            "C0": [ 240 ],
            "Z": [ 611 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 614 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 248 ],
            "B": [ 252 ],
            "C": [ 238 ],
            "D": [ 285 ],
            "Z": [ 615 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 97 ],
            "D": [ 112 ],
            "Z": [ 607 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 616 ],
            "BLUT": [ 617 ],
            "C0": [ 108 ],
            "Z": [ 608 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 618 ],
            "BLUT": [ 619 ],
            "C0": [ 108 ],
            "Z": [ 546 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 618 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 439 ],
            "B": [ 433 ],
            "C": [ 429 ],
            "D": [ 111 ],
            "Z": [ 619 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 97 ],
            "C": [ 49 ],
            "D": [ 113 ],
            "Z": [ 616 ]
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 97 ],
            "B": [ 49 ],
            "C": [ 113 ],
            "D": [ 111 ],
            "Z": [ 617 ]
          }
        },
        "prt.last_spin_state_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 620 ],
            "C": [ 621 ],
            "D": [ 622 ],
            "Z": [ 623 ]
          }
        },
        "prt.last_spin_state_LUT4_C_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 624 ],
            "D": [ 625 ],
            "Z": [ 622 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 624 ],
            "C": [ 626 ],
            "D": [ 625 ],
            "Z": [ 627 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 628 ],
            "C": [ 629 ],
            "D": [ 630 ],
            "Z": [ 631 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 629 ],
            "C": [ 632 ],
            "D": [ 633 ],
            "Z": [ 634 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 629 ],
            "D": [ 635 ],
            "Z": [ 636 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 637 ],
            "D1": [ 638 ],
            "SD": [ 639 ],
            "Z": [ 635 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 640 ],
            "BLUT": [ 641 ],
            "C0": [ 642 ],
            "Z": [ 637 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 643 ],
            "D": [ 644 ],
            "Z": [ 640 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 645 ],
            "B": [ 646 ],
            "C": [ 643 ],
            "D": [ 644 ],
            "Z": [ 641 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 647 ],
            "BLUT": [ 648 ],
            "C0": [ 642 ],
            "Z": [ 638 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 643 ],
            "D": [ 644 ],
            "Z": [ 647 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 643 ],
            "D": [ 644 ],
            "Z": [ 648 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 649 ],
            "D1": [ 650 ],
            "SD": [ 651 ],
            "Z": [ 646 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 652 ],
            "D1": [ 653 ],
            "SD": [ 651 ],
            "Z": [ 643 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 654 ],
            "D1": [ 655 ],
            "SD": [ 656 ],
            "Z": [ 652 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 657 ],
            "BLUT": [ 658 ],
            "C0": [ 659 ],
            "Z": [ 654 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 657 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 645 ],
            "D": [ 661 ],
            "Z": [ 658 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 662 ],
            "BLUT": [ 663 ],
            "C0": [ 659 ],
            "Z": [ 655 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 662 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 663 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 665 ],
            "D1": [ 666 ],
            "SD": [ 656 ],
            "Z": [ 653 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 667 ],
            "BLUT": [ 668 ],
            "C0": [ 659 ],
            "Z": [ 665 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 667 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 668 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 669 ],
            "BLUT": [ 670 ],
            "C0": [ 659 ],
            "Z": [ 666 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 669 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 670 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 671 ],
            "BLUT": [ 672 ],
            "C0": [ 656 ],
            "Z": [ 649 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 673 ],
            "C": [ 664 ],
            "D": [ 659 ],
            "Z": [ 671 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 660 ],
            "D": [ 664 ],
            "Z": [ 672 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 674 ],
            "BLUT": [ 675 ],
            "C0": [ 656 ],
            "Z": [ 650 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 674 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 664 ],
            "D": [ 659 ],
            "Z": [ 675 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 676 ],
            "Z": [ 644 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 664 ],
            "B": [ 659 ],
            "C": [ 677 ],
            "D": [ 678 ],
            "Z": [ 642 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 679 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 677 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 680 ],
            "B": [ 681 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 678 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 682 ],
            "C": [ 683 ],
            "D": [ 684 ],
            "Z": [ 639 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_LUT4_Z_D_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 685 ],
            "BLUT": [ 686 ],
            "C0": [ 651 ],
            "Z": [ 676 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 664 ],
            "C": [ 659 ],
            "D": [ 656 ],
            "Z": [ 685 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010100010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 664 ],
            "C": [ 659 ],
            "D": [ 656 ],
            "Z": [ 686 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 687 ],
            "B": [ 635 ],
            "C": [ 688 ],
            "D": [ 689 ],
            "Z": [ 690 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 687 ],
            "B": [ 635 ],
            "C": [ 688 ],
            "D": [ 689 ],
            "Z": [ 691 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_1_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 692 ],
            "C": [ 632 ],
            "D": [ 628 ],
            "Z": [ 693 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 694 ],
            "D": [ 695 ],
            "Z": [ 689 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 696 ],
            "B": [ 688 ],
            "C": [ 697 ],
            "D": [ 690 ],
            "Z": [ 698 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 687 ],
            "D": [ 699 ],
            "Z": [ 696 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 698 ],
            "LSR": [ "0" ],
            "Q": [ 700 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 701 ],
            "LSR": [ "0" ],
            "Q": [ 702 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 703 ],
            "LSR": [ "0" ],
            "Q": [ 704 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 705 ],
            "B": [ 633 ],
            "C": [ 693 ],
            "D": [ 691 ],
            "Z": [ 703 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 706 ],
            "LSR": [ "0" ],
            "Q": [ 707 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 708 ],
            "D1": [ 709 ],
            "SD": [ 710 ],
            "Z": [ 706 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 711 ],
            "D1": [ 712 ],
            "SD": [ 713 ],
            "Z": [ 708 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 714 ],
            "BLUT": [ 715 ],
            "C0": [ 636 ],
            "Z": [ 711 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 699 ],
            "Z": [ 714 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 715 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 716 ],
            "BLUT": [ 717 ],
            "C0": [ 636 ],
            "Z": [ 712 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 699 ],
            "D": [ 718 ],
            "Z": [ 716 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 699 ],
            "D": [ 718 ],
            "Z": [ 717 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 719 ],
            "D1": [ 720 ],
            "SD": [ 713 ],
            "Z": [ 709 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 721 ],
            "BLUT": [ 722 ],
            "C0": [ 636 ],
            "Z": [ 719 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 687 ],
            "C": [ 699 ],
            "D": [ 688 ],
            "Z": [ 721 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 722 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 723 ],
            "BLUT": [ 724 ],
            "C0": [ 636 ],
            "Z": [ 720 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001111011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 687 ],
            "B": [ 699 ],
            "C": [ 688 ],
            "D": [ 718 ],
            "Z": [ 723 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 699 ],
            "D": [ 718 ],
            "Z": [ 724 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 725 ],
            "LSR": [ "0" ],
            "Q": [ 726 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 727 ],
            "B": [ 728 ],
            "C": [ 691 ],
            "D": [ 729 ],
            "Z": [ 725 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 730 ],
            "D1": [ 731 ],
            "SD": [ 695 ],
            "Z": [ 727 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 732 ],
            "D1": [ 733 ],
            "SD": [ 633 ],
            "Z": [ 729 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_1_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 734 ],
            "BLUT": [ 735 ],
            "C0": [ 628 ],
            "Z": [ 732 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 629 ],
            "B": [ 699 ],
            "C": [ 630 ],
            "D": [ 632 ],
            "Z": [ 734 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 629 ],
            "B": [ 699 ],
            "C": [ 630 ],
            "D": [ 632 ],
            "Z": [ 735 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_1_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 736 ],
            "BLUT": [ 737 ],
            "C0": [ 628 ],
            "Z": [ 733 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 629 ],
            "C": [ 699 ],
            "D": [ 632 ],
            "Z": [ 736 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 629 ],
            "C": [ 699 ],
            "D": [ 632 ],
            "Z": [ 737 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 738 ],
            "D1": [ 739 ],
            "SD": [ 694 ],
            "Z": [ 730 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 740 ],
            "BLUT": [ 741 ],
            "C0": [ 699 ],
            "Z": [ 738 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 740 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 688 ],
            "B": [ 629 ],
            "C": [ 742 ],
            "D": [ 687 ],
            "Z": [ 741 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 743 ],
            "BLUT": [ 744 ],
            "C0": [ 699 ],
            "Z": [ 739 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 743 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 688 ],
            "C": [ 629 ],
            "D": [ 687 ],
            "Z": [ 744 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 745 ],
            "D1": [ 746 ],
            "SD": [ 694 ],
            "Z": [ 731 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 747 ],
            "BLUT": [ 748 ],
            "C0": [ 699 ],
            "Z": [ 745 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 747 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 748 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 749 ],
            "BLUT": [ 750 ],
            "C0": [ 699 ],
            "Z": [ 746 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 749 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 688 ],
            "C": [ 629 ],
            "D": [ 687 ],
            "Z": [ 750 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111000110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 742 ],
            "B": [ 694 ],
            "C": [ 695 ],
            "D": [ 751 ],
            "Z": [ 728 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 752 ],
            "LSR": [ "0" ],
            "Q": [ 753 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_4_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 754 ],
            "BLUT": [ 755 ],
            "C0": [ 633 ],
            "Z": [ 752 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001101011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 693 ],
            "B": [ 691 ],
            "C": [ 699 ],
            "D": [ 751 ],
            "Z": [ 754 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001110101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 693 ],
            "B": [ 691 ],
            "C": [ 699 ],
            "D": [ 751 ],
            "Z": [ 755 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 630 ],
            "LSR": [ 705 ],
            "Q": [ 756 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:69.162-69.213"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 757 ],
            "LSR": [ 705 ],
            "Q": [ 758 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 629 ],
            "D": [ 632 ],
            "Z": [ 757 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_6_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 687 ],
            "D": [ 699 ],
            "Z": [ 705 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 696 ],
            "B": [ 713 ],
            "C": [ 693 ],
            "D": [ 691 ],
            "Z": [ 701 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 629 ],
            "D": [ 628 ],
            "Z": [ 713 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 692 ],
            "C": [ 632 ],
            "D": [ 628 ],
            "Z": [ 697 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 699 ],
            "D": [ 630 ],
            "Z": [ 692 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 759 ],
            "BLUT": [ 760 ],
            "C0": [ 751 ],
            "Z": [ 710 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 759 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111101010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 629 ],
            "B": [ 742 ],
            "C": [ 694 ],
            "D": [ 695 ],
            "Z": [ 760 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 761 ],
            "BLUT": [ 762 ],
            "C0": [ 763 ],
            "Z": [ 751 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 764 ],
            "D": [ 765 ],
            "Z": [ 761 ]
          }
        },
        "prt.last_spin_state_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 764 ],
            "B": [ 765 ],
            "C": [ 766 ],
            "D": [ 767 ],
            "Z": [ 762 ]
          }
        },
        "prt.last_spin_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 620 ],
            "LSR": [ "0" ],
            "Q": [ 621 ]
          }
        },
        "prt.mouse_x2_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:30.23-30.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 768 ],
            "A1": [ 769 ],
            "B0": [ 770 ],
            "B1": [ 771 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 772 ],
            "COUT": [ 773 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 774 ],
            "S1": [ 775 ]
          }
        },
        "prt.mouse_x2_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:30.23-30.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 776 ],
            "A1": [ 777 ],
            "B0": [ 778 ],
            "B1": [ 779 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 780 ],
            "COUT": [ 772 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 781 ],
            "S1": [ 782 ]
          }
        },
        "prt.mouse_x2_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:30.23-30.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 783 ],
            "A1": [ 784 ],
            "B0": [ 785 ],
            "B1": [ 786 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 787 ],
            "COUT": [ 780 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 788 ],
            "S1": [ 789 ]
          }
        },
        "prt.mouse_x2_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:30.23-30.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 790 ],
            "A1": [ 791 ],
            "B0": [ 792 ],
            "B1": [ 793 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 787 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 794 ],
            "S1": [ 795 ]
          }
        },
        "prt.mouse_x_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 796 ],
            "CLK": [ 23 ],
            "DI": [ 775 ],
            "LSR": [ "0" ],
            "Q": [ 771 ]
          }
        },
        "prt.mouse_x_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 796 ],
            "CLK": [ 23 ],
            "DI": [ 774 ],
            "LSR": [ "0" ],
            "Q": [ 770 ]
          }
        },
        "prt.mouse_x_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 796 ],
            "CLK": [ 23 ],
            "DI": [ 782 ],
            "LSR": [ "0" ],
            "Q": [ 779 ]
          }
        },
        "prt.mouse_x_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 796 ],
            "CLK": [ 23 ],
            "DI": [ 781 ],
            "LSR": [ "0" ],
            "Q": [ 778 ]
          }
        },
        "prt.mouse_x_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 796 ],
            "CLK": [ 23 ],
            "DI": [ 789 ],
            "LSR": [ "0" ],
            "Q": [ 786 ]
          }
        },
        "prt.mouse_x_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 796 ],
            "CLK": [ 23 ],
            "DI": [ 788 ],
            "LSR": [ "0" ],
            "Q": [ 785 ]
          }
        },
        "prt.mouse_x_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 796 ],
            "CLK": [ 23 ],
            "DI": [ 795 ],
            "LSR": [ "0" ],
            "Q": [ 793 ]
          }
        },
        "prt.mouse_x_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 796 ],
            "CLK": [ 23 ],
            "DI": [ 794 ],
            "LSR": [ "0" ],
            "Q": [ 792 ]
          }
        },
        "prt.mouse_y2_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:31.23-31.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 797 ],
            "A1": [ 798 ],
            "B0": [ 799 ],
            "B1": [ 800 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 801 ],
            "COUT": [ 802 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 803 ],
            "S1": [ 804 ]
          }
        },
        "prt.mouse_y2_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:31.23-31.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 805 ],
            "A1": [ 806 ],
            "B0": [ 807 ],
            "B1": [ 808 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 809 ],
            "COUT": [ 801 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 810 ],
            "S1": [ 811 ]
          }
        },
        "prt.mouse_y2_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:31.23-31.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 812 ],
            "A1": [ 813 ],
            "B0": [ 814 ],
            "B1": [ 815 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 816 ],
            "COUT": [ 809 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 817 ],
            "S1": [ 818 ]
          }
        },
        "prt.mouse_y2_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:31.23-31.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 819 ],
            "A1": [ 820 ],
            "B0": [ 821 ],
            "B1": [ 822 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 816 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 823 ],
            "S1": [ 824 ]
          }
        },
        "prt.mouse_y_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 796 ],
            "CLK": [ 23 ],
            "DI": [ 804 ],
            "LSR": [ "0" ],
            "Q": [ 800 ]
          }
        },
        "prt.mouse_y_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 796 ],
            "CLK": [ 23 ],
            "DI": [ 803 ],
            "LSR": [ "0" ],
            "Q": [ 799 ]
          }
        },
        "prt.mouse_y_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 796 ],
            "CLK": [ 23 ],
            "DI": [ 811 ],
            "LSR": [ "0" ],
            "Q": [ 808 ]
          }
        },
        "prt.mouse_y_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 796 ],
            "CLK": [ 23 ],
            "DI": [ 810 ],
            "LSR": [ "0" ],
            "Q": [ 807 ]
          }
        },
        "prt.mouse_y_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 796 ],
            "CLK": [ 23 ],
            "DI": [ 818 ],
            "LSR": [ "0" ],
            "Q": [ 815 ]
          }
        },
        "prt.mouse_y_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 796 ],
            "CLK": [ 23 ],
            "DI": [ 817 ],
            "LSR": [ "0" ],
            "Q": [ 814 ]
          }
        },
        "prt.mouse_y_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 796 ],
            "CLK": [ 23 ],
            "DI": [ 824 ],
            "LSR": [ "0" ],
            "Q": [ 822 ]
          }
        },
        "prt.mouse_y_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 796 ],
            "CLK": [ 23 ],
            "DI": [ 823 ],
            "LSR": [ "0" ],
            "Q": [ 821 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 826 ],
            "LSR": [ 827 ],
            "Q": [ 828 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 829 ],
            "LSR": [ "0" ],
            "Q": [ 830 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 831 ],
            "LSR": [ "0" ],
            "Q": [ 832 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 833 ],
            "C": [ 834 ],
            "D": [ 835 ],
            "Z": [ 831 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI_LUT4_Z_D_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 836 ],
            "BLUT": [ 837 ],
            "C0": [ 838 ],
            "Z": [ 835 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 808 ],
            "C": [ 779 ],
            "D": [ 840 ],
            "Z": [ 836 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 837 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI_LUT4_Z_D_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 841 ],
            "D": [ 842 ],
            "Z": [ 838 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI_LUT4_Z_D_PFUMX_Z_C0_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 843 ],
            "BLUT": [ 844 ],
            "C0": [ 838 ],
            "Z": [ 845 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI_LUT4_Z_D_PFUMX_Z_C0_PFUMX_C0_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 839 ],
            "C": [ 770 ],
            "D": [ 799 ],
            "Z": [ 843 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI_LUT4_Z_D_PFUMX_Z_C0_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 846 ],
            "Z": [ 844 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI_LUT4_Z_D_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 6 ],
            "D": [ 847 ],
            "Z": [ 848 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI_LUT4_Z_D_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 849 ],
            "C": [ 841 ],
            "D": [ 842 ],
            "Z": [ 850 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 851 ],
            "LSR": [ "0" ],
            "Q": [ 852 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_11_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 853 ],
            "BLUT": [ 854 ],
            "C0": [ 855 ],
            "Z": [ 851 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 853 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 50 ],
            "C": [ 856 ],
            "D": [ 857 ],
            "Z": [ 854 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 840 ],
            "B": [ 858 ],
            "C": [ 859 ],
            "D": [ 860 ],
            "Z": [ 855 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 861 ],
            "BLUT": [ 862 ],
            "C0": [ 863 ],
            "Z": [ 857 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 861 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 864 ],
            "C": [ 865 ],
            "D": [ 842 ],
            "Z": [ 862 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 866 ],
            "LSR": [ 827 ],
            "Q": [ 867 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 868 ],
            "LSR": [ 827 ],
            "Q": [ 869 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 870 ],
            "LSR": [ "0" ],
            "Q": [ 871 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_14_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 872 ],
            "BLUT": [ 873 ],
            "C0": [ 874 ],
            "Z": [ 870 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 872 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 875 ],
            "C": [ 876 ],
            "D": [ 877 ],
            "Z": [ 873 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 878 ],
            "LSR": [ "0" ],
            "Q": [ 879 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_15_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 880 ],
            "BLUT": [ 881 ],
            "C0": [ 882 ],
            "Z": [ 878 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 875 ],
            "C": [ 883 ],
            "D": [ 884 ],
            "Z": [ 880 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 50 ],
            "C": [ 875 ],
            "D": [ 884 ],
            "Z": [ 881 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_15_DI_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 865 ],
            "D": [ 885 ],
            "Z": [ 883 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_15_DI_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 886 ],
            "D": [ 887 ],
            "Z": [ 882 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_15_DI_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 888 ],
            "BLUT": [ 889 ],
            "C0": [ 890 ],
            "Z": [ 884 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_15_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 840 ],
            "D": [ 847 ],
            "Z": [ 888 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_15_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 840 ],
            "B": [ 891 ],
            "C": [ 847 ],
            "D": [ 892 ],
            "Z": [ 889 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 893 ],
            "LSR": [ "0" ],
            "Q": [ 894 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_16_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 834 ],
            "C": [ 875 ],
            "D": [ 895 ],
            "Z": [ 893 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 896 ],
            "LSR": [ "0" ],
            "Q": [ 897 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_17_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 898 ],
            "BLUT": [ 899 ],
            "C0": [ 900 ],
            "Z": [ 896 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 898 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 833 ],
            "C": [ 901 ],
            "D": [ 834 ],
            "Z": [ 899 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 902 ],
            "LSR": [ 827 ],
            "Q": [ 903 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 904 ],
            "LSR": [ 827 ],
            "Q": [ 905 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 6 ],
            "C": [ 87 ],
            "D": [ 13 ],
            "Z": [ 829 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 906 ],
            "LSR": [ "0" ],
            "Q": [ 907 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 895 ],
            "LSR": [ 827 ],
            "Q": [ 908 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 909 ],
            "LSR": [ "0" ],
            "Q": [ 910 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_21_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 50 ],
            "C": [ 911 ],
            "D": [ 848 ],
            "Z": [ 909 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 912 ],
            "LSR": [ 827 ],
            "Q": [ 913 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 914 ],
            "LSR": [ "0" ],
            "Q": [ 915 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_23_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 847 ],
            "D": [ 875 ],
            "Z": [ 914 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 916 ],
            "LSR": [ 827 ],
            "Q": [ 917 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 918 ],
            "LSR": [ "0" ],
            "Q": [ 919 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_25_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 834 ],
            "D": [ 848 ],
            "Z": [ 918 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 920 ],
            "LSR": [ "0" ],
            "Q": [ 921 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_26_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 834 ],
            "D": [ 875 ],
            "Z": [ 920 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 922 ],
            "LSR": [ "0" ],
            "Q": [ 923 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_27_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 875 ],
            "D": [ 924 ],
            "Z": [ 922 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 6 ],
            "LSR": [ "0" ],
            "Q": [ 660 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 925 ],
            "LSR": [ "0" ],
            "Q": [ 926 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_29_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 833 ],
            "C": [ 901 ],
            "D": [ 900 ],
            "Z": [ 925 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 927 ],
            "C": [ 50 ],
            "D": [ 928 ],
            "Z": [ 906 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 89 ],
            "C": [ 13 ],
            "D": [ 929 ],
            "Z": [ 928 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 930 ],
            "LSR": [ "0" ],
            "Q": [ 931 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 847 ],
            "LSR": [ 827 ],
            "Q": [ 679 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 927 ],
            "LSR": [ 827 ],
            "Q": [ 680 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_32": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 900 ],
            "LSR": [ 827 ],
            "Q": [ 932 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_33": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 848 ],
            "LSR": [ "0" ],
            "Q": [ 673 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_34": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 875 ],
            "LSR": [ "0" ],
            "Q": [ 681 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_35": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 933 ],
            "LSR": [ 827 ],
            "Q": [ 934 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_36": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 935 ],
            "LSR": [ "0" ],
            "Q": [ 936 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_36_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 901 ],
            "D": [ 848 ],
            "Z": [ 935 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 6 ],
            "C": [ 91 ],
            "D": [ 13 ],
            "Z": [ 930 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 937 ],
            "LSR": [ 827 ],
            "Q": [ 938 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 939 ],
            "LSR": [ "0" ],
            "Q": [ 940 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 95 ],
            "B": [ 13 ],
            "C": [ 875 ],
            "D": [ 924 ],
            "Z": [ 939 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 50 ],
            "C": [ 911 ],
            "D": [ 924 ],
            "Z": [ 904 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 941 ],
            "D1": [ 942 ],
            "SD": [ 943 ],
            "Z": [ 868 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 944 ],
            "D1": [ 945 ],
            "SD": [ 946 ],
            "Z": [ 866 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 947 ],
            "D1": [ 948 ],
            "SD": [ 856 ],
            "Z": [ 944 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 949 ],
            "BLUT": [ 950 ],
            "C0": [ 951 ],
            "Z": [ 947 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 13 ],
            "D": [ 847 ],
            "Z": [ 949 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 13 ],
            "D": [ 847 ],
            "Z": [ 950 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 952 ],
            "BLUT": [ 953 ],
            "C0": [ 951 ],
            "Z": [ 948 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101011110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 12 ],
            "C": [ 847 ],
            "D": [ 911 ],
            "Z": [ 952 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 13 ],
            "D": [ 847 ],
            "Z": [ 953 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 954 ],
            "D1": [ 955 ],
            "SD": [ 856 ],
            "Z": [ 945 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 956 ],
            "BLUT": [ 957 ],
            "C0": [ 951 ],
            "Z": [ 954 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 13 ],
            "C": [ 12 ],
            "D": [ 847 ],
            "Z": [ 956 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 13 ],
            "C": [ 12 ],
            "D": [ 847 ],
            "Z": [ 957 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 958 ],
            "BLUT": [ 959 ],
            "C0": [ 951 ],
            "Z": [ 955 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 12 ],
            "C": [ 847 ],
            "D": [ 911 ],
            "Z": [ 958 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 13 ],
            "C": [ 12 ],
            "D": [ 847 ],
            "Z": [ 959 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 960 ],
            "D1": [ 961 ],
            "SD": [ 962 ],
            "Z": [ 927 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 963 ],
            "D1": [ 964 ],
            "SD": [ 50 ],
            "Z": [ 960 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 965 ],
            "BLUT": [ 966 ],
            "C0": [ 841 ],
            "Z": [ 963 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 965 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 966 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 967 ],
            "BLUT": [ 968 ],
            "C0": [ 841 ],
            "Z": [ 964 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 967 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 968 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 969 ],
            "D1": [ 970 ],
            "SD": [ 50 ],
            "Z": [ 961 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 971 ],
            "BLUT": [ 972 ],
            "C0": [ 841 ],
            "Z": [ 969 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 971 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 972 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 973 ],
            "BLUT": [ 974 ],
            "C0": [ 841 ],
            "Z": [ 970 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 975 ],
            "C": [ 849 ],
            "D": [ 864 ],
            "Z": [ 973 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 849 ],
            "D": [ 864 ],
            "Z": [ 974 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 976 ],
            "D1": [ 977 ],
            "SD": [ 900 ],
            "Z": [ 941 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 978 ],
            "BLUT": [ 979 ],
            "C0": [ 980 ],
            "Z": [ 976 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 911 ],
            "C": [ 886 ],
            "D": [ 887 ],
            "Z": [ 978 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 50 ],
            "Z": [ 979 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 981 ],
            "BLUT": [ 982 ],
            "C0": [ 980 ],
            "Z": [ 977 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 981 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 982 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 983 ],
            "D1": [ 984 ],
            "SD": [ 900 ],
            "Z": [ 942 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 985 ],
            "BLUT": [ 986 ],
            "C0": [ 980 ],
            "Z": [ 983 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 985 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 986 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 987 ],
            "BLUT": [ 988 ],
            "C0": [ 980 ],
            "Z": [ 984 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 987 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 988 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 50 ],
            "C": [ 989 ],
            "D": [ 847 ],
            "Z": [ 895 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 833 ],
            "C": [ 901 ],
            "D": [ 900 ],
            "Z": [ 933 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 833 ],
            "B": [ 901 ],
            "C": [ 834 ],
            "D": [ 900 ],
            "Z": [ 916 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 990 ],
            "C": [ 834 ],
            "D": [ 900 ],
            "Z": [ 912 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_3_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100011000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 975 ],
            "C": [ 47 ],
            "D": [ 849 ],
            "Z": [ 990 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 50 ],
            "C": [ 991 ],
            "D": [ 834 ],
            "Z": [ 902 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_4_C_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 992 ],
            "BLUT": [ 993 ],
            "C0": [ 962 ],
            "Z": [ 991 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_4_C_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010011000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 975 ],
            "C": [ 45 ],
            "D": [ 849 ],
            "Z": [ 992 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_4_C_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 993 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 13 ],
            "C": [ 834 ],
            "D": [ 900 ],
            "Z": [ 937 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 85 ],
            "D": [ 13 ],
            "Z": [ 826 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 13 ],
            "D": [ 97 ],
            "Z": [ 994 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 975 ],
            "C": [ 849 ],
            "D": [ 962 ],
            "Z": [ 989 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 995 ],
            "BLUT": [ 996 ],
            "C0": [ 838 ],
            "Z": [ 997 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 771 ],
            "C": [ 800 ],
            "D": [ 840 ],
            "Z": [ 995 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 996 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 847 ],
            "D": [ 834 ],
            "Z": [ 924 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 994 ],
            "LSR": [ 827 ],
            "Q": [ 998 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 999 ],
            "LSR": [ "0" ],
            "Q": [ 1000 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 13 ],
            "C": [ 99 ],
            "D": [ 914 ],
            "Z": [ 999 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 997 ],
            "LSR": [ 827 ],
            "Q": [ 1001 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 1002 ],
            "LSR": [ "0" ],
            "Q": [ 1003 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_9_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1004 ],
            "BLUT": [ 1005 ],
            "C0": [ 845 ],
            "Z": [ 1002 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 12 ],
            "C": [ 848 ],
            "D": [ 850 ],
            "Z": [ 1004 ]
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 12 ],
            "C": [ 848 ],
            "D": [ 850 ],
            "Z": [ 1005 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1006 ],
            "CLK": [ 23 ],
            "DI": [ 1007 ],
            "LSR": [ "0" ],
            "Q": [ 629 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1006 ],
            "CLK": [ 23 ],
            "DI": [ 1008 ],
            "LSR": [ "0" ],
            "Q": [ 645 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 624 ],
            "D": [ 1009 ],
            "Z": [ 1008 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1006 ],
            "CLK": [ 23 ],
            "DI": [ 1010 ],
            "LSR": [ "0" ],
            "Q": [ 661 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 624 ],
            "D": [ 1011 ],
            "Z": [ 1010 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_2_DI_LUT4_Z_D_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:65.41-65.66|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 661 ],
            "A1": [ 645 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1012 ],
            "COUT": [ 1013 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1011 ],
            "S1": [ 1009 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1006 ],
            "CLK": [ 23 ],
            "DI": [ 1014 ],
            "LSR": [ "0" ],
            "Q": [ 664 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 624 ],
            "D": [ 1015 ],
            "Z": [ 1014 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1006 ],
            "CLK": [ 23 ],
            "DI": [ 1016 ],
            "LSR": [ "0" ],
            "Q": [ 659 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 624 ],
            "D": [ 1017 ],
            "Z": [ 1016 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_4_DI_LUT4_Z_D_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:65.41-65.66|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 659 ],
            "A1": [ 664 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1018 ],
            "COUT": [ 1012 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1017 ],
            "S1": [ 1015 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_4_DI_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:65.41-65.66|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 651 ],
            "A1": [ 656 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 1018 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1019 ],
            "S1": [ 1020 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1006 ],
            "CLK": [ 23 ],
            "DI": [ 1021 ],
            "LSR": [ "0" ],
            "Q": [ 656 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 624 ],
            "D": [ 1022 ],
            "Z": [ 1021 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 651 ],
            "B1": [ 656 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "1" ],
            "COUT": [ 1023 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1024 ],
            "S1": [ 1022 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1006 ],
            "CLK": [ 23 ],
            "DI": [ 1025 ],
            "LSR": [ "0" ],
            "Q": [ 651 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 624 ],
            "D": [ 651 ],
            "Z": [ 1025 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 622 ],
            "D": [ 699 ],
            "Z": [ 1006 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 624 ],
            "D": [ 1026 ],
            "Z": [ 1007 ]
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:65.41-65.66|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 629 ],
            "A1": [ "0" ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1013 ],
            "COUT": [ 1027 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1026 ],
            "S1": [ 1028 ]
          }
        },
        "prt.print_seq.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "ASYNC_RESET_RELEASE": "ASYNC",
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "CSDECODE_A": "0b000",
            "CSDECODE_B": "0b000",
            "DATA_WIDTH_A": "00000000000000000000000000100100",
            "DATA_WIDTH_B": "00000000000000000000000000100100",
            "GSR": "DISABLED",
            "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "REGMODE_A": "NOREG",
            "REGMODE_B": "NOREG",
            "RESETMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v:369.3-487.2"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "CSA0": "input",
            "CSA1": "input",
            "CSA2": "input",
            "CSB0": "input",
            "CSB1": "input",
            "CSB2": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DIB0": "input",
            "DIB1": "input",
            "DIB10": "input",
            "DIB11": "input",
            "DIB12": "input",
            "DIB13": "input",
            "DIB14": "input",
            "DIB15": "input",
            "DIB16": "input",
            "DIB17": "input",
            "DIB2": "input",
            "DIB3": "input",
            "DIB4": "input",
            "DIB5": "input",
            "DIB6": "input",
            "DIB7": "input",
            "DIB8": "input",
            "DIB9": "input",
            "DOA0": "output",
            "DOA1": "output",
            "DOA10": "output",
            "DOA11": "output",
            "DOA12": "output",
            "DOA13": "output",
            "DOA14": "output",
            "DOA15": "output",
            "DOA16": "output",
            "DOA17": "output",
            "DOA2": "output",
            "DOA3": "output",
            "DOA4": "output",
            "DOA5": "output",
            "DOA6": "output",
            "DOA7": "output",
            "DOA8": "output",
            "DOA9": "output",
            "DOB0": "output",
            "DOB1": "output",
            "DOB10": "output",
            "DOB11": "output",
            "DOB12": "output",
            "DOB13": "output",
            "DOB14": "output",
            "DOB15": "output",
            "DOB16": "output",
            "DOB17": "output",
            "DOB2": "output",
            "DOB3": "output",
            "DOB4": "output",
            "DOB5": "output",
            "DOB6": "output",
            "DOB7": "output",
            "DOB8": "output",
            "DOB9": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ 1029 ],
            "ADA1": [ 1029 ],
            "ADA10": [ 1030 ],
            "ADA11": [ 1031 ],
            "ADA12": [ 1032 ],
            "ADA13": [ "0" ],
            "ADA2": [ 1029 ],
            "ADA3": [ 1029 ],
            "ADA4": [ "0" ],
            "ADA5": [ 1033 ],
            "ADA6": [ 1034 ],
            "ADA7": [ 1035 ],
            "ADA8": [ 1036 ],
            "ADA9": [ 1037 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 1038 ],
            "ADB11": [ 1039 ],
            "ADB12": [ 1040 ],
            "ADB13": [ "0" ],
            "ADB2": [ "0" ],
            "ADB3": [ "0" ],
            "ADB4": [ "0" ],
            "ADB5": [ 1041 ],
            "ADB6": [ 1042 ],
            "ADB7": [ 1043 ],
            "ADB8": [ 1044 ],
            "ADB9": [ 1045 ],
            "CEA": [ "1" ],
            "CEB": [ 1046 ],
            "CLKA": [ 23 ],
            "CLKB": [ 23 ],
            "CSA0": [ "0" ],
            "CSA1": [ "0" ],
            "CSA2": [ "0" ],
            "CSB0": [ "0" ],
            "CSB1": [ "0" ],
            "CSB2": [ "0" ],
            "DIA0": [ 753 ],
            "DIA1": [ "x" ],
            "DIA10": [ "x" ],
            "DIA11": [ "x" ],
            "DIA12": [ "x" ],
            "DIA13": [ "x" ],
            "DIA14": [ "x" ],
            "DIA15": [ "x" ],
            "DIA16": [ "x" ],
            "DIA17": [ "x" ],
            "DIA2": [ "x" ],
            "DIA3": [ "x" ],
            "DIA4": [ "x" ],
            "DIA5": [ "x" ],
            "DIA6": [ "x" ],
            "DIA7": [ "x" ],
            "DIA8": [ "x" ],
            "DIA9": [ 726 ],
            "DIB0": [ 707 ],
            "DIB1": [ "x" ],
            "DIB10": [ "x" ],
            "DIB11": [ "x" ],
            "DIB12": [ "x" ],
            "DIB13": [ "x" ],
            "DIB14": [ "x" ],
            "DIB15": [ "x" ],
            "DIB16": [ "x" ],
            "DIB17": [ "x" ],
            "DIB2": [ "x" ],
            "DIB3": [ "x" ],
            "DIB4": [ "x" ],
            "DIB5": [ "x" ],
            "DIB6": [ "x" ],
            "DIB7": [ "x" ],
            "DIB8": [ "x" ],
            "DIB9": [ 700 ],
            "DOA0": [ 1047 ],
            "DOA1": [ 1048 ],
            "DOA10": [ 1049 ],
            "DOA11": [ 1050 ],
            "DOA12": [ 1051 ],
            "DOA13": [ 1052 ],
            "DOA14": [ 1053 ],
            "DOA15": [ 1054 ],
            "DOA16": [ 1055 ],
            "DOA17": [ 1056 ],
            "DOA2": [ 1057 ],
            "DOA3": [ 1058 ],
            "DOA4": [ 1059 ],
            "DOA5": [ 1060 ],
            "DOA6": [ 1061 ],
            "DOA7": [ 1062 ],
            "DOA8": [ 1063 ],
            "DOA9": [ 1064 ],
            "DOB0": [ 1065 ],
            "DOB1": [ 1066 ],
            "DOB10": [ 1067 ],
            "DOB11": [ 1068 ],
            "DOB12": [ 1069 ],
            "DOB13": [ 1070 ],
            "DOB14": [ 1071 ],
            "DOB15": [ 1072 ],
            "DOB16": [ 1073 ],
            "DOB17": [ 1074 ],
            "DOB2": [ 1075 ],
            "DOB3": [ 1076 ],
            "DOB4": [ 1077 ],
            "DOB5": [ 1078 ],
            "DOB6": [ 1079 ],
            "DOB7": [ 1080 ],
            "DOB8": [ 1081 ],
            "DOB9": [ 1082 ],
            "OCEA": [ "0" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ "1" ],
            "WEB": [ "0" ]
          }
        },
        "prt.print_seq.0.0_ADA12_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1083 ],
            "BLUT": [ 1084 ],
            "C0": [ 1043 ],
            "Z": [ 1085 ]
          }
        },
        "prt.print_seq.0.0_ADA12_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1029 ],
            "C": [ 1031 ],
            "D": [ 1039 ],
            "Z": [ 1083 ]
          }
        },
        "prt.print_seq.0.0_ADA12_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1029 ],
            "B": [ 1031 ],
            "C": [ 1039 ],
            "D": [ 1035 ],
            "Z": [ 1084 ]
          }
        },
        "prt.print_seq.0.0_ADA12_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1086 ],
            "LSR": [ "0" ],
            "Q": [ 1032 ]
          }
        },
        "prt.print_seq.0.0_ADA5_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1087 ],
            "LSR": [ "0" ],
            "Q": [ 1034 ]
          }
        },
        "prt.print_seq.0.0_ADA5_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1088 ],
            "LSR": [ "0" ],
            "Q": [ 1033 ]
          }
        },
        "prt.print_seq.0.0_ADA8_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1089 ],
            "LSR": [ "0" ],
            "Q": [ 1030 ]
          }
        },
        "prt.print_seq.0.0_ADA8_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1090 ],
            "LSR": [ "0" ],
            "Q": [ 1036 ]
          }
        },
        "prt.print_seq.0.0_ADA9_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1038 ],
            "B": [ 1030 ],
            "C": [ 1037 ],
            "D": [ 1045 ],
            "Z": [ 1091 ]
          }
        },
        "prt.print_seq.0.0_ADA9_LUT4_C_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1092 ],
            "B": [ 1093 ],
            "C": [ 1094 ],
            "D": [ 1091 ],
            "Z": [ 1095 ]
          }
        },
        "prt.print_seq.0.0_ADA9_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1038 ],
            "B": [ 1030 ],
            "C": [ 1044 ],
            "D": [ 1036 ],
            "Z": [ 1092 ]
          }
        },
        "prt.print_seq.0.0_ADA9_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1044 ],
            "B": [ 1036 ],
            "C": [ 1035 ],
            "D": [ 1043 ],
            "Z": [ 1093 ]
          }
        },
        "prt.print_seq.0.0_ADA9_LUT4_C_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1042 ],
            "B": [ 1034 ],
            "C": [ 1041 ],
            "D": [ 1033 ],
            "Z": [ 1094 ]
          }
        },
        "prt.print_seq.0.0_ADA9_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1096 ],
            "LSR": [ "0" ],
            "Q": [ 1037 ]
          }
        },
        "prt.print_seq.0.0_DOA0_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1097 ],
            "B": [ 1098 ],
            "C": [ 1047 ],
            "D": [ 1099 ],
            "Z": [ 1100 ]
          }
        },
        "prt.print_seq.0.0_DOA0_LUT4_A_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1101 ],
            "B": [ 1065 ],
            "C": [ 1098 ],
            "D": [ 1102 ],
            "Z": [ 1103 ]
          }
        },
        "prt.print_seq.0.0_DOA0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1104 ],
            "D": [ 1105 ],
            "Z": [ 1099 ]
          }
        },
        "prt.print_seq.0.0_DOA0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1046 ],
            "CLK": [ 23 ],
            "DI": [ 753 ],
            "LSR": [ "0" ],
            "Q": [ 1097 ]
          }
        },
        "prt.print_seq.0.0_DOA9_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1106 ],
            "B": [ 1064 ],
            "C": [ 1098 ],
            "D": [ 1107 ],
            "Z": [ 1108 ]
          }
        },
        "prt.print_seq.0.0_DOA9_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1104 ],
            "D": [ 1105 ],
            "Z": [ 1107 ]
          }
        },
        "prt.print_seq.0.0_DOA9_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1046 ],
            "CLK": [ 23 ],
            "DI": [ 726 ],
            "LSR": [ "0" ],
            "Q": [ 1106 ]
          }
        },
        "prt.print_seq.0.0_DOB0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1104 ],
            "D": [ 1105 ],
            "Z": [ 1102 ]
          }
        },
        "prt.print_seq.0.0_DOB0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1046 ],
            "CLK": [ 23 ],
            "DI": [ 1109 ],
            "LSR": [ "0" ],
            "Q": [ 1098 ]
          }
        },
        "prt.print_seq.0.0_DOB0_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1046 ],
            "CLK": [ 23 ],
            "DI": [ 707 ],
            "LSR": [ "0" ],
            "Q": [ 1101 ]
          }
        },
        "prt.print_seq.0.0_DOB0_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1032 ],
            "B": [ 1040 ],
            "C": [ 1085 ],
            "D": [ 1095 ],
            "Z": [ 1109 ]
          }
        },
        "prt.print_seq.0.0_DOB9_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1082 ],
            "B": [ 1110 ],
            "C": [ 1098 ],
            "D": [ 1111 ],
            "Z": [ 1112 ]
          }
        },
        "prt.print_seq.0.0_DOB9_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1104 ],
            "D": [ 1105 ],
            "Z": [ 1111 ]
          }
        },
        "prt.print_seq.0.0_DOB9_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1046 ],
            "CLK": [ 23 ],
            "DI": [ 700 ],
            "LSR": [ "0" ],
            "Q": [ 1110 ]
          }
        },
        "prt.print_seq.0.1": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "ASYNC_RESET_RELEASE": "ASYNC",
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "CSDECODE_A": "0b000",
            "CSDECODE_B": "0b000",
            "DATA_WIDTH_A": "00000000000000000000000000100100",
            "DATA_WIDTH_B": "00000000000000000000000000100100",
            "GSR": "DISABLED",
            "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "REGMODE_A": "NOREG",
            "REGMODE_B": "NOREG",
            "RESETMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v:369.3-487.2"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "CSA0": "input",
            "CSA1": "input",
            "CSA2": "input",
            "CSB0": "input",
            "CSB1": "input",
            "CSB2": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DIB0": "input",
            "DIB1": "input",
            "DIB10": "input",
            "DIB11": "input",
            "DIB12": "input",
            "DIB13": "input",
            "DIB14": "input",
            "DIB15": "input",
            "DIB16": "input",
            "DIB17": "input",
            "DIB2": "input",
            "DIB3": "input",
            "DIB4": "input",
            "DIB5": "input",
            "DIB6": "input",
            "DIB7": "input",
            "DIB8": "input",
            "DIB9": "input",
            "DOA0": "output",
            "DOA1": "output",
            "DOA10": "output",
            "DOA11": "output",
            "DOA12": "output",
            "DOA13": "output",
            "DOA14": "output",
            "DOA15": "output",
            "DOA16": "output",
            "DOA17": "output",
            "DOA2": "output",
            "DOA3": "output",
            "DOA4": "output",
            "DOA5": "output",
            "DOA6": "output",
            "DOA7": "output",
            "DOA8": "output",
            "DOA9": "output",
            "DOB0": "output",
            "DOB1": "output",
            "DOB10": "output",
            "DOB11": "output",
            "DOB12": "output",
            "DOB13": "output",
            "DOB14": "output",
            "DOB15": "output",
            "DOB16": "output",
            "DOB17": "output",
            "DOB2": "output",
            "DOB3": "output",
            "DOB4": "output",
            "DOB5": "output",
            "DOB6": "output",
            "DOB7": "output",
            "DOB8": "output",
            "DOB9": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ 1029 ],
            "ADA1": [ 1029 ],
            "ADA10": [ 1030 ],
            "ADA11": [ 1031 ],
            "ADA12": [ 1032 ],
            "ADA13": [ "0" ],
            "ADA2": [ 1029 ],
            "ADA3": [ 1029 ],
            "ADA4": [ "0" ],
            "ADA5": [ 1033 ],
            "ADA6": [ 1034 ],
            "ADA7": [ 1035 ],
            "ADA8": [ 1036 ],
            "ADA9": [ 1037 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ 1038 ],
            "ADB11": [ 1039 ],
            "ADB12": [ 1040 ],
            "ADB13": [ "0" ],
            "ADB2": [ "0" ],
            "ADB3": [ "0" ],
            "ADB4": [ "0" ],
            "ADB5": [ 1041 ],
            "ADB6": [ 1042 ],
            "ADB7": [ 1043 ],
            "ADB8": [ 1044 ],
            "ADB9": [ 1045 ],
            "CEA": [ "1" ],
            "CEB": [ 1046 ],
            "CLKA": [ 23 ],
            "CLKB": [ 23 ],
            "CSA0": [ "0" ],
            "CSA1": [ "0" ],
            "CSA2": [ "0" ],
            "CSB0": [ "0" ],
            "CSB1": [ "0" ],
            "CSB2": [ "0" ],
            "DIA0": [ 704 ],
            "DIA1": [ "x" ],
            "DIA10": [ "x" ],
            "DIA11": [ "x" ],
            "DIA12": [ "x" ],
            "DIA13": [ "x" ],
            "DIA14": [ "x" ],
            "DIA15": [ "x" ],
            "DIA16": [ "x" ],
            "DIA17": [ "x" ],
            "DIA2": [ "x" ],
            "DIA3": [ "x" ],
            "DIA4": [ "x" ],
            "DIA5": [ "x" ],
            "DIA6": [ "x" ],
            "DIA7": [ "x" ],
            "DIA8": [ "x" ],
            "DIA9": [ 758 ],
            "DIB0": [ 702 ],
            "DIB1": [ "x" ],
            "DIB10": [ "x" ],
            "DIB11": [ "x" ],
            "DIB12": [ "x" ],
            "DIB13": [ "x" ],
            "DIB14": [ "x" ],
            "DIB15": [ "x" ],
            "DIB16": [ "x" ],
            "DIB17": [ "x" ],
            "DIB2": [ "x" ],
            "DIB3": [ "x" ],
            "DIB4": [ "x" ],
            "DIB5": [ "x" ],
            "DIB6": [ "x" ],
            "DIB7": [ "x" ],
            "DIB8": [ "x" ],
            "DIB9": [ 756 ],
            "DOA0": [ 1113 ],
            "DOA1": [ 1114 ],
            "DOA10": [ 1115 ],
            "DOA11": [ 1116 ],
            "DOA12": [ 1117 ],
            "DOA13": [ 1118 ],
            "DOA14": [ 1119 ],
            "DOA15": [ 1120 ],
            "DOA16": [ 1121 ],
            "DOA17": [ 1122 ],
            "DOA2": [ 1123 ],
            "DOA3": [ 1124 ],
            "DOA4": [ 1125 ],
            "DOA5": [ 1126 ],
            "DOA6": [ 1127 ],
            "DOA7": [ 1128 ],
            "DOA8": [ 1129 ],
            "DOA9": [ 1130 ],
            "DOB0": [ 1131 ],
            "DOB1": [ 1132 ],
            "DOB10": [ 1133 ],
            "DOB11": [ 1134 ],
            "DOB12": [ 1135 ],
            "DOB13": [ 1136 ],
            "DOB14": [ 1137 ],
            "DOB15": [ 1138 ],
            "DOB16": [ 1139 ],
            "DOB17": [ 1140 ],
            "DOB2": [ 1141 ],
            "DOB3": [ 1142 ],
            "DOB4": [ 1143 ],
            "DOB5": [ 1144 ],
            "DOB6": [ 1145 ],
            "DOB7": [ 1146 ],
            "DOB8": [ 1147 ],
            "DOB9": [ 1148 ],
            "OCEA": [ "0" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ "1" ],
            "WEB": [ "0" ]
          }
        },
        "prt.print_seq.0.1_DOA0_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1113 ],
            "B": [ 1149 ],
            "C": [ 1098 ],
            "D": [ 1099 ],
            "Z": [ 1150 ]
          }
        },
        "prt.print_seq.0.1_DOA0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1046 ],
            "CLK": [ 23 ],
            "DI": [ 704 ],
            "LSR": [ "0" ],
            "Q": [ 1149 ]
          }
        },
        "prt.print_seq.0.1_DOA9_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1130 ],
            "B": [ 1151 ],
            "C": [ 1098 ],
            "D": [ 1107 ],
            "Z": [ 1152 ]
          }
        },
        "prt.print_seq.0.1_DOA9_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1046 ],
            "CLK": [ 23 ],
            "DI": [ 758 ],
            "LSR": [ "0" ],
            "Q": [ 1151 ]
          }
        },
        "prt.print_seq.0.1_DOB0_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1153 ],
            "B": [ 1131 ],
            "C": [ 1098 ],
            "D": [ 1102 ],
            "Z": [ 1154 ]
          }
        },
        "prt.print_seq.0.1_DOB0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1046 ],
            "CLK": [ 23 ],
            "DI": [ 702 ],
            "LSR": [ "0" ],
            "Q": [ 1153 ]
          }
        },
        "prt.print_seq.0.1_DOB9_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1155 ],
            "B": [ 1148 ],
            "C": [ 1098 ],
            "D": [ 1111 ],
            "Z": [ 1156 ]
          }
        },
        "prt.print_seq.0.1_DOB9_LUT4_A_Z_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1152 ],
            "B": [ 1154 ],
            "C": [ 1150 ],
            "D": [ 1156 ],
            "Z": [ 1157 ]
          }
        },
        "prt.print_seq.0.1_DOB9_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1046 ],
            "CLK": [ 23 ],
            "DI": [ 756 ],
            "LSR": [ "0" ],
            "Q": [ 1155 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1158 ],
            "CLK": [ 23 ],
            "DI": [ 1159 ],
            "LSR": [ "0" ],
            "Q": [ 624 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1158 ],
            "CLK": [ 23 ],
            "DI": [ 1160 ],
            "LSR": [ "0" ],
            "Q": [ 625 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1161 ],
            "D1": [ 1162 ],
            "SD": [ 634 ],
            "Z": [ 1158 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1163 ],
            "D1": [ 1164 ],
            "SD": [ 710 ],
            "Z": [ 1161 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1165 ],
            "BLUT": [ 1166 ],
            "C0": [ 636 ],
            "Z": [ 1163 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 627 ],
            "D": [ 623 ],
            "Z": [ 1165 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 627 ],
            "D": [ 623 ],
            "Z": [ 1166 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1167 ],
            "BLUT": [ 1168 ],
            "C0": [ 636 ],
            "Z": [ 1164 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 627 ],
            "D": [ 623 ],
            "Z": [ 1167 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 627 ],
            "D": [ 623 ],
            "Z": [ 1168 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1169 ],
            "D1": [ 1170 ],
            "SD": [ 710 ],
            "Z": [ 1162 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1171 ],
            "BLUT": [ 1172 ],
            "C0": [ 636 ],
            "Z": [ 1169 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 627 ],
            "D": [ 623 ],
            "Z": [ 1171 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 627 ],
            "D": [ 623 ],
            "Z": [ 1172 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1173 ],
            "BLUT": [ 1174 ],
            "C0": [ 636 ],
            "Z": [ 1170 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 627 ],
            "D": [ 623 ],
            "Z": [ 1173 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 627 ],
            "B": [ 623 ],
            "C": [ 688 ],
            "D": [ 631 ],
            "Z": [ 1174 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 622 ],
            "D": [ 699 ],
            "Z": [ 1160 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101100011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 624 ],
            "B": [ 626 ],
            "C": [ 625 ],
            "D": [ 1175 ],
            "Z": [ 1159 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1176 ],
            "C": [ 682 ],
            "D": [ 1177 ],
            "Z": [ 1175 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 679 ],
            "B": [ 1178 ],
            "C": [ 1176 ],
            "D": [ 1179 ],
            "Z": [ 1180 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1181 ],
            "D1": [ 1182 ],
            "SD": [ 1183 ],
            "Z": [ 1184 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1185 ],
            "BLUT": [ 1186 ],
            "C0": [ 1187 ],
            "Z": [ 1181 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 645 ],
            "D": [ 661 ],
            "Z": [ 1185 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 1186 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1188 ],
            "BLUT": [ 1189 ],
            "C0": [ 1187 ],
            "Z": [ 1182 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 645 ],
            "D": [ 661 ],
            "Z": [ 1188 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 1189 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_L6MUX21_Z_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 659 ],
            "D": [ 656 ],
            "Z": [ 1187 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_L6MUX21_Z_SD_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 664 ],
            "B": [ 659 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1183 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 664 ],
            "D": [ 659 ],
            "Z": [ 1178 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 664 ],
            "C": [ 659 ],
            "D": [ 1190 ],
            "Z": [ 1191 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 926 ],
            "B": [ 934 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1190 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 682 ],
            "C": [ 1192 ],
            "D": [ 1193 ],
            "Z": [ 1194 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_LUT4_Z_2_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 897 ],
            "B": [ 917 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1192 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_LUT4_Z_2_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 907 ],
            "B": [ 832 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1193 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1195 ],
            "BLUT": [ 1196 ],
            "C0": [ 651 ],
            "Z": [ 1197 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 926 ],
            "D": [ 656 ],
            "Z": [ 1195 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 936 ],
            "D": [ 656 ],
            "Z": [ 1196 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1179 ],
            "B": [ 664 ],
            "C": [ 659 ],
            "D": [ 742 ],
            "Z": [ 1198 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_LUT4_A_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1179 ],
            "B": [ 664 ],
            "C": [ 659 ],
            "D": [ 742 ],
            "Z": [ 1199 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 673 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1200 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 932 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1179 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1198 ],
            "BLUT": [ 1199 ],
            "C0": [ 1200 ],
            "Z": [ 767 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1201 ],
            "D1": [ 1202 ],
            "SD": [ 651 ],
            "Z": [ 764 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1203 ],
            "D1": [ 1204 ],
            "SD": [ 656 ],
            "Z": [ 1201 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1205 ],
            "BLUT": [ 1206 ],
            "C0": [ 659 ],
            "Z": [ 1203 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 1205 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 645 ],
            "D": [ 661 ],
            "Z": [ 1206 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1207 ],
            "BLUT": [ 1208 ],
            "C0": [ 659 ],
            "Z": [ 1204 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 1207 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 1208 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1209 ],
            "D1": [ 1210 ],
            "SD": [ 656 ],
            "Z": [ 1202 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1211 ],
            "BLUT": [ 1212 ],
            "C0": [ 659 ],
            "Z": [ 1209 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 645 ],
            "Z": [ 1211 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 645 ],
            "D": [ 661 ],
            "Z": [ 1212 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1213 ],
            "BLUT": [ 1214 ],
            "C0": [ 659 ],
            "Z": [ 1210 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 1213 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 645 ],
            "Z": [ 1214 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 656 ],
            "D": [ 1215 ],
            "Z": [ 766 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 682 ],
            "C": [ 1216 ],
            "D": [ 1217 ],
            "Z": [ 763 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 879 ],
            "B": [ 923 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1216 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1000 ],
            "B": [ 913 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1217 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_LUT4_Z_D_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1218 ],
            "BLUT": [ 1219 ],
            "C0": [ 651 ],
            "Z": [ 1215 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 680 ],
            "C": [ 664 ],
            "D": [ 659 ],
            "Z": [ 1218 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 660 ],
            "D": [ 659 ],
            "Z": [ 1219 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1220 ],
            "BLUT": [ 1221 ],
            "C0": [ 1222 ],
            "Z": [ 765 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 629 ],
            "C": [ 645 ],
            "D": [ 661 ],
            "Z": [ 1220 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 629 ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 1223 ],
            "Z": [ 1221 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 664 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1223 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 659 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1222 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1224 ],
            "BLUT": [ 1225 ],
            "C0": [ 1223 ],
            "Z": [ 1226 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 645 ],
            "D": [ 661 ],
            "Z": [ 1224 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 659 ],
            "Z": [ 1225 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 645 ],
            "D": [ 661 ],
            "Z": [ 742 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111110001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 664 ],
            "B": [ 659 ],
            "C": [ 1227 ],
            "D": [ 1228 ],
            "Z": [ 1229 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 915 ],
            "C": [ 681 ],
            "D": [ 656 ],
            "Z": [ 1227 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_1_C_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1230 ],
            "BLUT": [ 1231 ],
            "C0": [ 651 ],
            "Z": [ 1228 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_1_C_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 673 ],
            "C": [ 659 ],
            "D": [ 656 ],
            "Z": [ 1230 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_1_C_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 660 ],
            "Z": [ 1231 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 682 ],
            "C": [ 1232 ],
            "D": [ 1233 ],
            "Z": [ 1234 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_2_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 830 ],
            "B": [ 915 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1232 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_2_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1003 ],
            "B": [ 894 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1233 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 645 ],
            "D": [ 1235 ],
            "Z": [ 1236 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_3_D_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1237 ],
            "D1": [ 1238 ],
            "SD": [ 651 ],
            "Z": [ 1235 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_3_D_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1239 ],
            "BLUT": [ 1240 ],
            "C0": [ 656 ],
            "Z": [ 1237 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_3_D_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 661 ],
            "C": [ 664 ],
            "D": [ 659 ],
            "Z": [ 1239 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_3_D_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 661 ],
            "C": [ 664 ],
            "D": [ 659 ],
            "Z": [ 1240 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_3_D_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1241 ],
            "BLUT": [ 1242 ],
            "C0": [ 656 ],
            "Z": [ 1238 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_3_D_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 661 ],
            "C": [ 664 ],
            "D": [ 659 ],
            "Z": [ 1241 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_3_D_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 661 ],
            "C": [ 664 ],
            "D": [ 659 ],
            "Z": [ 1242 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 630 ],
            "C": [ 1243 ],
            "D": [ 632 ],
            "Z": [ 718 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 645 ],
            "C": [ 1244 ],
            "D": [ 1245 ],
            "Z": [ 1246 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1247 ],
            "BLUT": [ 1248 ],
            "C0": [ 1249 ],
            "Z": [ 1243 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 903 ],
            "B": [ 659 ],
            "C": [ 1250 ],
            "D": [ 1251 ],
            "Z": [ 1247 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1248 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1252 ],
            "D1": [ 1253 ],
            "SD": [ 1254 ],
            "Z": [ 1249 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1255 ],
            "BLUT": [ 1256 ],
            "C0": [ 651 ],
            "Z": [ 1252 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 664 ],
            "Z": [ 1255 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 664 ],
            "Z": [ 1256 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1257 ],
            "BLUT": [ 1258 ],
            "C0": [ 651 ],
            "Z": [ 1253 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1257 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 680 ],
            "C": [ 664 ],
            "D": [ 656 ],
            "Z": [ 1258 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 656 ],
            "C": [ 651 ],
            "D": [ 1254 ],
            "Z": [ 1259 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 664 ],
            "B": [ 659 ],
            "C": [ 1260 ],
            "D": [ 1259 ],
            "Z": [ 1261 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 664 ],
            "C": [ 659 ],
            "D": [ 1260 ],
            "Z": [ 1262 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 680 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1260 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1262 ],
            "BLUT": [ 1261 ],
            "C0": [ 1263 ],
            "Z": [ 695 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1264 ],
            "D1": [ 1265 ],
            "SD": [ 1266 ],
            "Z": [ 688 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1267 ],
            "D1": [ 1268 ],
            "SD": [ 651 ],
            "Z": [ 694 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1269 ],
            "D1": [ 1270 ],
            "SD": [ 656 ],
            "Z": [ 1267 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1271 ],
            "BLUT": [ 1272 ],
            "C0": [ 659 ],
            "Z": [ 1269 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 1271 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 1272 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1273 ],
            "BLUT": [ 1274 ],
            "C0": [ 659 ],
            "Z": [ 1270 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 1273 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 1274 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1275 ],
            "D1": [ 1276 ],
            "SD": [ 656 ],
            "Z": [ 1268 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1277 ],
            "BLUT": [ 1278 ],
            "C0": [ 659 ],
            "Z": [ 1275 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1277 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 1278 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1279 ],
            "BLUT": [ 1280 ],
            "C0": [ 659 ],
            "Z": [ 1276 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 1279 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 645 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 1280 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1281 ],
            "D1": [ 1282 ],
            "SD": [ 1283 ],
            "Z": [ 1264 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1284 ],
            "BLUT": [ 1285 ],
            "C0": [ 1286 ],
            "Z": [ 1281 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 629 ],
            "C": [ 645 ],
            "D": [ 1287 ],
            "Z": [ 1284 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 629 ],
            "C": [ 645 ],
            "D": [ 1287 ],
            "Z": [ 1285 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1288 ],
            "BLUT": [ 1289 ],
            "C0": [ 1286 ],
            "Z": [ 1282 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 629 ],
            "B": [ 645 ],
            "C": [ 664 ],
            "D": [ 1287 ],
            "Z": [ 1288 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 629 ],
            "B": [ 645 ],
            "C": [ 664 ],
            "D": [ 1287 ],
            "Z": [ 1289 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1290 ],
            "D1": [ 1291 ],
            "SD": [ 1283 ],
            "Z": [ 1265 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1292 ],
            "BLUT": [ 1293 ],
            "C0": [ 1286 ],
            "Z": [ 1290 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 629 ],
            "C": [ 645 ],
            "D": [ 1287 ],
            "Z": [ 1292 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 629 ],
            "C": [ 645 ],
            "D": [ 1287 ],
            "Z": [ 1293 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1294 ],
            "BLUT": [ 1295 ],
            "C0": [ 1286 ],
            "Z": [ 1291 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 629 ],
            "Z": [ 1294 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 629 ],
            "D": [ 645 ],
            "Z": [ 1295 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 624 ],
            "D": [ 625 ],
            "Z": [ 687 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1296 ],
            "BLUT": [ 1297 ],
            "C0": [ 1298 ],
            "Z": [ 1263 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 871 ],
            "B": [ 656 ],
            "C": [ 651 ],
            "D": [ 1299 ],
            "Z": [ 1296 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1297 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 998 ],
            "B": [ 910 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1299 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 659 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1298 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 679 ],
            "C": [ 659 ],
            "D": [ 651 ],
            "Z": [ 1254 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 679 ],
            "C": [ 659 ],
            "D": [ 1250 ],
            "Z": [ 1300 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1301 ],
            "C": [ 1302 ],
            "D": [ 1300 ],
            "Z": [ 1266 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1303 ],
            "D1": [ 1304 ],
            "SD": [ 651 ],
            "Z": [ 1287 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1305 ],
            "D1": [ 1306 ],
            "SD": [ 651 ],
            "Z": [ 1286 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_1_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1307 ],
            "BLUT": [ 1308 ],
            "C0": [ 656 ],
            "Z": [ 1305 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 664 ],
            "D": [ 659 ],
            "Z": [ 1307 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 661 ],
            "D": [ 659 ],
            "Z": [ 1308 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_1_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1309 ],
            "BLUT": [ 1310 ],
            "C0": [ 656 ],
            "Z": [ 1306 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 661 ],
            "C": [ 664 ],
            "D": [ 659 ],
            "Z": [ 1309 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 664 ],
            "D": [ 659 ],
            "Z": [ 1310 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1311 ],
            "BLUT": [ 1312 ],
            "C0": [ 656 ],
            "Z": [ 1303 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 661 ],
            "C": [ 664 ],
            "D": [ 659 ],
            "Z": [ 1311 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 1312 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1313 ],
            "BLUT": [ 1314 ],
            "C0": [ 656 ],
            "Z": [ 1304 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 1313 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 661 ],
            "C": [ 664 ],
            "D": [ 659 ],
            "Z": [ 1314 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 661 ],
            "B": [ 664 ],
            "C": [ 1315 ],
            "D": [ 1316 ],
            "Z": [ 1283 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 659 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1315 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_LUT4_Z_C_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1317 ],
            "BLUT": [ 1318 ],
            "C0": [ 651 ],
            "Z": [ 1316 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 915 ],
            "C": [ 659 ],
            "D": [ 656 ],
            "Z": [ 1317 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 673 ],
            "C": [ 659 ],
            "D": [ 656 ],
            "Z": [ 1318 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 905 ],
            "B": [ 659 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1301 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1319 ],
            "BLUT": [ 1320 ],
            "C0": [ 651 ],
            "Z": [ 1302 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 938 ],
            "D": [ 656 ],
            "Z": [ 1319 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 867 ],
            "C": [ 921 ],
            "D": [ 656 ],
            "Z": [ 1320 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1250 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1321 ],
            "BLUT": [ 1322 ],
            "C0": [ 651 ],
            "Z": [ 1251 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 931 ],
            "D": [ 656 ],
            "Z": [ 1321 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 852 ],
            "C": [ 919 ],
            "D": [ 656 ],
            "Z": [ 1322 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 645 ],
            "B": [ 661 ],
            "C": [ 664 ],
            "D": [ 1176 ],
            "Z": [ 1245 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_D_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1323 ],
            "D1": [ 1324 ],
            "SD": [ 651 ],
            "Z": [ 1244 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1325 ],
            "BLUT": [ 1326 ],
            "C0": [ 656 ],
            "Z": [ 1323 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 661 ],
            "C": [ 664 ],
            "D": [ 659 ],
            "Z": [ 1325 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 661 ],
            "C": [ 664 ],
            "D": [ 659 ],
            "Z": [ 1326 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1327 ],
            "BLUT": [ 1328 ],
            "C0": [ 656 ],
            "Z": [ 1324 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 660 ],
            "C": [ 661 ],
            "D": [ 664 ],
            "Z": [ 1327 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 660 ],
            "B": [ 661 ],
            "C": [ 664 ],
            "D": [ 659 ],
            "Z": [ 1328 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 1176 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 664 ],
            "D": [ 659 ],
            "Z": [ 682 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 940 ],
            "B": [ 869 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 683 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_C_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 908 ],
            "B": [ 923 ],
            "C": [ 656 ],
            "D": [ 651 ],
            "Z": [ 684 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 656 ],
            "B": [ 682 ],
            "C": [ 1329 ],
            "D": [ 1177 ],
            "Z": [ 630 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 828 ],
            "C": [ 1001 ],
            "D": [ 651 ],
            "Z": [ 1329 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1330 ],
            "D1": [ 1331 ],
            "SD": [ 1194 ],
            "Z": [ 632 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1332 ],
            "BLUT": [ 1333 ],
            "C0": [ 1184 ],
            "Z": [ 1330 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1332 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 742 ],
            "B": [ 1178 ],
            "C": [ 1197 ],
            "D": [ 1191 ],
            "Z": [ 1333 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1334 ],
            "BLUT": [ 1335 ],
            "C0": [ 1184 ],
            "Z": [ 1331 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1334 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 742 ],
            "Z": [ 1335 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 624 ],
            "C": [ 626 ],
            "D": [ 625 ],
            "Z": [ 699 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1336 ],
            "BLUT": [ 1337 ],
            "C0": [ 1243 ],
            "Z": [ 633 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1338 ],
            "BLUT": [ 1339 ],
            "C0": [ 1236 ],
            "Z": [ 628 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1338 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 742 ],
            "B": [ 1226 ],
            "C": [ 1229 ],
            "D": [ 1234 ],
            "Z": [ 1339 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 629 ],
            "C": [ 742 ],
            "D": [ 1246 ],
            "Z": [ 1336 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 629 ],
            "B": [ 742 ],
            "C": [ 1180 ],
            "D": [ 1246 ],
            "Z": [ 1337 ]
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 629 ],
            "C": [ 645 ],
            "D": [ 661 ],
            "Z": [ 1177 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1340 ],
            "CLK": [ 23 ],
            "DI": [ 1341 ],
            "LSR": [ "0" ],
            "Q": [ 626 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 113 ],
            "C": [ 1342 ],
            "D": [ 1343 ],
            "Z": [ 1340 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1344 ],
            "BLUT": [ 1345 ],
            "C0": [ 1346 ],
            "Z": [ 1342 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1344 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 841 ],
            "B": [ 1347 ],
            "C": [ 1348 ],
            "D": [ 842 ],
            "Z": [ 1345 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1349 ],
            "D1": [ 1350 ],
            "SD": [ 1351 ],
            "Z": [ 1346 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1352 ],
            "BLUT": [ 1353 ],
            "C0": [ 975 ],
            "Z": [ 1349 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1352 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1353 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1354 ],
            "BLUT": [ 1355 ],
            "C0": [ 975 ],
            "Z": [ 1350 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 962 ],
            "B": [ 1356 ],
            "C": [ 846 ],
            "D": [ 839 ],
            "Z": [ 1354 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 962 ],
            "D": [ 1356 ],
            "Z": [ 1355 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 622 ],
            "D": [ 1351 ],
            "Z": [ 1348 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 6 ],
            "C": [ 13 ],
            "D": [ 12 ],
            "Z": [ 1347 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 626 ],
            "B": [ 622 ],
            "C": [ 929 ],
            "D": [ 1357 ],
            "Z": [ 1341 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_C_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1358 ],
            "BLUT": [ 1359 ],
            "C0": [ 962 ],
            "Z": [ 929 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1356 ],
            "B": [ 846 ],
            "C": [ 839 ],
            "D": [ 975 ],
            "Z": [ 1358 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1359 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 841 ],
            "C": [ 1351 ],
            "D": [ 1360 ],
            "Z": [ 1357 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 49 ],
            "D": [ 1351 ],
            "Z": [ 796 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 6 ],
            "D": [ 840 ],
            "Z": [ 1351 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 841 ],
            "C": [ 1360 ],
            "D": [ 927 ],
            "Z": [ 1343 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_C_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 6 ],
            "D": [ 1361 ],
            "Z": [ 827 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_C_Z_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 113 ],
            "C": [ 1346 ],
            "D": [ 1343 ],
            "Z": [ 1362 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 622 ],
            "D": [ 1347 ],
            "Z": [ 1361 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1362 ],
            "BLUT": [ 1363 ],
            "C0": [ 1361 ],
            "Z": [ 825 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1363 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 841 ],
            "C": [ 840 ],
            "D": [ 1360 ],
            "Z": [ 834 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 849 ],
            "C": [ 50 ],
            "D": [ 842 ],
            "Z": [ 833 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 839 ],
            "C": [ 864 ],
            "D": [ 840 ],
            "Z": [ 901 ]
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 975 ],
            "D": [ 962 ],
            "Z": [ 1360 ]
          }
        },
        "prt.seq_head_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:105.1-113.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1364 ],
            "CLK": [ 23 ],
            "DI": [ 1365 ],
            "LSR": [ "0" ],
            "Q": [ 1040 ]
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:105.1-113.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1364 ],
            "CLK": [ 23 ],
            "DI": [ 1366 ],
            "LSR": [ "0" ],
            "Q": [ 1039 ]
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:105.1-113.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1364 ],
            "CLK": [ 23 ],
            "DI": [ 1367 ],
            "LSR": [ "0" ],
            "Q": [ 1038 ]
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:105.1-113.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1364 ],
            "CLK": [ 23 ],
            "DI": [ 1368 ],
            "LSR": [ "0" ],
            "Q": [ 1045 ]
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:105.1-113.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1364 ],
            "CLK": [ 23 ],
            "DI": [ 1369 ],
            "LSR": [ "0" ],
            "Q": [ 1044 ]
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:105.1-113.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1364 ],
            "CLK": [ 23 ],
            "DI": [ 1370 ],
            "LSR": [ "0" ],
            "Q": [ 1043 ]
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:105.1-113.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1364 ],
            "CLK": [ 23 ],
            "DI": [ 1371 ],
            "LSR": [ "0" ],
            "Q": [ 1042 ]
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:105.1-113.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1364 ],
            "CLK": [ 23 ],
            "DI": [ 1372 ],
            "LSR": [ "0" ],
            "Q": [ 1041 ]
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_DI_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:108.21-108.36|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1039 ],
            "B1": [ 1040 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1373 ],
            "COUT": [ 1374 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1366 ],
            "S1": [ 1365 ]
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_DI_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:108.21-108.36|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1045 ],
            "B1": [ 1038 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1375 ],
            "COUT": [ 1373 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1368 ],
            "S1": [ 1367 ]
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_DI_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:108.21-108.36|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1043 ],
            "B1": [ 1044 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1376 ],
            "COUT": [ 1375 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1370 ],
            "S1": [ 1369 ]
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_DI_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:108.21-108.36|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 1041 ],
            "B1": [ 1042 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1376 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1377 ],
            "S1": [ 1371 ]
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1041 ],
            "Z": [ 1372 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1378 ],
            "CLK": [ 23 ],
            "DI": [ 1379 ],
            "LSR": [ "0" ],
            "Q": [ 1086 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1378 ],
            "CLK": [ 23 ],
            "DI": [ 1380 ],
            "LSR": [ "0" ],
            "Q": [ 1381 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1378 ],
            "CLK": [ 23 ],
            "DI": [ 1382 ],
            "LSR": [ "0" ],
            "Q": [ 1089 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1378 ],
            "CLK": [ 23 ],
            "DI": [ 1383 ],
            "LSR": [ "0" ],
            "Q": [ 1096 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1378 ],
            "CLK": [ 23 ],
            "DI": [ 1384 ],
            "LSR": [ "0" ],
            "Q": [ 1090 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1378 ],
            "CLK": [ 23 ],
            "DI": [ 1385 ],
            "LSR": [ "0" ],
            "Q": [ 1386 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1378 ],
            "CLK": [ 23 ],
            "DI": [ 1387 ],
            "LSR": [ "0" ],
            "Q": [ 1087 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:43.1-91.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1378 ],
            "CLK": [ 23 ],
            "DI": [ 1388 ],
            "LSR": [ "0" ],
            "Q": [ 1088 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1389 ],
            "D1": [ 1390 ],
            "SD": [ 634 ],
            "Z": [ 1378 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1391 ],
            "D1": [ 1392 ],
            "SD": [ 710 ],
            "Z": [ 1389 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1393 ],
            "BLUT": [ 1394 ],
            "C0": [ 636 ],
            "Z": [ 1391 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 627 ],
            "D": [ 696 ],
            "Z": [ 1393 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 627 ],
            "D": [ 696 ],
            "Z": [ 1394 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1395 ],
            "BLUT": [ 1396 ],
            "C0": [ 636 ],
            "Z": [ 1392 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 627 ],
            "D": [ 696 ],
            "Z": [ 1395 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 627 ],
            "D": [ 696 ],
            "Z": [ 1396 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1397 ],
            "D1": [ 1398 ],
            "SD": [ 710 ],
            "Z": [ 1390 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1399 ],
            "BLUT": [ 1400 ],
            "C0": [ 636 ],
            "Z": [ 1397 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 627 ],
            "D": [ 696 ],
            "Z": [ 1399 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 627 ],
            "D": [ 696 ],
            "Z": [ 1400 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1401 ],
            "BLUT": [ 1402 ],
            "C0": [ 636 ],
            "Z": [ 1398 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 627 ],
            "D": [ 696 ],
            "Z": [ 1401 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011001110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 627 ],
            "B": [ 696 ],
            "C": [ 688 ],
            "D": [ 631 ],
            "Z": [ 1402 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_TRELLIS_FF_DI": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1378 ],
            "LSR": [ "0" ],
            "Q": [ 1029 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_TRELLIS_FF_DI_Q_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1381 ],
            "LSR": [ "0" ],
            "Q": [ 1031 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1386 ],
            "LSR": [ "0" ],
            "Q": [ 1035 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_DI_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:61.33-61.48|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1381 ],
            "B1": [ 1086 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1403 ],
            "COUT": [ 1404 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1380 ],
            "S1": [ 1379 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_DI_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:61.33-61.48|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1096 ],
            "B1": [ 1089 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1405 ],
            "COUT": [ 1403 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1383 ],
            "S1": [ 1382 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_DI_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:61.33-61.48|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1386 ],
            "B1": [ 1090 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1406 ],
            "COUT": [ 1405 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1385 ],
            "S1": [ 1384 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_DI_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:61.33-61.48|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 1088 ],
            "B1": [ 1087 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1406 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1407 ],
            "S1": [ 1387 ]
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1088 ],
            "Z": [ 1388 ]
          }
        },
        "prt.spin_state_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 620 ],
            "Z": [ 1408 ]
          }
        },
        "prt.spin_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 23 ],
            "DI": [ 1408 ],
            "LSR": [ "0" ],
            "Q": [ 620 ]
          }
        },
        "prt.start_print_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1409 ],
            "B": [ 1410 ],
            "C": [ 1411 ],
            "D": [ 1412 ],
            "Z": [ 1413 ]
          }
        },
        "prt.start_print_LUT4_A_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 12 ],
            "C": [ 49 ],
            "D": [ 1414 ],
            "Z": [ 1412 ]
          }
        },
        "prt.start_print_LUT4_A_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1415 ],
            "B": [ 1416 ],
            "C": [ 1417 ],
            "D": [ 1418 ],
            "Z": [ 1414 ]
          }
        },
        "prt.start_print_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1409 ],
            "C": [ 1419 ],
            "D": [ 1420 ],
            "Z": [ 1421 ]
          }
        },
        "prt.start_print_LUT4_B_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 95 ],
            "C": [ 97 ],
            "D": [ 99 ],
            "Z": [ 1419 ]
          }
        },
        "prt.start_print_LUT4_B_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 85 ],
            "B": [ 87 ],
            "C": [ 89 ],
            "D": [ 91 ],
            "Z": [ 1420 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 112 ],
            "D": [ 1421 ],
            "Z": [ 113 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 112 ],
            "D": [ 1421 ],
            "Z": [ 1411 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1422 ],
            "D1": [ 1423 ],
            "SD": [ 108 ],
            "Z": [ 1424 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1425 ],
            "BLUT": [ 1426 ],
            "C0": [ 111 ],
            "Z": [ 1422 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 472 ],
            "D": [ 487 ],
            "Z": [ 1425 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1426 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1427 ],
            "BLUT": [ 1428 ],
            "C0": [ 111 ],
            "Z": [ 1423 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 470 ],
            "D": [ 225 ],
            "Z": [ 1427 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 470 ],
            "D": [ 225 ],
            "Z": [ 1428 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111110101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 579 ],
            "B": [ 1429 ],
            "C": [ 583 ],
            "D": [ 586 ],
            "Z": [ 577 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_LUT4_B_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 85 ],
            "B": [ 1429 ],
            "C": [ 1411 ],
            "D": [ 1430 ],
            "Z": [ 84 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_LUT4_B_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 99 ],
            "B": [ 1429 ],
            "C": [ 1411 ],
            "D": [ 1430 ],
            "Z": [ 1431 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 579 ],
            "C": [ 1429 ],
            "D": [ 586 ],
            "Z": [ 576 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 99 ],
            "C": [ 1429 ],
            "D": [ 1411 ],
            "Z": [ 1432 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 6 ],
            "D": [ 1429 ],
            "Z": [ 51 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 111 ],
            "D": [ 108 ],
            "Z": [ 1430 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 49 ],
            "D": [ 112 ],
            "Z": [ 1429 ]
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1431 ],
            "BLUT": [ 1432 ],
            "C0": [ 1424 ],
            "Z": [ 98 ]
          }
        },
        "prt.start_print_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 6 ],
            "C": [ 1409 ],
            "D": [ 1410 ],
            "Z": [ 1433 ]
          }
        },
        "prt.start_print_LUT4_C_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1410 ],
            "D": [ 1433 ],
            "Z": [ 1434 ]
          }
        },
        "prt.start_print_LUT4_C_D_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1435 ],
            "BLUT": [ 1436 ],
            "C0": [ 1437 ],
            "Z": [ 1410 ]
          }
        },
        "prt.start_print_LUT4_C_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1438 ],
            "B": [ 1439 ],
            "C": [ 1440 ],
            "D": [ 1441 ],
            "Z": [ 1435 ]
          }
        },
        "prt.start_print_LUT4_C_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1436 ]
          }
        },
        "prt.start_print_LUT4_C_D_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1442 ],
            "B": [ 1443 ],
            "C": [ 1444 ],
            "D": [ 1445 ],
            "Z": [ 1438 ]
          }
        },
        "prt.start_print_LUT4_C_D_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 846 ],
            "B": [ 1446 ],
            "C": [ 1447 ],
            "D": [ 1448 ],
            "Z": [ 1439 ]
          }
        },
        "prt.start_print_LUT4_C_D_PFUMX_Z_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1449 ],
            "B": [ 1450 ],
            "C": [ 1451 ],
            "D": [ 1452 ],
            "Z": [ 1440 ]
          }
        },
        "prt.start_print_LUT4_C_D_PFUMX_Z_C0_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1453 ],
            "B": [ 1454 ],
            "C": [ 1455 ],
            "D": [ 1456 ],
            "Z": [ 1441 ]
          }
        },
        "prt.start_print_LUT4_C_D_PFUMX_Z_C0_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1457 ],
            "C": [ 1458 ],
            "D": [ 1459 ],
            "Z": [ 1437 ]
          }
        },
        "prt.start_print_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1413 ],
            "LSR": [ "0" ],
            "Q": [ 1409 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1460 ],
            "LSR": [ 1434 ],
            "Q": [ 1356 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1461 ],
            "LSR": [ 1434 ],
            "Q": [ 846 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1462 ],
            "LSR": [ 1434 ],
            "Q": [ 1456 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1463 ],
            "LSR": [ 1434 ],
            "Q": [ 1442 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1464 ],
            "LSR": [ 1434 ],
            "Q": [ 1443 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1465 ],
            "LSR": [ 1434 ],
            "Q": [ 1444 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1466 ],
            "LSR": [ 1434 ],
            "Q": [ 1445 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1467 ],
            "LSR": [ 1434 ],
            "Q": [ 1449 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1468 ],
            "LSR": [ 1434 ],
            "Q": [ 1450 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1469 ],
            "LSR": [ 1434 ],
            "Q": [ 1451 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1470 ],
            "LSR": [ 1434 ],
            "Q": [ 1452 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1471 ],
            "LSR": [ 1434 ],
            "Q": [ 1458 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1472 ],
            "LSR": [ 1434 ],
            "Q": [ 839 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1473 ],
            "LSR": [ 1434 ],
            "Q": [ 975 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1474 ],
            "LSR": [ 1434 ],
            "Q": [ 1446 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1475 ],
            "LSR": [ 1434 ],
            "Q": [ 1447 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1476 ],
            "LSR": [ 1434 ],
            "Q": [ 1448 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1477 ],
            "LSR": [ 1434 ],
            "Q": [ 1453 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1478 ],
            "LSR": [ 1434 ],
            "Q": [ 1454 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:43.1-130.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1433 ],
            "CLK": [ 23 ],
            "DI": [ 1479 ],
            "LSR": [ 1434 ],
            "Q": [ 1455 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1442 ],
            "B1": [ 1456 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1480 ],
            "COUT": [ 1481 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1463 ],
            "S1": [ 1462 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1444 ],
            "B1": [ 1443 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1482 ],
            "COUT": [ 1480 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1465 ],
            "S1": [ 1464 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1449 ],
            "B1": [ 1445 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1483 ],
            "COUT": [ 1482 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1467 ],
            "S1": [ 1466 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1451 ],
            "B1": [ 1450 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1484 ],
            "COUT": [ 1483 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1469 ],
            "S1": [ 1468 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 846 ],
            "B1": [ 1356 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1485 ],
            "COUT": [ 1486 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1461 ],
            "S1": [ 1460 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 975 ],
            "B1": [ 839 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1487 ],
            "COUT": [ 1485 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1473 ],
            "S1": [ 1472 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1447 ],
            "B1": [ 1446 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1488 ],
            "COUT": [ 1487 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1475 ],
            "S1": [ 1474 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1453 ],
            "B1": [ 1448 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1489 ],
            "COUT": [ 1488 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1477 ],
            "S1": [ 1476 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1455 ],
            "B1": [ 1454 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1481 ],
            "COUT": [ 1489 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1479 ],
            "S1": [ 1478 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 1458 ],
            "B1": [ 1452 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1484 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1490 ],
            "S1": [ 1470 ]
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1458 ],
            "Z": [ 1471 ]
          }
        },
        "prt.tx": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_src": "../common/print.vh:96.12-96.74",
            "hdlname": "prt tx",
            "module": "$paramod$b5b9d94d85345dcb73869e7a780d12b0e505490e\\uart_tx_V2",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "uart_tx_V2",
            "module_src": "../common/uart_tx_V2.v:1.1-92.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "prt.tx.bitpos_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:53.1-88.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1491 ],
            "CLK": [ 23 ],
            "DI": [ 1492 ],
            "LSR": [ 1046 ],
            "Q": [ 1493 ]
          }
        },
        "prt.tx.bitpos_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:53.1-88.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1491 ],
            "CLK": [ 23 ],
            "DI": [ 1494 ],
            "LSR": [ 1046 ],
            "Q": [ 1104 ]
          }
        },
        "prt.tx.bitpos_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:53.1-88.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1491 ],
            "CLK": [ 23 ],
            "DI": [ 1495 ],
            "LSR": [ 1046 ],
            "Q": [ 1105 ]
          }
        },
        "prt.tx.bitpos_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1105 ],
            "Z": [ 1495 ]
          }
        },
        "prt.tx.bitpos_TRELLIS_FF_Q_CE_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1496 ],
            "BLUT": [ 1497 ],
            "C0": [ 1498 ],
            "Z": [ 1491 ]
          }
        },
        "prt.tx.bitpos_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1499 ],
            "B": [ 1500 ],
            "C": [ 1501 ],
            "D": [ 1502 ],
            "Z": [ 1496 ]
          }
        },
        "prt.tx.bitpos_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1499 ],
            "C": [ 1500 ],
            "D": [ 1501 ],
            "Z": [ 1497 ]
          }
        },
        "prt.tx.bitpos_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1104 ],
            "D": [ 1105 ],
            "Z": [ 1494 ]
          }
        },
        "prt.tx.bitpos_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1493 ],
            "D": [ 1111 ],
            "Z": [ 1492 ]
          }
        },
        "prt.tx.state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:53.1-88.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1503 ],
            "CLK": [ 23 ],
            "DI": [ 1504 ],
            "LSR": [ "0" ],
            "Q": [ 1499 ]
          }
        },
        "prt.tx.state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:53.1-88.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1503 ],
            "CLK": [ 23 ],
            "DI": [ 1505 ],
            "LSR": [ "0" ],
            "Q": [ 1501 ]
          }
        },
        "prt.tx.state_TRELLIS_FF_Q_CE_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1506 ],
            "BLUT": [ 1507 ],
            "C0": [ 1498 ],
            "Z": [ 1503 ]
          }
        },
        "prt.tx.state_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1499 ],
            "B": [ 1500 ],
            "C": [ 1501 ],
            "D": [ 1502 ],
            "Z": [ 1506 ]
          }
        },
        "prt.tx.state_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1499 ],
            "C": [ 1500 ],
            "D": [ 1501 ],
            "Z": [ 1507 ]
          }
        },
        "prt.tx.state_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1501 ],
            "Z": [ 1505 ]
          }
        },
        "prt.tx.state_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1499 ],
            "D": [ 1501 ],
            "Z": [ 1504 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:45.1-50.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1508 ],
            "LSR": [ 1509 ],
            "Q": [ 1510 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:45.1-50.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1511 ],
            "LSR": [ 1509 ],
            "Q": [ 1512 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:45.1-50.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1513 ],
            "LSR": [ 1509 ],
            "Q": [ 1514 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:45.1-50.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1515 ],
            "LSR": [ 1509 ],
            "Q": [ 1516 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:45.1-50.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1517 ],
            "LSR": [ 1509 ],
            "Q": [ 1518 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:45.1-50.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1519 ],
            "LSR": [ 1509 ],
            "Q": [ 1520 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:45.1-50.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1521 ],
            "LSR": [ 1509 ],
            "Q": [ 1522 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:45.1-50.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1523 ],
            "LSR": [ 1509 ],
            "Q": [ 1524 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:45.1-50.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1525 ],
            "LSR": [ 1509 ],
            "Q": [ 1526 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1527 ],
            "D": [ 1528 ],
            "Z": [ 1509 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1510 ],
            "C": [ 1529 ],
            "D": [ 1528 ],
            "Z": [ 1527 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:46.9-46.32|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1514 ],
            "A1": [ 1512 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1530 ],
            "COUT": [ 1529 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1531 ],
            "S1": [ 1532 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:46.9-46.32|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1518 ],
            "A1": [ 1516 ],
            "B0": [ "0" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1533 ],
            "COUT": [ 1530 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1534 ],
            "S1": [ 1535 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:46.9-46.32|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1522 ],
            "A1": [ 1520 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1536 ],
            "COUT": [ 1533 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1521 ],
            "S1": [ 1537 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:49.22-49.35|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1510 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1538 ],
            "COUT": [ 1539 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1508 ],
            "S1": [ 1540 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:49.22-49.35|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1514 ],
            "B1": [ 1512 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1541 ],
            "COUT": [ 1538 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1513 ],
            "S1": [ 1511 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:49.22-49.35|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1518 ],
            "B1": [ 1516 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1542 ],
            "COUT": [ 1541 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1517 ],
            "S1": [ 1515 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:49.22-49.35|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1522 ],
            "B1": [ 1520 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1543 ],
            "COUT": [ 1542 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1544 ],
            "S1": [ 1519 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_CCU2C_S1_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:46.9-46.32|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1526 ],
            "A1": [ 1524 ],
            "B0": [ "1" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 1536 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1545 ],
            "S1": [ 1523 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_CCU2C_S1_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:49.22-49.35|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 1526 ],
            "B1": [ 1524 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1543 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1546 ],
            "S1": [ 1547 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1526 ],
            "Z": [ 1525 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1514 ],
            "B": [ 1516 ],
            "C": [ 1522 ],
            "D": [ 1548 ],
            "Z": [ 1528 ]
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1524 ],
            "B": [ 1526 ],
            "C": [ 1549 ],
            "D": [ 1550 ],
            "Z": [ 1548 ]
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:53.1-88.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:54.99-54.161"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1551 ],
            "CLK": [ 23 ],
            "DI": [ 1552 ],
            "LSR": [ "0" ],
            "Q": [ 4 ]
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1499 ],
            "C": [ 1501 ],
            "D": [ 1498 ],
            "Z": [ 1551 ]
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1493 ],
            "C": [ 1553 ],
            "D": [ 1105 ],
            "Z": [ 1502 ]
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1514 ],
            "B": [ 1516 ],
            "C": [ 1522 ],
            "D": [ 1554 ],
            "Z": [ 1498 ]
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1524 ],
            "B": [ 1526 ],
            "C": [ 1549 ],
            "D": [ 1550 ],
            "Z": [ 1554 ]
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1518 ],
            "D": [ 1520 ],
            "Z": [ 1549 ]
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_D_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1510 ],
            "D": [ 1512 ],
            "Z": [ 1550 ]
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1104 ],
            "Z": [ 1553 ]
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1555 ],
            "BLUT": [ 1556 ],
            "C0": [ 1157 ],
            "Z": [ 1552 ]
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1493 ],
            "B": [ 1499 ],
            "C": [ 1501 ],
            "D": [ 1557 ],
            "Z": [ 1555 ]
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100100011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1493 ],
            "B": [ 1499 ],
            "C": [ 1501 ],
            "D": [ 1557 ],
            "Z": [ 1556 ]
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1103 ],
            "B": [ 1112 ],
            "C": [ 1108 ],
            "D": [ 1100 ],
            "Z": [ 1557 ]
          }
        },
        "prt.uart_en_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1499 ],
            "C": [ 1500 ],
            "D": [ 1501 ],
            "Z": [ 1364 ]
          }
        },
        "prt.uart_en_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1499 ],
            "C": [ 1500 ],
            "D": [ 1501 ],
            "Z": [ 1046 ]
          }
        },
        "prt.uart_en_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../common/print.vh:105.1-113.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1558 ],
            "LSR": [ "0" ],
            "Q": [ 1500 ]
          }
        },
        "prt.uart_en_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1499 ],
            "B": [ 1501 ],
            "C": [ 1559 ],
            "D": [ 1560 ],
            "Z": [ 1558 ]
          }
        },
        "prt.uart_en_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1381 ],
            "B": [ 1039 ],
            "C": [ 1561 ],
            "D": [ 1562 ],
            "Z": [ 1559 ]
          }
        },
        "prt.uart_en_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1042 ],
            "B": [ 1087 ],
            "C": [ 1563 ],
            "D": [ 1564 ],
            "Z": [ 1560 ]
          }
        },
        "prt.uart_en_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1040 ],
            "B": [ 1086 ],
            "C": [ 1096 ],
            "D": [ 1045 ],
            "Z": [ 1563 ]
          }
        },
        "prt.uart_en_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1044 ],
            "B": [ 1090 ],
            "C": [ 1386 ],
            "D": [ 1043 ],
            "Z": [ 1564 ]
          }
        },
        "prt.uart_en_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1089 ],
            "B": [ 1038 ],
            "C": [ 1088 ],
            "D": [ 1041 ],
            "Z": [ 1561 ]
          }
        },
        "prt.uart_en_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1040 ],
            "B": [ 1086 ],
            "C": [ 1096 ],
            "D": [ 1045 ],
            "Z": [ 1562 ]
          }
        },
        "report_counter_CCU2C_B0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:108.43-108.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 15 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1565 ],
            "COUT": [ 1566 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1567 ],
            "S1": [ 1568 ]
          }
        },
        "report_counter_CCU2C_B0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:108.43-108.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1569 ],
            "B1": [ 1570 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1571 ],
            "COUT": [ 1565 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1572 ],
            "S1": [ 1573 ]
          }
        },
        "report_counter_CCU2C_B0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:108.43-108.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1574 ],
            "B1": [ 1575 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1576 ],
            "COUT": [ 1571 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1577 ],
            "S1": [ 1578 ]
          }
        },
        "report_counter_CCU2C_B0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:108.43-108.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 14 ],
            "B1": [ 1579 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1576 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1580 ],
            "S1": [ 1581 ]
          }
        },
        "report_counter_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 14 ],
            "Z": [ 1582 ]
          }
        },
        "report_counter_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:106.1-108.60|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 49 ],
            "CLK": [ 23 ],
            "DI": [ 1567 ],
            "LSR": [ 6 ],
            "Q": [ 15 ]
          }
        },
        "report_counter_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:106.1-108.60|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 49 ],
            "CLK": [ 23 ],
            "DI": [ 1573 ],
            "LSR": [ 6 ],
            "Q": [ 1570 ]
          }
        },
        "report_counter_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:106.1-108.60|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 49 ],
            "CLK": [ 23 ],
            "DI": [ 1572 ],
            "LSR": [ 6 ],
            "Q": [ 1569 ]
          }
        },
        "report_counter_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:106.1-108.60|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 49 ],
            "CLK": [ 23 ],
            "DI": [ 1578 ],
            "LSR": [ 6 ],
            "Q": [ 1575 ]
          }
        },
        "report_counter_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:106.1-108.60|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 49 ],
            "CLK": [ 23 ],
            "DI": [ 1577 ],
            "LSR": [ 6 ],
            "Q": [ 1574 ]
          }
        },
        "report_counter_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:106.1-108.60|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 49 ],
            "CLK": [ 23 ],
            "DI": [ 1581 ],
            "LSR": [ 6 ],
            "Q": [ 1579 ]
          }
        },
        "report_counter_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:106.1-108.60|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 49 ],
            "CLK": [ 23 ],
            "DI": [ 1582 ],
            "LSR": [ 6 ],
            "Q": [ 14 ]
          }
        },
        "usb": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "top.v:70.14-88.2",
            "module": "usb_hid_host",
            "module_src": "../../src/usb_hid_host.v:12.1-168.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "usb.connected_r_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1583 ],
            "D": [ 1584 ],
            "Z": [ 1585 ]
          }
        },
        "usb.connected_r_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:150.1-166.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1584 ],
            "LSR": [ "0" ],
            "Q": [ 1583 ]
          }
        },
        "usb.dat.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1586, 1587, 1588, 1589 ],
            "DO": [ 1590, 1591, 1592, 1593 ],
            "RAD": [ 1594, 1595, 1596, "0" ],
            "WAD": [ 1597, 1598, 1599, "0" ],
            "WCK": [ 23 ],
            "WRE": [ 1600 ]
          }
        },
        "usb.dat.0.0_RAD_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1601 ],
            "LSR": [ "0" ],
            "Q": [ 1596 ]
          }
        },
        "usb.dat.0.0_RAD_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1602 ],
            "LSR": [ "0" ],
            "Q": [ 1595 ]
          }
        },
        "usb.dat.0.0_RAD_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1603 ],
            "LSR": [ "0" ],
            "Q": [ 1594 ]
          }
        },
        "usb.dat.0.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1604, 1605, 1606, 1607 ],
            "DO": [ 1608, 1609, 1610, 1611 ],
            "RAD": [ 1594, 1595, 1596, "0" ],
            "WAD": [ 1597, 1598, 1599, "0" ],
            "WCK": [ 23 ],
            "WRE": [ 1600 ]
          }
        },
        "usb.data_rdy_r_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 12 ],
            "C": [ 1612 ],
            "D": [ 1613 ],
            "Z": [ 1614 ]
          }
        },
        "usb.data_rdy_r_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1613 ],
            "LSR": [ "0" ],
            "Q": [ 1612 ]
          }
        },
        "usb.data_strobe_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1615 ],
            "C": [ 1613 ],
            "D": [ 1616 ],
            "Z": [ 1617 ]
          }
        },
        "usb.data_strobe_r_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1618 ],
            "D": [ 1617 ],
            "Z": [ 1600 ]
          }
        },
        "usb.data_strobe_r_LUT4_C_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 840 ],
            "C": [ 1619 ],
            "D": [ 1600 ],
            "Z": [ 1620 ]
          }
        },
        "usb.data_strobe_r_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1598 ],
            "C": [ 1597 ],
            "D": [ 1621 ],
            "Z": [ 1619 ]
          }
        },
        "usb.data_strobe_r_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1617 ],
            "LSR": [ "0" ],
            "Q": [ 1618 ]
          }
        },
        "usb.game_a_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1622 ],
            "CLK": [ 23 ],
            "DI": [ 1605 ],
            "LSR": [ "0" ],
            "Q": [ 37 ]
          }
        },
        "usb.game_b_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 40 ],
            "B": [ 39 ],
            "C": [ 1623 ],
            "D": [ 1624 ],
            "Z": [ 1417 ]
          }
        },
        "usb.game_b_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 30 ],
            "B": [ 32 ],
            "C": [ 31 ],
            "D": [ 29 ],
            "Z": [ 1415 ]
          }
        },
        "usb.game_b_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 36 ],
            "C": [ 35 ],
            "D": [ 1625 ],
            "Z": [ 1416 ]
          }
        },
        "usb.game_b_LUT4_B_Z_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 46 ],
            "C": [ 45 ],
            "D": [ 33 ],
            "Z": [ 1625 ]
          }
        },
        "usb.game_b_LUT4_B_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1626 ],
            "BLUT": [ 1627 ],
            "C0": [ 1628 ],
            "Z": [ 1418 ]
          }
        },
        "usb.game_b_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1627 ]
          }
        },
        "usb.game_b_LUT4_B_Z_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 34 ],
            "C": [ 33 ],
            "D": [ 50 ],
            "Z": [ 1628 ]
          }
        },
        "usb.game_b_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 975 ],
            "C": [ 39 ],
            "D": [ 864 ],
            "Z": [ 1629 ]
          }
        },
        "usb.game_b_LUT4_C_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1629 ],
            "BLUT": [ 1630 ],
            "C0": [ 962 ],
            "Z": [ 886 ]
          }
        },
        "usb.game_b_LUT4_C_Z_PFUMX_ALUT_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1630 ]
          }
        },
        "usb.game_b_LUT4_C_Z_PFUMX_ALUT_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1631 ],
            "B": [ 1632 ],
            "C": [ 1633 ],
            "D": [ 1634 ],
            "Z": [ 962 ]
          }
        },
        "usb.game_b_LUT4_C_Z_PFUMX_ALUT_C0_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1454 ],
            "B": [ 1455 ],
            "C": [ 1456 ],
            "D": [ 1442 ],
            "Z": [ 1631 ]
          }
        },
        "usb.game_b_LUT4_C_Z_PFUMX_ALUT_C0_LUT4_Z_A_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1446 ],
            "B": [ 1447 ],
            "C": [ 1448 ],
            "D": [ 1453 ],
            "Z": [ 1632 ]
          }
        },
        "usb.game_b_LUT4_C_Z_PFUMX_ALUT_C0_LUT4_Z_A_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1450 ],
            "B": [ 1451 ],
            "C": [ 1452 ],
            "D": [ 1458 ],
            "Z": [ 1633 ]
          }
        },
        "usb.game_b_LUT4_C_Z_PFUMX_ALUT_C0_LUT4_Z_A_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1443 ],
            "B": [ 1444 ],
            "C": [ 1445 ],
            "D": [ 1449 ],
            "Z": [ 1634 ]
          }
        },
        "usb.game_b_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1622 ],
            "CLK": [ 23 ],
            "DI": [ 1606 ],
            "LSR": [ "0" ],
            "Q": [ 39 ]
          }
        },
        "usb.game_d_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 839 ],
            "C": [ 975 ],
            "D": [ 35 ],
            "Z": [ 1635 ]
          }
        },
        "usb.game_d_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 975 ],
            "C": [ 29 ],
            "D": [ 35 ],
            "Z": [ 1636 ]
          }
        },
        "usb.game_d_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1635 ],
            "BLUT": [ 1636 ],
            "C0": [ 864 ],
            "Z": [ 885 ]
          }
        },
        "usb.game_d_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1637 ],
            "CLK": [ 23 ],
            "DI": [ 1638 ],
            "LSR": [ "0" ],
            "Q": [ 35 ]
          }
        },
        "usb.game_d_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1639 ],
            "C": [ 1640 ],
            "D": [ 1641 ],
            "Z": [ 1637 ]
          }
        },
        "usb.game_d_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1642 ],
            "B": [ 1643 ],
            "C": [ 1644 ],
            "D": [ 1645 ],
            "Z": [ 1640 ]
          }
        },
        "usb.game_d_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1646 ],
            "B": [ 1647 ],
            "C": [ 1648 ],
            "D": [ 1649 ],
            "Z": [ 1638 ]
          }
        },
        "usb.game_l_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 975 ],
            "C": [ 29 ],
            "D": [ 841 ],
            "Z": [ 1650 ]
          }
        },
        "usb.game_l_LUT4_C_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1650 ],
            "BLUT": [ 1651 ],
            "C0": [ 962 ],
            "Z": [ 863 ]
          }
        },
        "usb.game_l_LUT4_C_Z_PFUMX_ALUT_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1651 ]
          }
        },
        "usb.game_l_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 975 ],
            "C": [ 849 ],
            "D": [ 962 ],
            "Z": [ 865 ]
          }
        },
        "usb.game_l_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 975 ],
            "D": [ 962 ],
            "Z": [ 842 ]
          }
        },
        "usb.game_l_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1652 ],
            "CLK": [ 23 ],
            "DI": [ 1653 ],
            "LSR": [ "0" ],
            "Q": [ 29 ]
          }
        },
        "usb.game_l_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1646 ],
            "C": [ 1654 ],
            "D": [ 1643 ],
            "Z": [ 1653 ]
          }
        },
        "usb.game_l_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1605 ],
            "B": [ 1604 ],
            "C": [ 1589 ],
            "D": [ 1588 ],
            "Z": [ 1655 ]
          }
        },
        "usb.game_l_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1607 ],
            "D": [ 1606 ],
            "Z": [ 1646 ]
          }
        },
        "usb.game_r_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1652 ],
            "CLK": [ 23 ],
            "DI": [ 1656 ],
            "LSR": [ "0" ],
            "Q": [ 31 ]
          }
        },
        "usb.game_r_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1657 ],
            "B": [ 1658 ],
            "C": [ 1639 ],
            "D": [ 1641 ],
            "Z": [ 1652 ]
          }
        },
        "usb.game_r_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1646 ],
            "C": [ 1654 ],
            "D": [ 1649 ],
            "Z": [ 1656 ]
          }
        },
        "usb.game_sel_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1659 ],
            "CLK": [ 23 ],
            "DI": [ 1604 ],
            "LSR": [ "0" ],
            "Q": [ 45 ]
          }
        },
        "usb.game_sta_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1659 ],
            "CLK": [ 23 ],
            "DI": [ 1605 ],
            "LSR": [ "0" ],
            "Q": [ 47 ]
          }
        },
        "usb.game_sta_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1598 ],
            "B": [ 1597 ],
            "C": [ 1660 ],
            "D": [ 1641 ],
            "Z": [ 1659 ]
          }
        },
        "usb.game_u_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1637 ],
            "CLK": [ 23 ],
            "DI": [ 1661 ],
            "LSR": [ "0" ],
            "Q": [ 33 ]
          }
        },
        "usb.game_u_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1646 ],
            "C": [ 1647 ],
            "D": [ 1645 ],
            "Z": [ 1661 ]
          }
        },
        "usb.game_x_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 41 ],
            "C": [ 864 ],
            "D": [ 1459 ],
            "Z": [ 1662 ]
          }
        },
        "usb.game_x_LUT4_B_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1356 ],
            "D": [ 846 ],
            "Z": [ 864 ]
          }
        },
        "usb.game_x_LUT4_B_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 839 ],
            "D": [ 975 ],
            "Z": [ 1459 ]
          }
        },
        "usb.game_x_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1356 ],
            "D": [ 846 ],
            "Z": [ 841 ]
          }
        },
        "usb.game_x_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 38 ],
            "B": [ 42 ],
            "C": [ 37 ],
            "D": [ 41 ],
            "Z": [ 1626 ]
          }
        },
        "usb.game_x_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1622 ],
            "CLK": [ 23 ],
            "DI": [ 1604 ],
            "LSR": [ "0" ],
            "Q": [ 41 ]
          }
        },
        "usb.game_y_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 975 ],
            "C": [ 43 ],
            "D": [ 849 ],
            "Z": [ 1663 ]
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1664 ],
            "D": [ 1663 ],
            "Z": [ 980 ]
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_C_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1665 ],
            "BLUT": [ 1666 ],
            "C0": [ 841 ],
            "Z": [ 1664 ]
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_C_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 839 ],
            "D": [ 975 ],
            "Z": [ 1665 ]
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_C_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 975 ],
            "C": [ 37 ],
            "D": [ 864 ],
            "Z": [ 1666 ]
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 847 ],
            "D": [ 927 ],
            "Z": [ 900 ]
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 840 ],
            "B": [ 1667 ],
            "C": [ 1668 ],
            "D": [ 1669 ],
            "Z": [ 943 ]
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 814 ],
            "D": [ 1459 ],
            "Z": [ 1667 ]
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 839 ],
            "C": [ 785 ],
            "D": [ 841 ],
            "Z": [ 1669 ]
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 815 ],
            "C": [ 786 ],
            "D": [ 1668 ],
            "Z": [ 1670 ]
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1668 ],
            "Z": [ 1671 ]
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 975 ],
            "C": [ 1672 ],
            "D": [ 864 ],
            "Z": [ 1668 ]
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1673 ],
            "BLUT": [ 1674 ],
            "C0": [ 1662 ],
            "Z": [ 887 ]
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1673 ]
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 975 ],
            "C": [ 31 ],
            "D": [ 841 ],
            "Z": [ 1674 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1675 ],
            "BLUT": [ 1676 ],
            "C0": [ 1663 ],
            "Z": [ 877 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1675 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 33 ],
            "C": [ 841 ],
            "D": [ 1662 ],
            "Z": [ 1676 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 6 ],
            "D": [ 927 ],
            "Z": [ 875 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1677 ],
            "D": [ 1678 ],
            "Z": [ 876 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1679 ],
            "D1": [ 1680 ],
            "SD": [ 849 ],
            "Z": [ 1677 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1681 ],
            "BLUT": [ 1682 ],
            "C0": [ 29 ],
            "Z": [ 1679 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1356 ],
            "B": [ 846 ],
            "C": [ 839 ],
            "D": [ 975 ],
            "Z": [ 1681 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1356 ],
            "B": [ 846 ],
            "C": [ 839 ],
            "D": [ 975 ],
            "Z": [ 1682 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1683 ],
            "BLUT": [ 1684 ],
            "C0": [ 29 ],
            "Z": [ 1680 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1356 ],
            "C": [ 839 ],
            "D": [ 975 ],
            "Z": [ 1683 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1356 ],
            "C": [ 839 ],
            "D": [ 975 ],
            "Z": [ 1684 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1685 ],
            "D1": [ 1686 ],
            "SD": [ 962 ],
            "Z": [ 1678 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1687 ],
            "BLUT": [ 1688 ],
            "C0": [ 864 ],
            "Z": [ 1685 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1687 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1688 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1689 ],
            "BLUT": [ 1690 ],
            "C0": [ 864 ],
            "Z": [ 1686 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 975 ],
            "C": [ 35 ],
            "D": [ 37 ],
            "Z": [ 1689 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1690 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1678 ],
            "D": [ 886 ],
            "Z": [ 856 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:184.21-184.63"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1691 ],
            "D1": [ 1692 ],
            "SD": [ 1693 ],
            "Z": [ 951 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_1": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1694 ],
            "D1": [ 1695 ],
            "SD": [ 962 ],
            "Z": [ 911 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1696 ],
            "BLUT": [ 1697 ],
            "C0": [ 849 ],
            "Z": [ 1694 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1696 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1697 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_1_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1698 ],
            "BLUT": [ 1699 ],
            "C0": [ 849 ],
            "Z": [ 1695 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 975 ],
            "C": [ 45 ],
            "D": [ 47 ],
            "Z": [ 1698 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1699 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:182.21-182.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1700 ],
            "D1": [ 1701 ],
            "SD": [ 962 ],
            "Z": [ 1691 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:178.19-178.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1702 ],
            "BLUT": [ 1703 ],
            "C0": [ 841 ],
            "Z": [ 1700 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:160.39-161.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1702 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:158.39-159.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1703 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:179.19-179.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1704 ],
            "BLUT": [ 1705 ],
            "C0": [ 841 ],
            "Z": [ 1701 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011111010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:165.39-166.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 975 ],
            "C": [ 31 ],
            "D": [ 33 ],
            "Z": [ 1704 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:163.39-164.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1705 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:183.21-183.64"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1706 ],
            "D1": [ 1707 ],
            "SD": [ 962 ],
            "Z": [ 1692 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:180.19-180.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1708 ],
            "BLUT": [ 1709 ],
            "C0": [ 841 ],
            "Z": [ 1706 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:170.39-171.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1708 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:168.39-169.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1709 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:181.19-181.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1710 ],
            "BLUT": [ 1711 ],
            "C0": [ 841 ],
            "Z": [ 1707 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:175.41-176.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1710 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:173.41-174.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1711 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1712 ],
            "D1": [ 1713 ],
            "SD": [ 962 ],
            "Z": [ 1693 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1714 ],
            "BLUT": [ 1715 ],
            "C0": [ 1457 ],
            "Z": [ 1712 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1714 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1715 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 846 ],
            "D": [ 1457 ],
            "Z": [ 849 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1356 ],
            "Z": [ 1457 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1716 ],
            "BLUT": [ 1717 ],
            "C0": [ 1457 ],
            "Z": [ 1713 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1356 ],
            "B": [ 846 ],
            "C": [ 839 ],
            "D": [ 975 ],
            "Z": [ 1716 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1356 ],
            "B": [ 846 ],
            "C": [ 839 ],
            "D": [ 975 ],
            "Z": [ 1717 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1670 ],
            "BLUT": [ 1671 ],
            "C0": [ 838 ],
            "Z": [ 946 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 840 ],
            "B": [ 1718 ],
            "C": [ 859 ],
            "D": [ 1719 ],
            "Z": [ 874 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 822 ],
            "B": [ 841 ],
            "C": [ 1459 ],
            "D": [ 962 ],
            "Z": [ 1718 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 793 ],
            "C": [ 841 ],
            "D": [ 842 ],
            "Z": [ 1719 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_C_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1720 ],
            "D1": [ 1721 ],
            "SD": [ 962 ],
            "Z": [ 859 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_C_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1722 ],
            "BLUT": [ 1723 ],
            "C0": [ 864 ],
            "Z": [ 1720 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1722 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1723 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 807 ],
            "B": [ 841 ],
            "C": [ 1459 ],
            "D": [ 962 ],
            "Z": [ 858 ]
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 778 ],
            "C": [ 841 ],
            "D": [ 842 ],
            "Z": [ 860 ]
          }
        },
        "usb.game_y_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101001000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 44 ],
            "B": [ 48 ],
            "C": [ 47 ],
            "D": [ 43 ],
            "Z": [ 1624 ]
          }
        },
        "usb.game_y_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 46 ],
            "B": [ 45 ],
            "C": [ 48 ],
            "D": [ 47 ],
            "Z": [ 1623 ]
          }
        },
        "usb.game_y_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1622 ],
            "CLK": [ 23 ],
            "DI": [ 1607 ],
            "LSR": [ "0" ],
            "Q": [ 43 ]
          }
        },
        "usb.key1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1724 ],
            "CLK": [ 23 ],
            "DI": [ 1607 ],
            "LSR": [ "0" ],
            "Q": [ 52 ]
          }
        },
        "usb.key1_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1724 ],
            "CLK": [ 23 ],
            "DI": [ 1606 ],
            "LSR": [ "0" ],
            "Q": [ 54 ]
          }
        },
        "usb.key1_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1724 ],
            "CLK": [ 23 ],
            "DI": [ 1605 ],
            "LSR": [ "0" ],
            "Q": [ 56 ]
          }
        },
        "usb.key1_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1724 ],
            "CLK": [ 23 ],
            "DI": [ 1604 ],
            "LSR": [ "0" ],
            "Q": [ 58 ]
          }
        },
        "usb.key1_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1724 ],
            "CLK": [ 23 ],
            "DI": [ 1589 ],
            "LSR": [ "0" ],
            "Q": [ 60 ]
          }
        },
        "usb.key1_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1724 ],
            "CLK": [ 23 ],
            "DI": [ 1588 ],
            "LSR": [ "0" ],
            "Q": [ 62 ]
          }
        },
        "usb.key1_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1724 ],
            "CLK": [ 23 ],
            "DI": [ 1587 ],
            "LSR": [ "0" ],
            "Q": [ 64 ]
          }
        },
        "usb.key1_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1724 ],
            "CLK": [ 23 ],
            "DI": [ 1586 ],
            "LSR": [ "0" ],
            "Q": [ 66 ]
          }
        },
        "usb.key1_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 112 ],
            "C": [ 1619 ],
            "D": [ 1600 ],
            "Z": [ 1724 ]
          }
        },
        "usb.key2_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1725 ],
            "CLK": [ 23 ],
            "DI": [ 1607 ],
            "LSR": [ "0" ],
            "Q": [ 68 ]
          }
        },
        "usb.key2_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1725 ],
            "CLK": [ 23 ],
            "DI": [ 1606 ],
            "LSR": [ "0" ],
            "Q": [ 70 ]
          }
        },
        "usb.key2_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1725 ],
            "CLK": [ 23 ],
            "DI": [ 1605 ],
            "LSR": [ "0" ],
            "Q": [ 72 ]
          }
        },
        "usb.key2_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1725 ],
            "CLK": [ 23 ],
            "DI": [ 1604 ],
            "LSR": [ "0" ],
            "Q": [ 74 ]
          }
        },
        "usb.key2_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1725 ],
            "CLK": [ 23 ],
            "DI": [ 1589 ],
            "LSR": [ "0" ],
            "Q": [ 76 ]
          }
        },
        "usb.key2_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1725 ],
            "CLK": [ 23 ],
            "DI": [ 1588 ],
            "LSR": [ "0" ],
            "Q": [ 78 ]
          }
        },
        "usb.key2_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1725 ],
            "CLK": [ 23 ],
            "DI": [ 1587 ],
            "LSR": [ "0" ],
            "Q": [ 80 ]
          }
        },
        "usb.key2_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1725 ],
            "CLK": [ 23 ],
            "DI": [ 1586 ],
            "LSR": [ "0" ],
            "Q": [ 82 ]
          }
        },
        "usb.key2_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 112 ],
            "C": [ 1654 ],
            "D": [ 1600 ],
            "Z": [ 1725 ]
          }
        },
        "usb.key_modifiers_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1726 ],
            "CLK": [ 23 ],
            "DI": [ 1607 ],
            "LSR": [ "0" ],
            "Q": [ 377 ]
          }
        },
        "usb.key_modifiers_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1726 ],
            "CLK": [ 23 ],
            "DI": [ 1606 ],
            "LSR": [ "0" ],
            "Q": [ 378 ]
          }
        },
        "usb.key_modifiers_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1726 ],
            "CLK": [ 23 ],
            "DI": [ 1605 ],
            "LSR": [ "0" ],
            "Q": [ 359 ]
          }
        },
        "usb.key_modifiers_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1726 ],
            "CLK": [ 23 ],
            "DI": [ 1604 ],
            "LSR": [ "0" ],
            "Q": [ 379 ]
          }
        },
        "usb.key_modifiers_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1726 ],
            "CLK": [ 23 ],
            "DI": [ 1589 ],
            "LSR": [ "0" ],
            "Q": [ 370 ]
          }
        },
        "usb.key_modifiers_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1726 ],
            "CLK": [ 23 ],
            "DI": [ 1588 ],
            "LSR": [ "0" ],
            "Q": [ 418 ]
          }
        },
        "usb.key_modifiers_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1726 ],
            "CLK": [ 23 ],
            "DI": [ 1587 ],
            "LSR": [ "0" ],
            "Q": [ 360 ]
          }
        },
        "usb.key_modifiers_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1726 ],
            "CLK": [ 23 ],
            "DI": [ 1586 ],
            "LSR": [ "0" ],
            "Q": [ 419 ]
          }
        },
        "usb.key_modifiers_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 112 ],
            "C": [ 1727 ],
            "D": [ 1600 ],
            "Z": [ 1726 ]
          }
        },
        "usb.mouse_btn_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100011001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 975 ],
            "C": [ 1728 ],
            "D": [ 1729 ],
            "Z": [ 1730 ]
          }
        },
        "usb.mouse_btn_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 839 ],
            "B": [ 975 ],
            "C": [ 1672 ],
            "D": [ 864 ],
            "Z": [ 890 ]
          }
        },
        "usb.mouse_btn_LUT4_C_1_Z_L6MUX21_Z": {
          "hide_name": 0,
          "type": "L6MUX21",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:154.21-154.62"
          },
          "port_directions": {
            "D0": "input",
            "D1": "input",
            "SD": "input",
            "Z": "output"
          },
          "connections": {
            "D0": [ 1731 ],
            "D1": [ 1732 ],
            "SD": [ 962 ],
            "Z": [ 847 ]
          }
        },
        "usb.mouse_btn_LUT4_C_1_Z_L6MUX21_Z_D0_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:152.19-152.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1733 ],
            "BLUT": [ 1734 ],
            "C0": [ 840 ],
            "Z": [ 1731 ]
          }
        },
        "usb.mouse_btn_LUT4_C_1_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:144.39-145.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1733 ]
          }
        },
        "usb.mouse_btn_LUT4_C_1_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:142.39-143.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1734 ]
          }
        },
        "usb.mouse_btn_LUT4_C_1_Z_L6MUX21_Z_D1_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1735 ],
            "BLUT": [ 1736 ],
            "C0": [ 840 ],
            "Z": [ 1732 ]
          }
        },
        "usb.mouse_btn_LUT4_C_1_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101010101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:149.39-150.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1356 ],
            "B": [ 846 ],
            "C": [ 839 ],
            "D": [ 975 ],
            "Z": [ 1735 ]
          }
        },
        "usb.mouse_btn_LUT4_C_1_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1736 ]
          }
        },
        "usb.mouse_btn_LUT4_C_1_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 13 ],
            "D": [ 12 ],
            "Z": [ 840 ]
          }
        },
        "usb.mouse_btn_LUT4_C_1_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 839 ],
            "C": [ 975 ],
            "D": [ 821 ],
            "Z": [ 892 ]
          }
        },
        "usb.mouse_btn_LUT4_C_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:153.19-153.65"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1730 ],
            "BLUT": [ 1737 ],
            "C0": [ 864 ],
            "Z": [ 1721 ]
          }
        },
        "usb.mouse_btn_LUT4_C_Z_PFUMX_ALUT_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:147.39-148.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1737 ]
          }
        },
        "usb.mouse_btn_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1738 ],
            "BLUT": [ 1739 ],
            "C0": [ 1729 ],
            "Z": [ 891 ]
          }
        },
        "usb.mouse_btn_PFUMX_C0_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 846 ],
            "B": [ 839 ],
            "C": [ 975 ],
            "D": [ 792 ],
            "Z": [ 1738 ]
          }
        },
        "usb.mouse_btn_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 846 ],
            "B": [ 839 ],
            "C": [ 975 ],
            "D": [ 792 ],
            "Z": [ 1739 ]
          }
        },
        "usb.mouse_btn_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1740 ],
            "CLK": [ 23 ],
            "DI": [ 1588 ],
            "LSR": [ "0" ],
            "Q": [ 1728 ]
          }
        },
        "usb.mouse_btn_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1740 ],
            "CLK": [ 23 ],
            "DI": [ 1587 ],
            "LSR": [ "0" ],
            "Q": [ 1672 ]
          }
        },
        "usb.mouse_btn_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1740 ],
            "CLK": [ 23 ],
            "DI": [ 1586 ],
            "LSR": [ "0" ],
            "Q": [ 1729 ]
          }
        },
        "usb.mouse_btn_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 840 ],
            "C": [ 1727 ],
            "D": [ 1600 ],
            "Z": [ 1740 ]
          }
        },
        "usb.mouse_dx_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1741 ],
            "LSR": [ "0" ],
            "Q": [ 769 ]
          }
        },
        "usb.mouse_dx_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1742 ],
            "LSR": [ "0" ],
            "Q": [ 768 ]
          }
        },
        "usb.mouse_dx_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1743 ],
            "LSR": [ "0" ],
            "Q": [ 777 ]
          }
        },
        "usb.mouse_dx_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1744 ],
            "LSR": [ "0" ],
            "Q": [ 776 ]
          }
        },
        "usb.mouse_dx_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1745 ],
            "LSR": [ "0" ],
            "Q": [ 784 ]
          }
        },
        "usb.mouse_dx_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1746 ],
            "LSR": [ "0" ],
            "Q": [ 783 ]
          }
        },
        "usb.mouse_dx_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1747 ],
            "LSR": [ "0" ],
            "Q": [ 791 ]
          }
        },
        "usb.mouse_dx_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1748 ],
            "LSR": [ "0" ],
            "Q": [ 790 ]
          }
        },
        "usb.mouse_dy_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1749 ],
            "LSR": [ "0" ],
            "Q": [ 798 ]
          }
        },
        "usb.mouse_dy_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1750 ],
            "LSR": [ "0" ],
            "Q": [ 797 ]
          }
        },
        "usb.mouse_dy_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1751 ],
            "LSR": [ "0" ],
            "Q": [ 806 ]
          }
        },
        "usb.mouse_dy_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1752 ],
            "LSR": [ "0" ],
            "Q": [ 805 ]
          }
        },
        "usb.mouse_dy_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1753 ],
            "LSR": [ "0" ],
            "Q": [ 813 ]
          }
        },
        "usb.mouse_dy_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1754 ],
            "LSR": [ "0" ],
            "Q": [ 812 ]
          }
        },
        "usb.mouse_dy_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1755 ],
            "LSR": [ "0" ],
            "Q": [ 820 ]
          }
        },
        "usb.mouse_dy_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1756 ],
            "LSR": [ "0" ],
            "Q": [ 819 ]
          }
        },
        "usb.mouse_dy_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 820 ],
            "B": [ 1587 ],
            "C": [ 49 ],
            "D": [ 1620 ],
            "Z": [ 1755 ]
          }
        },
        "usb.mouse_dy_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 812 ],
            "B": [ 1588 ],
            "C": [ 49 ],
            "D": [ 1620 ],
            "Z": [ 1754 ]
          }
        },
        "usb.mouse_dy_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1589 ],
            "B": [ 813 ],
            "C": [ 49 ],
            "D": [ 1620 ],
            "Z": [ 1753 ]
          }
        },
        "usb.mouse_dy_TRELLIS_FF_Q_DI_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 805 ],
            "B": [ 1604 ],
            "C": [ 49 ],
            "D": [ 1620 ],
            "Z": [ 1752 ]
          }
        },
        "usb.mouse_dy_TRELLIS_FF_Q_DI_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1605 ],
            "B": [ 806 ],
            "C": [ 49 ],
            "D": [ 1620 ],
            "Z": [ 1751 ]
          }
        },
        "usb.mouse_dy_TRELLIS_FF_Q_DI_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 797 ],
            "B": [ 1606 ],
            "C": [ 49 ],
            "D": [ 1620 ],
            "Z": [ 1750 ]
          }
        },
        "usb.mouse_dy_TRELLIS_FF_Q_DI_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 798 ],
            "B": [ 1607 ],
            "C": [ 49 ],
            "D": [ 1620 ],
            "Z": [ 1749 ]
          }
        },
        "usb.mouse_dy_TRELLIS_FF_Q_DI_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 819 ],
            "B": [ 1586 ],
            "C": [ 49 ],
            "D": [ 1620 ],
            "Z": [ 1756 ]
          }
        },
        "usb.rcvct_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1600 ],
            "CLK": [ 23 ],
            "DI": [ 1757 ],
            "LSR": [ 1758 ],
            "Q": [ 1759 ]
          }
        },
        "usb.rcvct_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1600 ],
            "CLK": [ 23 ],
            "DI": [ 1760 ],
            "LSR": [ 1758 ],
            "Q": [ 1599 ]
          }
        },
        "usb.rcvct_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1600 ],
            "CLK": [ 23 ],
            "DI": [ 1761 ],
            "LSR": [ 1758 ],
            "Q": [ 1598 ]
          }
        },
        "usb.rcvct_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1600 ],
            "CLK": [ 23 ],
            "DI": [ 1762 ],
            "LSR": [ 1758 ],
            "Q": [ 1597 ]
          }
        },
        "usb.rcvct_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1597 ],
            "Z": [ 1762 ]
          }
        },
        "usb.rcvct_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1598 ],
            "D": [ 1597 ],
            "Z": [ 1761 ]
          }
        },
        "usb.rcvct_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1599 ],
            "C": [ 1598 ],
            "D": [ 1597 ],
            "Z": [ 1760 ]
          }
        },
        "usb.rcvct_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1759 ],
            "B": [ 1599 ],
            "C": [ 1598 ],
            "D": [ 1597 ],
            "Z": [ 1757 ]
          }
        },
        "usb.regs.0.0": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1590, 1591, 1592, 1593 ],
            "DO": [ 1763, 1764, 1765, 1766 ],
            "RAD": [ "1", "0", "0", "0" ],
            "WAD": [ 1767, "0", "0", "0" ],
            "WCK": [ 23 ],
            "WRE": [ 1768 ]
          }
        },
        "usb.regs.0.1": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1608, 1609, 1610, 1611 ],
            "DO": [ 1769, 1770, 1771, 1772 ],
            "RAD": [ "1", "0", "0", "0" ],
            "WAD": [ 1767, "0", "0", "0" ],
            "WCK": [ 23 ],
            "WRE": [ 1768 ]
          }
        },
        "usb.regs.0.1_DO_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1772 ],
            "B": [ 1771 ],
            "C": [ 1770 ],
            "D": [ 1769 ],
            "Z": [ 1773 ]
          }
        },
        "usb.regs.0.1_DO_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1766 ],
            "B": [ 1765 ],
            "C": [ 1764 ],
            "D": [ 1763 ],
            "Z": [ 1774 ]
          }
        },
        "usb.regs.0.1_DO_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1773 ],
            "BLUT": [ 1775 ],
            "C0": [ 1774 ],
            "Z": [ 1776 ]
          }
        },
        "usb.regs.0.1_DO_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1775 ]
          }
        },
        "usb.regs.0.2": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1590, 1591, 1592, 1593 ],
            "DO": [ 1777, 1778, 1779, 1780 ],
            "RAD": [ "1", "0", "0", "0" ],
            "WAD": [ 1767, "0", "0", "0" ],
            "WCK": [ 23 ],
            "WRE": [ 1781 ]
          }
        },
        "usb.regs.0.3": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1608, 1609, 1610, 1611 ],
            "DO": [ 1782, 1783, 1784, 1785 ],
            "RAD": [ "1", "0", "0", "0" ],
            "WAD": [ 1767, "0", "0", "0" ],
            "WCK": [ 23 ],
            "WRE": [ 1781 ]
          }
        },
        "usb.regs.0.3_DO_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1785 ],
            "B": [ 1784 ],
            "C": [ 1783 ],
            "D": [ 1782 ],
            "Z": [ 1786 ]
          }
        },
        "usb.regs.0.3_DO_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1780 ],
            "B": [ 1779 ],
            "C": [ 1778 ],
            "D": [ 1777 ],
            "Z": [ 1787 ]
          }
        },
        "usb.regs.0.3_DO_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1786 ],
            "BLUT": [ 1788 ],
            "C0": [ 1787 ],
            "Z": [ 1789 ]
          }
        },
        "usb.regs.0.3_DO_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1788 ]
          }
        },
        "usb.regs.0.4": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1590, 1591, 1592, 1593 ],
            "DO": [ 1790, 1791, 1792, 1793 ],
            "RAD": [ "1", "0", "0", "0" ],
            "WAD": [ 1767, "0", "0", "0" ],
            "WCK": [ 23 ],
            "WRE": [ 1794 ]
          }
        },
        "usb.regs.0.5": {
          "hide_name": 0,
          "type": "TRELLIS_DPR16X4",
          "parameters": {
            "INITVAL": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "WCKMUX": "WCK",
            "WREMUX": "WRE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v:20.3-28.2"
          },
          "port_directions": {
            "DI": "input",
            "DO": "output",
            "RAD": "input",
            "WAD": "input",
            "WCK": "input",
            "WRE": "input"
          },
          "connections": {
            "DI": [ 1608, 1609, 1610, 1611 ],
            "DO": [ 1795, 1796, 1797, 1798 ],
            "RAD": [ "1", "0", "0", "0" ],
            "WAD": [ 1767, "0", "0", "0" ],
            "WCK": [ 23 ],
            "WRE": [ 1794 ]
          }
        },
        "usb.regs.0.5_DO_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1798 ],
            "B": [ 1797 ],
            "C": [ 1796 ],
            "D": [ 1795 ],
            "Z": [ 1799 ]
          }
        },
        "usb.regs.0.5_DO_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1793 ],
            "B": [ 1792 ],
            "C": [ 1791 ],
            "D": [ 1790 ],
            "Z": [ 1800 ]
          }
        },
        "usb.regs.0.5_DO_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1799 ],
            "BLUT": [ 1801 ],
            "C0": [ 1800 ],
            "Z": [ 1802 ]
          }
        },
        "usb.regs.0.5_DO_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1801 ]
          }
        },
        "usb.report_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1614 ],
            "LSR": [ "0" ],
            "Q": [ 49 ]
          }
        },
        "usb.save_delayed_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1803 ],
            "B": [ 1767 ],
            "C": [ 1804 ],
            "D": [ 1805 ],
            "Z": [ 1806 ]
          }
        },
        "usb.save_delayed_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:150.1-166.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1805 ],
            "LSR": [ "0" ],
            "Q": [ 1804 ]
          }
        },
        "usb.typ_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:150.1-166.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1807 ],
            "CLK": [ 23 ],
            "DI": [ 1808 ],
            "LSR": [ 1585 ],
            "Q": [ 13 ]
          }
        },
        "usb.typ_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:150.1-166.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1807 ],
            "CLK": [ 23 ],
            "DI": [ 1809 ],
            "LSR": [ 1585 ],
            "Q": [ 12 ]
          }
        },
        "usb.typ_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1810 ],
            "C": [ 1811 ],
            "D": [ 1806 ],
            "Z": [ 1807 ]
          }
        },
        "usb.typ_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1776 ],
            "C": [ 1802 ],
            "D": [ 1789 ],
            "Z": [ 1808 ]
          }
        },
        "usb.typ_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1776 ],
            "C": [ 1802 ],
            "D": [ 1789 ],
            "Z": [ 1809 ]
          }
        },
        "usb.ukp": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "../../src/usb_hid_host.v:48.5-52.44",
            "hdlname": "usb ukp",
            "module": "ukp",
            "module_src": "../../src/usb_hid_host.v:170.1-370.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "usb.ukp.bitadr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1812 ],
            "LSR": [ 6 ],
            "Q": [ 1813 ]
          }
        },
        "usb.ukp.bitadr_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1814 ],
            "LSR": [ 6 ],
            "Q": [ 1815 ]
          }
        },
        "usb.ukp.bitadr_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1816 ],
            "LSR": [ 6 ],
            "Q": [ 1817 ]
          }
        },
        "usb.ukp.bitadr_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1818 ],
            "LSR": [ 6 ],
            "Q": [ 1819 ]
          }
        },
        "usb.ukp.bitadr_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1820 ],
            "LSR": [ 6 ],
            "Q": [ 1615 ]
          }
        },
        "usb.ukp.bitadr_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1821 ],
            "LSR": [ 6 ],
            "Q": [ 1822 ]
          }
        },
        "usb.ukp.bitadr_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1823 ],
            "LSR": [ 6 ],
            "Q": [ 1824 ]
          }
        },
        "usb.ukp.conct_CCU2C_B0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1825 ],
            "B1": [ 1826 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1827 ],
            "COUT": [ 1828 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1829 ],
            "S1": [ 1830 ]
          }
        },
        "usb.ukp.conct_CCU2C_B0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1831 ],
            "B1": [ 1832 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1833 ],
            "COUT": [ 1827 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1834 ],
            "S1": [ 1835 ]
          }
        },
        "usb.ukp.conct_CCU2C_B0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1836 ],
            "B1": [ 1837 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1828 ],
            "COUT": [ 1838 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1839 ],
            "S1": [ 1840 ]
          }
        },
        "usb.ukp.conct_CCU2C_B0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 1841 ],
            "B1": [ 1842 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1843 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1844 ],
            "S1": [ 1845 ]
          }
        },
        "usb.ukp.conct_CCU2C_B0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1846 ],
            "B1": [ 1847 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1848 ],
            "COUT": [ 1833 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1849 ],
            "S1": [ 1850 ]
          }
        },
        "usb.ukp.conct_CCU2C_B0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1851 ],
            "B1": [ 1852 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1843 ],
            "COUT": [ 1848 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1853 ],
            "S1": [ 1854 ]
          }
        },
        "usb.ukp.conct_CCU2C_B0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1855 ],
            "B1": [ 1856 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1857 ],
            "COUT": [ 1858 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1859 ],
            "S1": [ 1860 ]
          }
        },
        "usb.ukp.conct_CCU2C_B0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1861 ],
            "B1": [ 1862 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1863 ],
            "COUT": [ 1857 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1864 ],
            "S1": [ 1865 ]
          }
        },
        "usb.ukp.conct_CCU2C_B0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1866 ],
            "B1": [ 1867 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1868 ],
            "COUT": [ 1863 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1869 ],
            "S1": [ 1870 ]
          }
        },
        "usb.ukp.conct_CCU2C_B0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1871 ],
            "B1": [ 1872 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1873 ],
            "COUT": [ 1868 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1874 ],
            "S1": [ 1875 ]
          }
        },
        "usb.ukp.conct_CCU2C_B0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1876 ],
            "B1": [ 1877 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1878 ],
            "COUT": [ 1873 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1879 ],
            "S1": [ 1880 ]
          }
        },
        "usb.ukp.conct_CCU2C_B0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1881 ],
            "B1": [ 1882 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1838 ],
            "COUT": [ 1878 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1883 ],
            "S1": [ 1884 ]
          }
        },
        "usb.ukp.conct_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1841 ],
            "Z": [ 1885 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1860 ],
            "LSR": [ 1886 ],
            "Q": [ 1856 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1859 ],
            "LSR": [ 1886 ],
            "Q": [ 1855 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1884 ],
            "LSR": [ 1886 ],
            "Q": [ 1882 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1883 ],
            "LSR": [ 1886 ],
            "Q": [ 1881 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1840 ],
            "LSR": [ 1886 ],
            "Q": [ 1837 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1839 ],
            "LSR": [ 1886 ],
            "Q": [ 1836 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1830 ],
            "LSR": [ 1886 ],
            "Q": [ 1826 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1829 ],
            "LSR": [ 1886 ],
            "Q": [ 1825 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1835 ],
            "LSR": [ 1886 ],
            "Q": [ 1832 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1834 ],
            "LSR": [ 1886 ],
            "Q": [ 1831 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1850 ],
            "LSR": [ 1886 ],
            "Q": [ 1847 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1849 ],
            "LSR": [ 1886 ],
            "Q": [ 1846 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1865 ],
            "LSR": [ 1886 ],
            "Q": [ 1862 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1854 ],
            "LSR": [ 1886 ],
            "Q": [ 1852 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1853 ],
            "LSR": [ 1886 ],
            "Q": [ 1851 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1845 ],
            "LSR": [ 1886 ],
            "Q": [ 1842 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1885 ],
            "LSR": [ 1886 ],
            "Q": [ 1841 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1864 ],
            "LSR": [ 1886 ],
            "Q": [ 1861 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1870 ],
            "LSR": [ 1886 ],
            "Q": [ 1867 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1869 ],
            "LSR": [ 1886 ],
            "Q": [ 1866 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1875 ],
            "LSR": [ 1886 ],
            "Q": [ 1872 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1874 ],
            "LSR": [ 1886 ],
            "Q": [ 1871 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1880 ],
            "LSR": [ 1886 ],
            "Q": [ 1877 ]
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1879 ],
            "LSR": [ 1886 ],
            "Q": [ 1876 ]
          }
        },
        "usb.ukp.cond_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1887 ],
            "B": [ 1888 ],
            "C": [ 1889 ],
            "D": [ 1890 ],
            "Z": [ 1891 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1892 ],
            "BLUT": [ 1891 ],
            "C0": [ 1893 ],
            "Z": [ 1894 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 1892 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:298.36-298.42|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1895 ],
            "B1": [ 1896 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1897 ],
            "COUT": [ 1898 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1899 ],
            "S1": [ 1900 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:298.36-298.42|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 1901 ],
            "B1": [ 1902 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1897 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1903 ],
            "S1": [ 1904 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1905 ],
            "B": [ 1904 ],
            "C": [ 1906 ],
            "D": [ 1907 ],
            "Z": [ 1908 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_B_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1902 ],
            "B": [ 1908 ],
            "C": [ 1909 ],
            "D": [ 1910 ],
            "Z": [ 1911 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1901 ],
            "B": [ 1912 ],
            "C": [ 1906 ],
            "D": [ 1907 ],
            "Z": [ 1913 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D_Z_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1901 ],
            "B": [ 1913 ],
            "C": [ 1909 ],
            "D": [ 1910 ],
            "Z": [ 1914 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D_Z_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1915 ],
            "B": [ 1916 ],
            "C": [ 1909 ],
            "D": [ 1910 ],
            "Z": [ 1917 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D_Z_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1918 ],
            "B": [ 1919 ],
            "C": [ 1909 ],
            "D": [ 1910 ],
            "Z": [ 1920 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D_Z_LUT4_B_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1921 ],
            "B": [ 1922 ],
            "C": [ 1909 ],
            "D": [ 1910 ],
            "Z": [ 1923 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D_Z_LUT4_B_Z_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1924 ],
            "B": [ 1925 ],
            "C": [ 1909 ],
            "D": [ 1910 ],
            "Z": [ 1926 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D_Z_LUT4_B_Z_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1927 ],
            "B": [ 1928 ],
            "C": [ 1909 ],
            "D": [ 1910 ],
            "Z": [ 1929 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D_Z_LUT4_B_Z_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1930 ],
            "B": [ 1931 ],
            "C": [ 1909 ],
            "D": [ 1910 ],
            "Z": [ 1932 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D_Z_LUT4_B_Z_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1896 ],
            "B": [ 1933 ],
            "C": [ 1909 ],
            "D": [ 1910 ],
            "Z": [ 1934 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D_Z_LUT4_B_Z_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1895 ],
            "B": [ 1935 ],
            "C": [ 1909 ],
            "D": [ 1910 ],
            "Z": [ 1936 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D_Z_LUT4_B_Z_LUT4_Z_7_B_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1937 ],
            "BLUT": [ 1938 ],
            "C0": [ 1906 ],
            "Z": [ 1935 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D_Z_LUT4_B_Z_LUT4_Z_7_B_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1939 ],
            "C": [ 1894 ],
            "D": [ 1940 ],
            "Z": [ 1937 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D_Z_LUT4_B_Z_LUT4_Z_7_B_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1899 ],
            "C": [ 1894 ],
            "D": [ 1940 ],
            "Z": [ 1938 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1894 ],
            "D": [ 1906 ],
            "Z": [ 1907 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:298.36-298.42|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1930 ],
            "B1": [ 1927 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1898 ],
            "COUT": [ 1941 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1942 ],
            "S1": [ 1943 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:298.36-298.42|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1924 ],
            "B1": [ 1921 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1941 ],
            "COUT": [ 1944 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1945 ],
            "S1": [ 1946 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:298.36-298.42|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1918 ],
            "B1": [ 1915 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1944 ],
            "COUT": [ 1947 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1948 ],
            "S1": [ 1949 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1894 ],
            "C": [ 1948 ],
            "D": [ 1950 ],
            "Z": [ 1951 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1952 ],
            "C": [ 1894 ],
            "D": [ 1950 ],
            "Z": [ 1953 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1953 ],
            "BLUT": [ 1951 ],
            "C0": [ 1906 ],
            "Z": [ 1919 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1954 ],
            "C": [ 1955 ],
            "D": [ 1956 ],
            "Z": [ 1950 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1894 ],
            "C": [ 1949 ],
            "D": [ 1957 ],
            "Z": [ 1958 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1959 ],
            "C": [ 1894 ],
            "D": [ 1957 ],
            "Z": [ 1960 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1961 ],
            "C": [ 1962 ],
            "D": [ 1956 ],
            "Z": [ 1957 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1894 ],
            "C": [ 1945 ],
            "D": [ 1963 ],
            "Z": [ 1964 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1965 ],
            "C": [ 1894 ],
            "D": [ 1963 ],
            "Z": [ 1966 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1966 ],
            "BLUT": [ 1964 ],
            "C0": [ 1906 ],
            "Z": [ 1925 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1967 ],
            "C": [ 1968 ],
            "D": [ 1956 ],
            "Z": [ 1963 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1894 ],
            "C": [ 1946 ],
            "D": [ 1969 ],
            "Z": [ 1970 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1971 ],
            "C": [ 1894 ],
            "D": [ 1969 ],
            "Z": [ 1972 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1972 ],
            "BLUT": [ 1970 ],
            "C0": [ 1906 ],
            "Z": [ 1922 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1973 ],
            "C": [ 1974 ],
            "D": [ 1956 ],
            "Z": [ 1969 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S0_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1894 ],
            "C": [ 1942 ],
            "D": [ 1975 ],
            "Z": [ 1976 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S0_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1977 ],
            "C": [ 1894 ],
            "D": [ 1975 ],
            "Z": [ 1978 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S0_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1978 ],
            "BLUT": [ 1976 ],
            "C0": [ 1906 ],
            "Z": [ 1931 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1954 ],
            "C": [ 1979 ],
            "D": [ 1956 ],
            "Z": [ 1975 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1894 ],
            "C": [ 1943 ],
            "D": [ 1980 ],
            "Z": [ 1981 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1982 ],
            "C": [ 1894 ],
            "D": [ 1980 ],
            "Z": [ 1983 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1983 ],
            "BLUT": [ 1981 ],
            "C0": [ 1906 ],
            "Z": [ 1928 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1984 ],
            "C": [ 1962 ],
            "D": [ 1956 ],
            "Z": [ 1980 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1894 ],
            "C": [ 1900 ],
            "D": [ 1985 ],
            "Z": [ 1986 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1987 ],
            "C": [ 1894 ],
            "D": [ 1985 ],
            "Z": [ 1988 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1988 ],
            "BLUT": [ 1986 ],
            "C0": [ 1906 ],
            "Z": [ 1933 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1989 ],
            "C": [ 1974 ],
            "D": [ 1956 ],
            "Z": [ 1985 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1967 ],
            "C": [ 1990 ],
            "D": [ 1956 ],
            "Z": [ 1940 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1991 ],
            "C": [ 1992 ],
            "D": [ 1993 ],
            "Z": [ 1906 ]
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1994 ],
            "B": [ 1995 ],
            "C": [ 1996 ],
            "D": [ 1997 ],
            "Z": [ 1956 ]
          }
        },
        "usb.ukp.cond_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1998 ],
            "CLK": [ 23 ],
            "DI": [ 1999 ],
            "LSR": [ 6 ],
            "Q": [ 1890 ]
          }
        },
        "usb.ukp.cond_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1961 ],
            "B": [ 1955 ],
            "C": [ 2000 ],
            "D": [ 2001 ],
            "Z": [ 1998 ]
          }
        },
        "usb.ukp.cond_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1992 ],
            "C": [ 2002 ],
            "D": [ 2003 ],
            "Z": [ 1999 ]
          }
        },
        "usb.ukp.cond_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1961 ],
            "B": [ 1955 ],
            "C": [ 1992 ],
            "D": [ 2001 ],
            "Z": [ 2004 ]
          }
        },
        "usb.ukp.cond_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1961 ],
            "C": [ 1955 ],
            "D": [ 1992 ],
            "Z": [ 2000 ]
          }
        },
        "usb.ukp.cond_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1961 ],
            "C": [ 1955 ],
            "D": [ 1992 ],
            "Z": [ 2005 ]
          }
        },
        "usb.ukp.cond_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1887 ],
            "C": [ 1888 ],
            "D": [ 2006 ],
            "Z": [ 2007 ]
          }
        },
        "usb.ukp.cond_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1973 ],
            "D": [ 1968 ],
            "Z": [ 1992 ]
          }
        },
        "usb.ukp.connected_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2008 ],
            "CLK": [ 23 ],
            "DI": [ 2009 ],
            "LSR": [ 6 ],
            "Q": [ 1584 ]
          }
        },
        "usb.ukp.connected_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1889 ],
            "B": [ 1893 ],
            "C": [ 2007 ],
            "D": [ 2000 ],
            "Z": [ 2008 ]
          }
        },
        "usb.ukp.connected_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1584 ],
            "Z": [ 2009 ]
          }
        },
        "usb.ukp.data_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2010 ],
            "CLK": [ 23 ],
            "DI": [ 2011 ],
            "LSR": [ "0" ],
            "Q": [ 2012 ]
          }
        },
        "usb.ukp.data_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2010 ],
            "CLK": [ 23 ],
            "DI": [ 2012 ],
            "LSR": [ "0" ],
            "Q": [ 2013 ]
          }
        },
        "usb.ukp.data_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2010 ],
            "CLK": [ 23 ],
            "DI": [ 2013 ],
            "LSR": [ "0" ],
            "Q": [ 2014 ]
          }
        },
        "usb.ukp.data_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2010 ],
            "CLK": [ 23 ],
            "DI": [ 2014 ],
            "LSR": [ "0" ],
            "Q": [ 2015 ]
          }
        },
        "usb.ukp.data_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2010 ],
            "CLK": [ 23 ],
            "DI": [ 2015 ],
            "LSR": [ "0" ],
            "Q": [ 2016 ]
          }
        },
        "usb.ukp.data_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2010 ],
            "CLK": [ 23 ],
            "DI": [ 2016 ],
            "LSR": [ "0" ],
            "Q": [ 2017 ]
          }
        },
        "usb.ukp.data_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2010 ],
            "CLK": [ 23 ],
            "DI": [ 2017 ],
            "LSR": [ "0" ],
            "Q": [ 2018 ]
          }
        },
        "usb.ukp.data_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2010 ],
            "CLK": [ 23 ],
            "DI": [ 2018 ],
            "LSR": [ "0" ],
            "Q": [ 2019 ]
          }
        },
        "usb.ukp.dmi_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 16 ],
            "LSR": [ "0" ],
            "Q": [ 2020 ]
          }
        },
        "usb.ukp.dmid_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2021 ],
            "C": [ 2022 ],
            "D": [ 2020 ],
            "Z": [ 2023 ]
          }
        },
        "usb.ukp.dmid_LUT4_C_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2024 ],
            "D": [ 2023 ],
            "Z": [ 2025 ]
          }
        },
        "usb.ukp.dmid_LUT4_C_Z_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2026 ],
            "B": [ 2027 ],
            "C": [ 2024 ],
            "D": [ 2023 ],
            "Z": [ 2028 ]
          }
        },
        "usb.ukp.dmid_LUT4_C_Z_LUT4_D_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2027 ],
            "C": [ 2024 ],
            "D": [ 2023 ],
            "Z": [ 2029 ]
          }
        },
        "usb.ukp.dmid_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2020 ],
            "LSR": [ "0" ],
            "Q": [ 2022 ]
          }
        },
        "usb.ukp.dmis_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2020 ],
            "D": [ 2030 ],
            "Z": [ 2011 ]
          }
        },
        "usb.ukp.dmis_LUT4_D_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2031 ],
            "C": [ 2032 ],
            "D": [ 2033 ],
            "Z": [ 2034 ]
          }
        },
        "usb.ukp.dmis_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2035 ],
            "CLK": [ 23 ],
            "DI": [ 2020 ],
            "LSR": [ "0" ],
            "Q": [ 2030 ]
          }
        },
        "usb.ukp.dmis_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2032 ],
            "D": [ 2033 ],
            "Z": [ 2035 ]
          }
        },
        "usb.ukp.dpi_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2036 ],
            "C": [ 2020 ],
            "D": [ 2037 ],
            "Z": [ 2038 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1813 ],
            "B": [ 1815 ],
            "C": [ 1817 ],
            "D": [ 2039 ],
            "Z": [ 2040 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2001 ],
            "D": [ 2032 ],
            "Z": [ 2037 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1819 ],
            "B": [ 1615 ],
            "C": [ 1822 ],
            "D": [ 1824 ],
            "Z": [ 2039 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_D_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2040 ],
            "BLUT": [ 2041 ],
            "C0": [ 2037 ],
            "Z": [ 2042 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_D_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2041 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_D_PFUMX_C0_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2031 ],
            "D": [ 2001 ],
            "Z": [ 2043 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1887 ],
            "B": [ 1888 ],
            "C": [ 1889 ],
            "D": [ 1893 ],
            "Z": [ 1993 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2044 ],
            "C": [ 2045 ],
            "D": [ 2006 ],
            "Z": [ 2046 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2047 ],
            "C": [ 2002 ],
            "D": [ 2037 ],
            "Z": [ 2048 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_LUT4_Z_2_B_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2049 ],
            "D": [ 2047 ],
            "Z": [ 2032 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_LUT4_Z_2_B_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2006 ],
            "D": [ 1993 ],
            "Z": [ 2001 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_LUT4_Z_2_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2026 ],
            "C": [ 2027 ],
            "D": [ 2024 ],
            "Z": [ 2049 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_LUT4_Z_2_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1961 ],
            "B": [ 1955 ],
            "C": [ 1973 ],
            "D": [ 1968 ],
            "Z": [ 2047 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_LUT4_Z_2_C_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2050 ],
            "BLUT": [ 2051 ],
            "C0": [ 2052 ],
            "Z": [ 2002 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_LUT4_Z_2_C_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2053 ],
            "B": [ 2054 ],
            "C": [ 2055 ],
            "D": [ 2056 ],
            "Z": [ 2050 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_LUT4_Z_2_C_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2051 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_LUT4_Z_2_C_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2057 ],
            "B": [ 2058 ],
            "C": [ 2059 ],
            "D": [ 2060 ],
            "Z": [ 2052 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2061 ],
            "BLUT": [ 2062 ],
            "C0": [ 2063 ],
            "Z": [ 2064 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2020 ],
            "C": [ 2031 ],
            "D": [ 2065 ],
            "Z": [ 2061 ]
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2020 ],
            "B": [ 2066 ],
            "C": [ 2031 ],
            "D": [ 2065 ],
            "Z": [ 2062 ]
          }
        },
        "usb.ukp.dpi_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 17 ],
            "LSR": [ "0" ],
            "Q": [ 2036 ]
          }
        },
        "usb.ukp.inst_ready_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2067 ],
            "BLUT": [ 2068 ],
            "C0": [ 2006 ],
            "Z": [ 2069 ]
          }
        },
        "usb.ukp.inst_ready_PFUMX_C0_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1887 ],
            "B": [ 1888 ],
            "C": [ 1889 ],
            "D": [ 1893 ],
            "Z": [ 2067 ]
          }
        },
        "usb.ukp.inst_ready_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2068 ]
          }
        },
        "usb.ukp.inst_ready_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1910 ],
            "LSR": [ 6 ],
            "Q": [ 2006 ]
          }
        },
        "usb.ukp.insth_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2033 ],
            "CLK": [ 23 ],
            "DI": [ 1961 ],
            "LSR": [ "0" ],
            "Q": [ 1994 ]
          }
        },
        "usb.ukp.insth_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2033 ],
            "CLK": [ 23 ],
            "DI": [ 1955 ],
            "LSR": [ "0" ],
            "Q": [ 1995 ]
          }
        },
        "usb.ukp.insth_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2033 ],
            "CLK": [ 23 ],
            "DI": [ 1973 ],
            "LSR": [ "0" ],
            "Q": [ 1996 ]
          }
        },
        "usb.ukp.insth_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2033 ],
            "CLK": [ 23 ],
            "DI": [ 1968 ],
            "LSR": [ "0" ],
            "Q": [ 1997 ]
          }
        },
        "usb.ukp.insth_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 6 ],
            "D": [ 2001 ],
            "Z": [ 2033 ]
          }
        },
        "usb.ukp.interval_CCU2C_B0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:346.43-346.55|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2070 ],
            "B1": [ 2071 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2072 ],
            "COUT": [ 2073 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2074 ],
            "S1": [ 2075 ]
          }
        },
        "usb.ukp.interval_CCU2C_B0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:346.43-346.55|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2076 ],
            "B1": [ 2077 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2078 ],
            "COUT": [ 2072 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2079 ],
            "S1": [ 2080 ]
          }
        },
        "usb.ukp.interval_CCU2C_B0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:346.43-346.55|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2081 ],
            "B1": [ 2082 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2083 ],
            "COUT": [ 2078 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2084 ],
            "S1": [ 2085 ]
          }
        },
        "usb.ukp.interval_CCU2C_B0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:346.43-346.55|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2086 ],
            "B1": [ 2087 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2088 ],
            "COUT": [ 2083 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2089 ],
            "S1": [ 2090 ]
          }
        },
        "usb.ukp.interval_CCU2C_B0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:346.43-346.55|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2091 ],
            "B1": [ 2092 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2093 ],
            "COUT": [ 2094 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2095 ],
            "S1": [ 2096 ]
          }
        },
        "usb.ukp.interval_CCU2C_B0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:346.43-346.55|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2097 ],
            "B1": [ 2098 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2073 ],
            "COUT": [ 2093 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2099 ],
            "S1": [ 2100 ]
          }
        },
        "usb.ukp.interval_CCU2C_B0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:346.43-346.55|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 2101 ],
            "B1": [ 2102 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 2088 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2103 ],
            "S1": [ 2104 ]
          }
        },
        "usb.ukp.interval_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 2101 ],
            "Z": [ 2105 ]
          }
        },
        "usb.ukp.interval_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2096 ],
            "LSR": [ 2106 ],
            "Q": [ 2092 ]
          }
        },
        "usb.ukp.interval_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2095 ],
            "LSR": [ 2106 ],
            "Q": [ 2091 ]
          }
        },
        "usb.ukp.interval_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2090 ],
            "LSR": [ 2106 ],
            "Q": [ 2087 ]
          }
        },
        "usb.ukp.interval_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2089 ],
            "LSR": [ 2106 ],
            "Q": [ 2086 ]
          }
        },
        "usb.ukp.interval_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2104 ],
            "LSR": [ 2106 ],
            "Q": [ 2102 ]
          }
        },
        "usb.ukp.interval_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2105 ],
            "LSR": [ 2106 ],
            "Q": [ 2101 ]
          }
        },
        "usb.ukp.interval_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2100 ],
            "LSR": [ 2106 ],
            "Q": [ 2098 ]
          }
        },
        "usb.ukp.interval_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2099 ],
            "LSR": [ 2106 ],
            "Q": [ 2097 ]
          }
        },
        "usb.ukp.interval_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2075 ],
            "LSR": [ 2106 ],
            "Q": [ 2071 ]
          }
        },
        "usb.ukp.interval_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2074 ],
            "LSR": [ 2106 ],
            "Q": [ 2070 ]
          }
        },
        "usb.ukp.interval_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2080 ],
            "LSR": [ 2106 ],
            "Q": [ 2077 ]
          }
        },
        "usb.ukp.interval_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2079 ],
            "LSR": [ 2106 ],
            "Q": [ 2076 ]
          }
        },
        "usb.ukp.interval_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2085 ],
            "LSR": [ 2106 ],
            "Q": [ 2082 ]
          }
        },
        "usb.ukp.interval_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2084 ],
            "LSR": [ 2106 ],
            "Q": [ 2081 ]
          }
        },
        "usb.ukp.lb4_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2107 ],
            "CLK": [ 23 ],
            "DI": [ 1961 ],
            "LSR": [ "0" ],
            "Q": [ 1962 ]
          }
        },
        "usb.ukp.lb4_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2107 ],
            "CLK": [ 23 ],
            "DI": [ 1955 ],
            "LSR": [ "0" ],
            "Q": [ 1954 ]
          }
        },
        "usb.ukp.lb4_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2107 ],
            "CLK": [ 23 ],
            "DI": [ 1973 ],
            "LSR": [ "0" ],
            "Q": [ 1974 ]
          }
        },
        "usb.ukp.lb4_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2107 ],
            "CLK": [ 23 ],
            "DI": [ 1968 ],
            "LSR": [ "0" ],
            "Q": [ 1967 ]
          }
        },
        "usb.ukp.lb4_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1889 ],
            "C": [ 1893 ],
            "D": [ 2108 ],
            "Z": [ 2107 ]
          }
        },
        "usb.ukp.lb4_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 1887 ],
            "C": [ 1888 ],
            "D": [ 2006 ],
            "Z": [ 2108 ]
          }
        },
        "usb.ukp.lb4w_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2109 ],
            "CLK": [ 23 ],
            "DI": [ 1961 ],
            "LSR": [ "0" ],
            "Q": [ 1984 ]
          }
        },
        "usb.ukp.lb4w_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2109 ],
            "CLK": [ 23 ],
            "DI": [ 1955 ],
            "LSR": [ "0" ],
            "Q": [ 1979 ]
          }
        },
        "usb.ukp.lb4w_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2109 ],
            "CLK": [ 23 ],
            "DI": [ 1973 ],
            "LSR": [ "0" ],
            "Q": [ 1989 ]
          }
        },
        "usb.ukp.lb4w_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2109 ],
            "CLK": [ 23 ],
            "DI": [ 1968 ],
            "LSR": [ "0" ],
            "Q": [ 1990 ]
          }
        },
        "usb.ukp.lb4w_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1889 ],
            "C": [ 1893 ],
            "D": [ 2110 ],
            "Z": [ 2109 ]
          }
        },
        "usb.ukp.lb4w_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 1887 ],
            "C": [ 1888 ],
            "D": [ 2006 ],
            "Z": [ 2110 ]
          }
        },
        "usb.ukp.mbit_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2044 ],
            "B": [ 2045 ],
            "C": [ 2000 ],
            "D": [ 2033 ],
            "Z": [ 2111 ]
          }
        },
        "usb.ukp.mbit_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2026 ],
            "B": [ 2027 ],
            "C": [ 2044 ],
            "D": [ 2045 ],
            "Z": [ 2112 ]
          }
        },
        "usb.ukp.mbit_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 2113 ],
            "LSR": [ 6 ],
            "Q": [ 2044 ]
          }
        },
        "usb.ukp.mbit_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 2114 ],
            "LSR": [ 6 ],
            "Q": [ 2045 ]
          }
        },
        "usb.ukp.mbit_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2044 ],
            "C": [ 2006 ],
            "D": [ 2115 ],
            "Z": [ 2113 ]
          }
        },
        "usb.ukp.mbit_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2045 ],
            "B": [ 2006 ],
            "C": [ 2115 ],
            "D": [ 2116 ],
            "Z": [ 2114 ]
          }
        },
        "usb.ukp.mbit_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2117 ],
            "C": [ 1993 ],
            "D": [ 2118 ],
            "Z": [ 2119 ]
          }
        },
        "usb.ukp.mbit_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2120 ],
            "C": [ 2121 ],
            "D": [ 2122 ],
            "Z": [ 2116 ]
          }
        },
        "usb.ukp.mbit_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1887 ],
            "B": [ 1888 ],
            "C": [ 1889 ],
            "D": [ 1893 ],
            "Z": [ 2117 ]
          }
        },
        "usb.ukp.mbit_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1961 ],
            "B": [ 1955 ],
            "C": [ 1973 ],
            "D": [ 1968 ],
            "Z": [ 2118 ]
          }
        },
        "usb.ukp.nak_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2123 ],
            "B": [ 2124 ],
            "C": [ 2125 ],
            "D": [ 2000 ],
            "Z": [ 2003 ]
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1991 ],
            "B": [ 2124 ],
            "C": [ 2001 ],
            "D": [ 2126 ],
            "Z": [ 2127 ]
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2128 ],
            "D": [ 2129 ],
            "Z": [ 2130 ]
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1961 ],
            "C": [ 1955 ],
            "D": [ 2124 ],
            "Z": [ 2066 ]
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1961 ],
            "C": [ 1955 ],
            "D": [ 2124 ],
            "Z": [ 2031 ]
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_D_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 6 ],
            "D": [ 2063 ],
            "Z": [ 2106 ]
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_D_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2131 ],
            "BLUT": [ 2132 ],
            "C0": [ 2133 ],
            "Z": [ 2063 ]
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2101 ],
            "B": [ 2134 ],
            "C": [ 2135 ],
            "D": [ 2136 ],
            "Z": [ 2131 ]
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2132 ]
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_D_Z_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 2098 ],
            "Z": [ 2134 ]
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_D_Z_PFUMX_Z_C0_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2070 ],
            "B": [ 2077 ],
            "C": [ 2076 ],
            "D": [ 2082 ],
            "Z": [ 2135 ]
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_D_Z_PFUMX_Z_C0_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2092 ],
            "B": [ 2091 ],
            "C": [ 2097 ],
            "D": [ 2071 ],
            "Z": [ 2136 ]
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_D_Z_PFUMX_Z_C0_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2081 ],
            "B": [ 2087 ],
            "C": [ 2086 ],
            "D": [ 2102 ],
            "Z": [ 2133 ]
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1973 ],
            "D": [ 1968 ],
            "Z": [ 2124 ]
          }
        },
        "usb.ukp.nak_LUT4_A_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1973 ],
            "B": [ 2020 ],
            "C": [ 1968 ],
            "D": [ 1584 ],
            "Z": [ 2125 ]
          }
        },
        "usb.ukp.nak_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 6 ],
            "C": [ 2123 ],
            "D": [ 2043 ],
            "Z": [ 2137 ]
          }
        },
        "usb.ukp.nak_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 2138 ],
            "LSR": [ "0" ],
            "Q": [ 2123 ]
          }
        },
        "usb.ukp.nak_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2139 ],
            "BLUT": [ 2137 ],
            "C0": [ 2042 ],
            "Z": [ 2138 ]
          }
        },
        "usb.ukp.nak_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 6 ],
            "D": [ 2020 ],
            "Z": [ 2139 ]
          }
        },
        "usb.ukp.nrzon_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1822 ],
            "B": [ 2140 ],
            "C": [ 1824 ],
            "D": [ 2141 ],
            "Z": [ 1616 ]
          }
        },
        "usb.ukp.nrzon_LUT4_B_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1813 ],
            "B": [ 2142 ],
            "C": [ 2143 ],
            "D": [ 2141 ],
            "Z": [ 2144 ]
          }
        },
        "usb.ukp.nrzon_LUT4_B_D_LUT4_D_B_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:344.18-344.27|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1817 ],
            "A1": [ 1815 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2145 ],
            "COUT": [ 2142 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2146 ],
            "S1": [ 2147 ]
          }
        },
        "usb.ukp.nrzon_LUT4_B_D_LUT4_D_B_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:344.18-344.27|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1615 ],
            "A1": [ 1819 ],
            "B0": [ "0" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2148 ],
            "COUT": [ 2145 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2149 ],
            "S1": [ 2150 ]
          }
        },
        "usb.ukp.nrzon_LUT4_B_D_LUT4_D_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:344.18-344.27|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1824 ],
            "A1": [ 1822 ],
            "B0": [ "1" ],
            "B1": [ "1" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 2148 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2151 ],
            "S1": [ 2152 ]
          }
        },
        "usb.ukp.nrzon_LUT4_B_D_LUT4_D_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 1615 ],
            "C": [ 1822 ],
            "D": [ 1824 ],
            "Z": [ 2143 ]
          }
        },
        "usb.ukp.nrzon_LUT4_B_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2026 ],
            "C": [ 2027 ],
            "D": [ 2024 ],
            "Z": [ 2141 ]
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2035 ],
            "CLK": [ 23 ],
            "DI": [ 2153 ],
            "LSR": [ "0" ],
            "Q": [ 2140 ]
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2153 ],
            "D": [ 2037 ],
            "Z": [ 2154 ]
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1824 ],
            "C": [ 2043 ],
            "D": [ 2154 ],
            "Z": [ 1823 ]
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110011000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1824 ],
            "B": [ 1822 ],
            "C": [ 2043 ],
            "D": [ 2154 ],
            "Z": [ 1821 ]
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1615 ],
            "B": [ 2155 ],
            "C": [ 2043 ],
            "D": [ 2154 ],
            "Z": [ 1820 ]
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_2_B_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:333.31-333.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1615 ],
            "B1": [ 1819 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2156 ],
            "COUT": [ 2157 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2155 ],
            "S1": [ 2158 ]
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_2_B_CCU2C_S0_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:333.31-333.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 1824 ],
            "B1": [ 1822 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 2156 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2159 ],
            "S1": [ 2160 ]
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1819 ],
            "B": [ 2158 ],
            "C": [ 2043 ],
            "D": [ 2154 ],
            "Z": [ 1818 ]
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1817 ],
            "B": [ 2161 ],
            "C": [ 2043 ],
            "D": [ 2154 ],
            "Z": [ 1816 ]
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_4_B_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:333.31-333.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1817 ],
            "B1": [ 1815 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2157 ],
            "COUT": [ 2162 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2161 ],
            "S1": [ 2163 ]
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1815 ],
            "B": [ 2163 ],
            "C": [ 2043 ],
            "D": [ 2154 ],
            "Z": [ 1814 ]
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1813 ],
            "B": [ 2164 ],
            "C": [ 2043 ],
            "D": [ 2154 ],
            "Z": [ 1812 ]
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_6_B_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:333.31-333.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1813 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2162 ],
            "COUT": [ 2165 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2164 ],
            "S1": [ 2166 ]
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 6 ],
            "D": [ 2154 ],
            "Z": [ 2010 ]
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2167 ],
            "C": [ 2168 ],
            "D": [ 2169 ],
            "Z": [ 2153 ]
          }
        },
        "usb.ukp.nrzrxct_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2034 ],
            "CLK": [ 23 ],
            "DI": [ 2170 ],
            "LSR": [ 2171 ],
            "Q": [ 2167 ]
          }
        },
        "usb.ukp.nrzrxct_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2034 ],
            "CLK": [ 23 ],
            "DI": [ 2172 ],
            "LSR": [ 2171 ],
            "Q": [ 2168 ]
          }
        },
        "usb.ukp.nrzrxct_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2034 ],
            "CLK": [ 23 ],
            "DI": [ 2173 ],
            "LSR": [ 2171 ],
            "Q": [ 2169 ]
          }
        },
        "usb.ukp.nrzrxct_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 2169 ],
            "Z": [ 2173 ]
          }
        },
        "usb.ukp.nrzrxct_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2168 ],
            "D": [ 2169 ],
            "Z": [ 2172 ]
          }
        },
        "usb.ukp.nrzrxct_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2167 ],
            "C": [ 2168 ],
            "D": [ 2169 ],
            "Z": [ 2170 ]
          }
        },
        "usb.ukp.nrzrxct_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2011 ],
            "C": [ 2037 ],
            "D": [ 2034 ],
            "Z": [ 2171 ]
          }
        },
        "usb.ukp.nrztxct_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2174 ],
            "CLK": [ 23 ],
            "DI": [ 2175 ],
            "LSR": [ "0" ],
            "Q": [ 2176 ]
          }
        },
        "usb.ukp.nrztxct_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2174 ],
            "CLK": [ 23 ],
            "DI": [ 2177 ],
            "LSR": [ "0" ],
            "Q": [ 2178 ]
          }
        },
        "usb.ukp.nrztxct_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2174 ],
            "CLK": [ 23 ],
            "DI": [ 2179 ],
            "LSR": [ "0" ],
            "Q": [ 2180 ]
          }
        },
        "usb.ukp.nrztxct_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 6 ],
            "D": [ 2121 ],
            "Z": [ 2174 ]
          }
        },
        "usb.ukp.nrztxct_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2176 ],
            "B": [ 2178 ],
            "C": [ 2180 ],
            "D": [ 2181 ],
            "Z": [ 2175 ]
          }
        },
        "usb.ukp.nrztxct_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2178 ],
            "C": [ 2180 ],
            "D": [ 2181 ],
            "Z": [ 2177 ]
          }
        },
        "usb.ukp.nrztxct_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2180 ],
            "D": [ 2181 ],
            "Z": [ 2179 ]
          }
        },
        "usb.ukp.pc_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1917 ],
            "LSR": [ 6 ],
            "Q": [ 1915 ]
          }
        },
        "usb.ukp.pc_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1920 ],
            "LSR": [ 6 ],
            "Q": [ 1918 ]
          }
        },
        "usb.ukp.pc_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1923 ],
            "LSR": [ 6 ],
            "Q": [ 1921 ]
          }
        },
        "usb.ukp.pc_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1926 ],
            "LSR": [ 6 ],
            "Q": [ 1924 ]
          }
        },
        "usb.ukp.pc_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1929 ],
            "LSR": [ 6 ],
            "Q": [ 1927 ]
          }
        },
        "usb.ukp.pc_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1932 ],
            "LSR": [ 6 ],
            "Q": [ 1930 ]
          }
        },
        "usb.ukp.pc_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1934 ],
            "LSR": [ 6 ],
            "Q": [ 1896 ]
          }
        },
        "usb.ukp.pc_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1936 ],
            "LSR": [ 6 ],
            "Q": [ 1895 ]
          }
        },
        "usb.ukp.pc_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1911 ],
            "LSR": [ 6 ],
            "Q": [ 1902 ]
          }
        },
        "usb.ukp.pc_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 1914 ],
            "LSR": [ 6 ],
            "Q": [ 1901 ]
          }
        },
        "usb.ukp.sadr_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2182 ],
            "LSR": [ "0" ],
            "Q": [ 2120 ]
          }
        },
        "usb.ukp.sadr_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2183 ],
            "LSR": [ "0" ],
            "Q": [ 2184 ]
          }
        },
        "usb.ukp.sadr_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2185 ],
            "LSR": [ "0" ],
            "Q": [ 2128 ]
          }
        },
        "usb.ukp.sadr_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2186 ],
            "LSR": [ "0" ],
            "Q": [ 2129 ]
          }
        },
        "usb.ukp.sadr_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2129 ],
            "C": [ 2126 ],
            "D": [ 2187 ],
            "Z": [ 2186 ]
          }
        },
        "usb.ukp.sadr_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101001100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2120 ],
            "B": [ 2122 ],
            "C": [ 2126 ],
            "D": [ 2187 ],
            "Z": [ 2182 ]
          }
        },
        "usb.ukp.sadr_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2128 ],
            "B": [ 2129 ],
            "C": [ 2126 ],
            "D": [ 2187 ],
            "Z": [ 2185 ]
          }
        },
        "usb.ukp.sadr_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2004 ],
            "D": [ 2127 ],
            "Z": [ 2187 ]
          }
        },
        "usb.ukp.sadr_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2188 ],
            "BLUT": [ 2189 ],
            "C0": [ 2127 ],
            "Z": [ 2183 ]
          }
        },
        "usb.ukp.sadr_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2184 ],
            "B": [ 2130 ],
            "C": [ 2126 ],
            "D": [ 2004 ],
            "Z": [ 2188 ]
          }
        },
        "usb.ukp.sadr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2184 ],
            "C": [ 2130 ],
            "D": [ 2126 ],
            "Z": [ 2189 ]
          }
        },
        "usb.ukp.save_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1810 ],
            "C": [ 1811 ],
            "D": [ 1805 ],
            "Z": [ 1794 ]
          }
        },
        "usb.ukp.save_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1810 ],
            "C": [ 1811 ],
            "D": [ 1805 ],
            "Z": [ 1781 ]
          }
        },
        "usb.ukp.save_LUT4_D_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1810 ],
            "C": [ 1811 ],
            "D": [ 1805 ],
            "Z": [ 1768 ]
          }
        },
        "usb.ukp.save_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2000 ],
            "LSR": [ 2190 ],
            "Q": [ 1805 ]
          }
        },
        "usb.ukp.save_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 1889 ],
            "C": [ 1893 ],
            "D": [ 2007 ],
            "Z": [ 2190 ]
          }
        },
        "usb.ukp.save_b_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2191 ],
            "C": [ 1955 ],
            "D": [ 2192 ],
            "Z": [ 1601 ]
          }
        },
        "usb.ukp.save_b_LUT4_B_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2193 ],
            "C": [ 1968 ],
            "D": [ 2192 ],
            "Z": [ 1603 ]
          }
        },
        "usb.ukp.save_b_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1973 ],
            "C": [ 2194 ],
            "D": [ 2192 ],
            "Z": [ 1602 ]
          }
        },
        "usb.ukp.save_b_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2192 ],
            "CLK": [ 23 ],
            "DI": [ 1955 ],
            "LSR": [ "0" ],
            "Q": [ 2191 ]
          }
        },
        "usb.ukp.save_b_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2192 ],
            "CLK": [ 23 ],
            "DI": [ 1973 ],
            "LSR": [ "0" ],
            "Q": [ 2194 ]
          }
        },
        "usb.ukp.save_b_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2192 ],
            "CLK": [ 23 ],
            "DI": [ 1968 ],
            "LSR": [ "0" ],
            "Q": [ 2193 ]
          }
        },
        "usb.ukp.save_b_TRELLIS_FF_Q_CE_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2195 ],
            "BLUT": [ 2196 ],
            "C0": [ 2000 ],
            "Z": [ 2192 ]
          }
        },
        "usb.ukp.save_b_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 1889 ],
            "C": [ 1893 ],
            "D": [ 2007 ],
            "Z": [ 2195 ]
          }
        },
        "usb.ukp.save_b_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2196 ]
          }
        },
        "usb.ukp.save_r_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2197 ],
            "CLK": [ 23 ],
            "DI": [ 1961 ],
            "LSR": [ "0" ],
            "Q": [ 1803 ]
          }
        },
        "usb.ukp.save_r_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2197 ],
            "CLK": [ 23 ],
            "DI": [ 1955 ],
            "LSR": [ "0" ],
            "Q": [ 1767 ]
          }
        },
        "usb.ukp.save_r_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2197 ],
            "CLK": [ 23 ],
            "DI": [ 1973 ],
            "LSR": [ "0" ],
            "Q": [ 1810 ]
          }
        },
        "usb.ukp.save_r_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2197 ],
            "CLK": [ 23 ],
            "DI": [ 1968 ],
            "LSR": [ "0" ],
            "Q": [ 1811 ]
          }
        },
        "usb.ukp.save_r_TRELLIS_FF_Q_CE_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2198 ],
            "BLUT": [ 2199 ],
            "C0": [ 2000 ],
            "Z": [ 2197 ]
          }
        },
        "usb.ukp.save_r_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 1889 ],
            "C": [ 1893 ],
            "D": [ 2007 ],
            "Z": [ 2198 ]
          }
        },
        "usb.ukp.save_r_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2199 ]
          }
        },
        "usb.ukp.sb_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2200 ],
            "CLK": [ 23 ],
            "DI": [ 1961 ],
            "LSR": [ "0" ],
            "Q": [ 2201 ]
          }
        },
        "usb.ukp.sb_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2200 ],
            "CLK": [ 23 ],
            "DI": [ 1955 ],
            "LSR": [ "0" ],
            "Q": [ 2202 ]
          }
        },
        "usb.ukp.sb_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2200 ],
            "CLK": [ 23 ],
            "DI": [ 1973 ],
            "LSR": [ "0" ],
            "Q": [ 2203 ]
          }
        },
        "usb.ukp.sb_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2200 ],
            "CLK": [ 23 ],
            "DI": [ 1968 ],
            "LSR": [ "0" ],
            "Q": [ 2204 ]
          }
        },
        "usb.ukp.sb_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2205 ],
            "CLK": [ 23 ],
            "DI": [ 1961 ],
            "LSR": [ "0" ],
            "Q": [ 2206 ]
          }
        },
        "usb.ukp.sb_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2205 ],
            "CLK": [ 23 ],
            "DI": [ 1955 ],
            "LSR": [ "0" ],
            "Q": [ 2207 ]
          }
        },
        "usb.ukp.sb_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2205 ],
            "CLK": [ 23 ],
            "DI": [ 1973 ],
            "LSR": [ "0" ],
            "Q": [ 2208 ]
          }
        },
        "usb.ukp.sb_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2205 ],
            "CLK": [ 23 ],
            "DI": [ 1968 ],
            "LSR": [ "0" ],
            "Q": [ 2209 ]
          }
        },
        "usb.ukp.sb_TRELLIS_FF_Q_7_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1889 ],
            "C": [ 1893 ],
            "D": [ 2110 ],
            "Z": [ 2205 ]
          }
        },
        "usb.ukp.sb_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 6 ],
            "C": [ 2006 ],
            "D": [ 2115 ],
            "Z": [ 2200 ]
          }
        },
        "usb.ukp.sb_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1961 ],
            "B": [ 1955 ],
            "C": [ 1973 ],
            "D": [ 1968 ],
            "Z": [ 2210 ]
          }
        },
        "usb.ukp.sb_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1887 ],
            "B": [ 1888 ],
            "C": [ 1889 ],
            "D": [ 1893 ],
            "Z": [ 2115 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 2211 ],
            "LSR": [ 6 ],
            "Q": [ 1887 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 2212 ],
            "LSR": [ 6 ],
            "Q": [ 1888 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 2213 ],
            "LSR": [ 6 ],
            "Q": [ 1889 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 23 ],
            "DI": [ 2214 ],
            "LSR": [ 6 ],
            "Q": [ 1893 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1889 ],
            "B": [ 2069 ],
            "C": [ 2116 ],
            "D": [ 2215 ],
            "Z": [ 2213 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1893 ],
            "B": [ 2069 ],
            "C": [ 2216 ],
            "D": [ 2116 ],
            "Z": [ 2214 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2006 ],
            "B": [ 2217 ],
            "C": [ 1993 ],
            "D": [ 2218 ],
            "Z": [ 2216 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001100101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1961 ],
            "B": [ 1955 ],
            "C": [ 1973 ],
            "D": [ 1968 ],
            "Z": [ 2218 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2006 ],
            "C": [ 2217 ],
            "D": [ 2219 ],
            "Z": [ 2215 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1888 ],
            "B": [ 1889 ],
            "C": [ 1893 ],
            "D": [ 2220 ],
            "Z": [ 2219 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1887 ],
            "B": [ 1888 ],
            "C": [ 1889 ],
            "D": [ 1893 ],
            "Z": [ 2217 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1993 ],
            "D": [ 2221 ],
            "Z": [ 2220 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110110011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1961 ],
            "B": [ 1955 ],
            "C": [ 1973 ],
            "D": [ 1968 ],
            "Z": [ 2221 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2222 ],
            "BLUT": [ 2223 ],
            "C0": [ 2116 ],
            "Z": [ 2211 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2224 ],
            "BLUT": [ 2225 ],
            "C0": [ 2116 ],
            "Z": [ 2212 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2224 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1887 ],
            "B": [ 1888 ],
            "C": [ 2006 ],
            "D": [ 2119 ],
            "Z": [ 2225 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2222 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1889 ],
            "B": [ 1887 ],
            "C": [ 2006 ],
            "D": [ 2226 ],
            "Z": [ 2223 ]
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2210 ],
            "B": [ 2115 ],
            "C": [ 1993 ],
            "D": [ 2069 ],
            "Z": [ 2226 ]
          }
        },
        "usb.ukp.timing_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2043 ],
            "CLK": [ 23 ],
            "DI": [ 2028 ],
            "LSR": [ 6 ],
            "Q": [ 2026 ]
          }
        },
        "usb.ukp.timing_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2043 ],
            "CLK": [ 23 ],
            "DI": [ 2029 ],
            "LSR": [ 6 ],
            "Q": [ 2027 ]
          }
        },
        "usb.ukp.timing_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:88.171-88.230"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2043 ],
            "CLK": [ 23 ],
            "DI": [ 2025 ],
            "LSR": [ 6 ],
            "Q": [ 2024 ]
          }
        },
        "usb.ukp.ug_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2021 ],
            "C": [ 2227 ],
            "D": [ 2228 ],
            "Z": [ 2181 ]
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2229 ],
            "CLK": [ 23 ],
            "DI": [ 2230 ],
            "LSR": [ 6 ],
            "Q": [ 2021 ]
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1973 ],
            "B": [ 1991 ],
            "C": [ 2121 ],
            "D": [ 2001 ],
            "Z": [ 2229 ]
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1973 ],
            "B": [ 1968 ],
            "C": [ 1991 ],
            "D": [ 2121 ],
            "Z": [ 2230 ]
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1961 ],
            "D": [ 1955 ],
            "Z": [ 1991 ]
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q_DI_LUT4_Z_C_PFUMX_C0": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2231 ],
            "BLUT": [ 2232 ],
            "C0": [ 1991 ],
            "Z": [ 2065 ]
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q_DI_LUT4_Z_C_PFUMX_C0_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2026 ],
            "B": [ 1973 ],
            "C": [ 2027 ],
            "D": [ 2024 ],
            "Z": [ 2231 ]
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q_DI_LUT4_Z_C_PFUMX_C0_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2232 ]
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2176 ],
            "B": [ 2178 ],
            "C": [ 2180 ],
            "D": [ 2121 ],
            "Z": [ 2126 ]
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2184 ],
            "D": [ 2130 ],
            "Z": [ 2122 ]
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2233 ],
            "BLUT": [ 2112 ],
            "C0": [ 2024 ],
            "Z": [ 2121 ]
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2233 ]
          }
        },
        "usb.ukp.ukpdat_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2144 ],
            "CLK": [ 23 ],
            "DI": [ 2012 ],
            "LSR": [ "0" ],
            "Q": [ 1607 ]
          }
        },
        "usb.ukp.ukpdat_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2144 ],
            "CLK": [ 23 ],
            "DI": [ 2013 ],
            "LSR": [ "0" ],
            "Q": [ 1606 ]
          }
        },
        "usb.ukp.ukpdat_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2144 ],
            "CLK": [ 23 ],
            "DI": [ 2014 ],
            "LSR": [ "0" ],
            "Q": [ 1605 ]
          }
        },
        "usb.ukp.ukpdat_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2144 ],
            "CLK": [ 23 ],
            "DI": [ 2015 ],
            "LSR": [ "0" ],
            "Q": [ 1604 ]
          }
        },
        "usb.ukp.ukpdat_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2144 ],
            "CLK": [ 23 ],
            "DI": [ 2016 ],
            "LSR": [ "0" ],
            "Q": [ 1589 ]
          }
        },
        "usb.ukp.ukpdat_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2144 ],
            "CLK": [ 23 ],
            "DI": [ 2017 ],
            "LSR": [ "0" ],
            "Q": [ 1588 ]
          }
        },
        "usb.ukp.ukpdat_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2144 ],
            "CLK": [ 23 ],
            "DI": [ 2018 ],
            "LSR": [ "0" ],
            "Q": [ 1587 ]
          }
        },
        "usb.ukp.ukpdat_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2144 ],
            "CLK": [ 23 ],
            "DI": [ 2019 ],
            "LSR": [ "0" ],
            "Q": [ 1586 ]
          }
        },
        "usb.ukp.ukprdy_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1613 ],
            "Z": [ 1758 ]
          }
        },
        "usb.ukp.ukprdy_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 2234 ],
            "LSR": [ "0" ],
            "Q": [ 1613 ]
          }
        },
        "usb.ukp.ukprdy_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000001011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1813 ],
            "B": [ 1613 ],
            "C": [ 2235 ],
            "D": [ 2038 ],
            "Z": [ 2234 ]
          }
        },
        "usb.ukp.ukprdy_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1815 ],
            "B": [ 1817 ],
            "C": [ 2021 ],
            "D": [ 2039 ],
            "Z": [ 2235 ]
          }
        },
        "usb.ukp.ukprdyd_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1613 ],
            "C": [ 2236 ],
            "D": [ 2043 ],
            "Z": [ 2237 ]
          }
        },
        "usb.ukp.ukprdyd_LUT4_C_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 1856 ],
            "C": [ 2238 ],
            "D": [ 2237 ],
            "Z": [ 1886 ]
          }
        },
        "usb.ukp.ukprdyd_LUT4_C_Z_LUT4_C_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1856 ],
            "C": [ 2238 ],
            "D": [ 2237 ],
            "Z": [ 1909 ]
          }
        },
        "usb.ukp.ukprdyd_LUT4_C_Z_LUT4_C_1_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2239 ],
            "BLUT": [ 2240 ],
            "C0": [ 2048 ],
            "Z": [ 1910 ]
          }
        },
        "usb.ukp.ukprdyd_LUT4_C_Z_LUT4_C_1_Z_PFUMX_Z_1": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 1960 ],
            "BLUT": [ 1958 ],
            "C0": [ 1906 ],
            "Z": [ 1916 ]
          }
        },
        "usb.ukp.ukprdyd_LUT4_C_Z_LUT4_C_1_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2046 ],
            "B": [ 1993 ],
            "C": [ 2064 ],
            "D": [ 2038 ],
            "Z": [ 2239 ]
          }
        },
        "usb.ukp.ukprdyd_LUT4_C_Z_LUT4_C_1_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2046 ],
            "C": [ 1993 ],
            "D": [ 2064 ],
            "Z": [ 2240 ]
          }
        },
        "usb.ukp.ukprdyd_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1855 ],
            "Z": [ 2238 ]
          }
        },
        "usb.ukp.ukprdyd_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "INV",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:36.102-36.164"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 6 ],
            "CLK": [ 23 ],
            "DI": [ 1613 ],
            "LSR": [ "0" ],
            "Q": [ 2236 ]
          }
        },
        "usb.ukp.ukprom": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "../../src/usb_hid_host.v:231.22-231.65",
            "hdlname": "usb ukp ukprom",
            "module": "usb_hid_host_rom",
            "module_src": "../../src/usb_hid_host_rom_random.v:1.1-9.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "usb.ukp.ukprom.mem.0.0": {
          "hide_name": 0,
          "type": "DP16KD",
          "parameters": {
            "ASYNC_RESET_RELEASE": "ASYNC",
            "CLKAMUX": "CLKA",
            "CLKBMUX": "CLKB",
            "CSDECODE_A": "0b000",
            "CSDECODE_B": "0b000",
            "DATA_WIDTH_A": "00000000000000000000000000000100",
            "DATA_WIDTH_B": "00000000000000000000000000010010",
            "GSR": "DISABLED",
            "INITVAL_00": "00010110111010111110000101010010111110100001100010100100010000011110001001011101000001111110101011100001110110000100010000011100001011000100000001111100110001000000001000000101011000000000110011111001000001101110011110100000011111000101100100011111011010000101000000100110000111110000001110001110100000010111011001011011",
            "INITVAL_01": "00000011001010001110000000100100111010000001010111101101001100011110011010011010000000111100010110000000000010100110010000011011100010010000000000000110101100100000000100101010101000001000010010111101000101011010111100000001000111101100011100011100000000010001000111011000011110110001111100101100001100000011111001110110",
            "INITVAL_02": "00001010010010001100000001010100110010010001110000100010001000001110100010000011000001111010100110100001001111000101001000010100010011111001000000111100011110000000001011001101100100001000110001100101000011011100001101110001010001101111001000001110001010110110000100111010001000110001110001001100101000011110010000101110",
            "INITVAL_03": "00001110000001101111000010100010101010010000010001100010010000010111100000011001000111000100101010000001010010100011101000001001110001110011000000010110000111000001110001001100101000011101000000011111000111100110011011110000000110001011110000011100110010110110000101111110001100000000101110100110010100010110000010010111",
            "INITVAL_04": "00000100100000011110000100111000111110110001110001001100101100011000000010001011000011110010000111010001010101000100111100011111100011011001000010101010001111010000100111000000011000011110001011111010000001000110111110010001110110101011011000010000001001001001000001101010101110100001100001001110101100011100000001100111",
            "INITVAL_05": "00001101100001000001000000111110101010000001110011101110100000001111000011010100000001001100010000100001001011101101000000010100000001010011000100111000100011110000100001000101110100000100111010010110000101111100100000010001100011001011000100000010100001011101000000101000010111000001101110000000010100001010110000111110",
            "INITVAL_06": "00000110001001101011000100100100110101100001111110001100111000001111100010011100000000010100011101110000101010001111010100001100011000111110000100001010101001110000001111001010101000011001111011001111000001110100111000010000110101001100000000011011010011101110000111011100011110000000000001101001110100001101100010101011",
            "INITVAL_07": "00001101100011011100000000111100101111000001010001000111110000010010010011001101000100110010010000000000100101001010000100011010100000001101000011011000111110100001101101001010011100001010100010111011000000101000111110000000001011000001100100010100111000001000000010001100011011110000011110001011011100011011010000100100",
            "INITVAL_08": "00010011101001101011000011001010000101010001100100101001110000001000010011010100000100111110000011110000110001000011101000000100110010100111000100001000010111100000110111101101010100001001001010000111000110110000110110110001000000001000111000001110001010101110000000000000010111110001110000000000110100010010101001000111",
            "INITVAL_09": "00011000010000100011000101101110010100100000001110001010011000010111000011000101000001010100001001110000010000101101111000010010111010010110000001001000100011110000011010100100001100000110001001001100000000001000010000010001001100100001101100011110111011000000000110000010010101000000111001100011010100001011011011100100",
            "INITVAL_0A": "00010000010011101111000000000000110100100001100000101010101100010100001001000110000111111010100100010001001110001011010000001110010010010010000000110000100000100001110101001000110000001111101010011000000010111000100101110000100001101001010100011100110011110011000010001110011101000001010011000101011100001111000010011100",
            "INITVAL_0B": "00011111010011000011000111011000110110100000101111001111000100000110011001110111000011011000011010110001100100000101101000010010111000101001000110111010101100000000111010101100101000000011001010101011000000011110000101110000011011000001000000010110010011011100000101101100001001010000101011100000011000001011000000000001",
            "INITVAL_0C": "00000110001001001101000011010110111101110001000101000010101000011011011000011000000010110000101101110000001000001000011000011011111010011000000000011010011110110000110000101100101100001100111001010001000001001010000100100000000111101011010000000110011001001111000010111110110001010001011100001010010100001011111011000001",
            "INITVAL_0D": "00011101010010111101000111111010000111000000101100100100011100000111011000000100000011000110001000000001001111000010001100010001010000010100000011000000010111110001001010000110100100010100110000110011000101000100010000010001000100101010010000000011111001111101000001001010100001010001110111100001110100011100010001110001",
            "INITVAL_0E": "00011100001011111110000010010000010010110001011011101110111000001111000011110010000001000110101001100001011101100000010100010001001011001011000110100010001110000001100111101100010000011100011011000111000000011000011000100000011110100101100000000001111010111101000001010110001101010001011101000111000100001111101001001000",
            "INITVAL_0F": "00010111111010111101000000110110101111010001111101101011000000000111100011000101000110100010101011000000110111100101111100010111010001100010000101010000001000110001010010100101111000001000111010010011000000101010000010000001101111001101101000000010010001101010000100101110011000110001010000001100110100010011001000001111",
            "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "REGMODE_A": "NOREG",
            "REGMODE_B": "NOREG",
            "RESETMODE": "ASYNC",
            "WRITEMODE_A": "READBEFOREWRITE",
            "WRITEMODE_B": "READBEFOREWRITE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v:131.3-249.2"
          },
          "port_directions": {
            "ADA0": "input",
            "ADA1": "input",
            "ADA10": "input",
            "ADA11": "input",
            "ADA12": "input",
            "ADA13": "input",
            "ADA2": "input",
            "ADA3": "input",
            "ADA4": "input",
            "ADA5": "input",
            "ADA6": "input",
            "ADA7": "input",
            "ADA8": "input",
            "ADA9": "input",
            "ADB0": "input",
            "ADB1": "input",
            "ADB10": "input",
            "ADB11": "input",
            "ADB12": "input",
            "ADB13": "input",
            "ADB2": "input",
            "ADB3": "input",
            "ADB4": "input",
            "ADB5": "input",
            "ADB6": "input",
            "ADB7": "input",
            "ADB8": "input",
            "ADB9": "input",
            "CEA": "input",
            "CEB": "input",
            "CLKA": "input",
            "CLKB": "input",
            "CSA0": "input",
            "CSA1": "input",
            "CSA2": "input",
            "CSB0": "input",
            "CSB1": "input",
            "CSB2": "input",
            "DIA0": "input",
            "DIA1": "input",
            "DIA10": "input",
            "DIA11": "input",
            "DIA12": "input",
            "DIA13": "input",
            "DIA14": "input",
            "DIA15": "input",
            "DIA16": "input",
            "DIA17": "input",
            "DIA2": "input",
            "DIA3": "input",
            "DIA4": "input",
            "DIA5": "input",
            "DIA6": "input",
            "DIA7": "input",
            "DIA8": "input",
            "DIA9": "input",
            "DIB0": "input",
            "DIB1": "input",
            "DIB10": "input",
            "DIB11": "input",
            "DIB12": "input",
            "DIB13": "input",
            "DIB14": "input",
            "DIB15": "input",
            "DIB16": "input",
            "DIB17": "input",
            "DIB2": "input",
            "DIB3": "input",
            "DIB4": "input",
            "DIB5": "input",
            "DIB6": "input",
            "DIB7": "input",
            "DIB8": "input",
            "DIB9": "input",
            "DOA0": "output",
            "DOA1": "output",
            "DOA10": "output",
            "DOA11": "output",
            "DOA12": "output",
            "DOA13": "output",
            "DOA14": "output",
            "DOA15": "output",
            "DOA16": "output",
            "DOA17": "output",
            "DOA2": "output",
            "DOA3": "output",
            "DOA4": "output",
            "DOA5": "output",
            "DOA6": "output",
            "DOA7": "output",
            "DOA8": "output",
            "DOA9": "output",
            "DOB0": "output",
            "DOB1": "output",
            "DOB10": "output",
            "DOB11": "output",
            "DOB12": "output",
            "DOB13": "output",
            "DOB14": "output",
            "DOB15": "output",
            "DOB16": "output",
            "DOB17": "output",
            "DOB2": "output",
            "DOB3": "output",
            "DOB4": "output",
            "DOB5": "output",
            "DOB6": "output",
            "DOB7": "output",
            "DOB8": "output",
            "DOB9": "output",
            "OCEA": "input",
            "OCEB": "input",
            "RSTA": "input",
            "RSTB": "input",
            "WEA": "input",
            "WEB": "input"
          },
          "connections": {
            "ADA0": [ "0" ],
            "ADA1": [ "0" ],
            "ADA10": [ 1918 ],
            "ADA11": [ 1915 ],
            "ADA12": [ "0" ],
            "ADA13": [ "0" ],
            "ADA2": [ 1901 ],
            "ADA3": [ 1902 ],
            "ADA4": [ 1895 ],
            "ADA5": [ 1896 ],
            "ADA6": [ 1930 ],
            "ADA7": [ 1927 ],
            "ADA8": [ 1924 ],
            "ADA9": [ 1921 ],
            "ADB0": [ "0" ],
            "ADB1": [ "0" ],
            "ADB10": [ "x" ],
            "ADB11": [ "x" ],
            "ADB12": [ "x" ],
            "ADB13": [ "x" ],
            "ADB2": [ "0" ],
            "ADB3": [ "0" ],
            "ADB4": [ "x" ],
            "ADB5": [ "x" ],
            "ADB6": [ "x" ],
            "ADB7": [ "x" ],
            "ADB8": [ "x" ],
            "ADB9": [ "x" ],
            "CEA": [ "1" ],
            "CEB": [ "0" ],
            "CLKA": [ 23 ],
            "CLKB": [ "0" ],
            "CSA0": [ "0" ],
            "CSA1": [ "0" ],
            "CSA2": [ "0" ],
            "CSB0": [ "0" ],
            "CSB1": [ "0" ],
            "CSB2": [ "0" ],
            "DIA0": [ "x" ],
            "DIA1": [ "x" ],
            "DIA10": [ "0" ],
            "DIA11": [ "0" ],
            "DIA12": [ "0" ],
            "DIA13": [ "0" ],
            "DIA14": [ "0" ],
            "DIA15": [ "0" ],
            "DIA16": [ "0" ],
            "DIA17": [ "0" ],
            "DIA2": [ "x" ],
            "DIA3": [ "x" ],
            "DIA4": [ "0" ],
            "DIA5": [ "0" ],
            "DIA6": [ "0" ],
            "DIA7": [ "0" ],
            "DIA8": [ "0" ],
            "DIA9": [ "0" ],
            "DIB0": [ "x" ],
            "DIB1": [ "x" ],
            "DIB10": [ "x" ],
            "DIB11": [ "x" ],
            "DIB12": [ "x" ],
            "DIB13": [ "x" ],
            "DIB14": [ "x" ],
            "DIB15": [ "x" ],
            "DIB16": [ "x" ],
            "DIB17": [ "x" ],
            "DIB2": [ "x" ],
            "DIB3": [ "x" ],
            "DIB4": [ "x" ],
            "DIB5": [ "x" ],
            "DIB6": [ "x" ],
            "DIB7": [ "x" ],
            "DIB8": [ "x" ],
            "DIB9": [ "x" ],
            "DOA0": [ 1968 ],
            "DOA1": [ 1973 ],
            "DOA10": [ 2241 ],
            "DOA11": [ 2242 ],
            "DOA12": [ 2243 ],
            "DOA13": [ 2244 ],
            "DOA14": [ 2245 ],
            "DOA15": [ 2246 ],
            "DOA16": [ 2247 ],
            "DOA17": [ 2248 ],
            "DOA2": [ 1955 ],
            "DOA3": [ 1961 ],
            "DOA4": [ 2249 ],
            "DOA5": [ 2250 ],
            "DOA6": [ 2251 ],
            "DOA7": [ 2252 ],
            "DOA8": [ 2253 ],
            "DOA9": [ 2254 ],
            "DOB0": [ 2255 ],
            "DOB1": [ 2256 ],
            "DOB10": [ 2257 ],
            "DOB11": [ 2258 ],
            "DOB12": [ 2259 ],
            "DOB13": [ 2260 ],
            "DOB14": [ 2261 ],
            "DOB15": [ 2262 ],
            "DOB16": [ 2263 ],
            "DOB17": [ 2264 ],
            "DOB2": [ 2265 ],
            "DOB3": [ 2266 ],
            "DOB4": [ 2267 ],
            "DOB5": [ 2268 ],
            "DOB6": [ 2269 ],
            "DOB7": [ 2270 ],
            "DOB8": [ 2271 ],
            "DOB9": [ 2272 ],
            "OCEA": [ "1" ],
            "OCEB": [ "1" ],
            "RSTA": [ "0" ],
            "RSTB": [ "0" ],
            "WEA": [ "0" ],
            "WEB": [ "0" ]
          }
        },
        "usb.ukp.um_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2273 ],
            "CLK": [ 23 ],
            "DI": [ 2274 ],
            "LSR": [ 2275 ],
            "Q": [ 2276 ]
          }
        },
        "usb.ukp.um_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2174 ],
            "D": [ 2277 ],
            "Z": [ 2273 ]
          }
        },
        "usb.ukp.um_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1973 ],
            "B": [ 1968 ],
            "C": [ 1991 ],
            "D": [ 2033 ],
            "Z": [ 2277 ]
          }
        },
        "usb.ukp.um_TRELLIS_FF_Q_LSR_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2121 ],
            "D": [ 2277 ],
            "Z": [ 2275 ]
          }
        },
        "usb.ukp.up_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010010111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2278 ],
            "B": [ 2279 ],
            "C": [ 2280 ],
            "D": [ 2281 ],
            "Z": [ 2274 ]
          }
        },
        "usb.ukp.up_LUT4_A_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1994 ],
            "B": [ 1995 ],
            "C": [ 1996 ],
            "D": [ 1997 ],
            "Z": [ 2279 ]
          }
        },
        "usb.ukp.up_LUT4_A_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2184 ],
            "B": [ 2282 ],
            "C": [ 2283 ],
            "D": [ 2284 ],
            "Z": [ 2280 ]
          }
        },
        "usb.ukp.up_LUT4_A_C_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2176 ],
            "B": [ 2178 ],
            "C": [ 2180 ],
            "D": [ 2228 ],
            "Z": [ 2281 ]
          }
        },
        "usb.ukp.up_LUT4_A_C_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2176 ],
            "C": [ 2178 ],
            "D": [ 2279 ],
            "Z": [ 2227 ]
          }
        },
        "usb.ukp.up_LUT4_A_C_LUT4_Z_1_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2184 ],
            "B": [ 2285 ],
            "C": [ 2286 ],
            "D": [ 2287 ],
            "Z": [ 2228 ]
          }
        },
        "usb.ukp.up_LUT4_A_C_LUT4_Z_1_D_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2201 ],
            "B": [ 2202 ],
            "C": [ 2128 ],
            "D": [ 2129 ],
            "Z": [ 2285 ]
          }
        },
        "usb.ukp.up_LUT4_A_C_LUT4_Z_1_D_LUT4_Z_1_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2203 ],
            "B": [ 2204 ],
            "C": [ 2128 ],
            "D": [ 2129 ],
            "Z": [ 2286 ]
          }
        },
        "usb.ukp.up_LUT4_A_C_LUT4_Z_1_D_LUT4_Z_1_B_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2207 ],
            "B": [ 2128 ],
            "C": [ 2129 ],
            "D": [ 2288 ],
            "Z": [ 2287 ]
          }
        },
        "usb.ukp.up_LUT4_A_C_LUT4_Z_1_D_LUT4_Z_1_B_LUT4_Z_2_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2206 ],
            "B": [ 2184 ],
            "C": [ 2130 ],
            "D": [ 2289 ],
            "Z": [ 2288 ]
          }
        },
        "usb.ukp.up_LUT4_A_C_LUT4_Z_1_D_LUT4_Z_1_B_LUT4_Z_2_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100100000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2208 ],
            "B": [ 2128 ],
            "C": [ 2129 ],
            "D": [ 2209 ],
            "Z": [ 2289 ]
          }
        },
        "usb.ukp.up_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2278 ],
            "C": [ 2279 ],
            "D": [ 2284 ],
            "Z": [ 2290 ]
          }
        },
        "usb.ukp.up_LUT4_B_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2208 ],
            "B": [ 2128 ],
            "C": [ 2129 ],
            "D": [ 2209 ],
            "Z": [ 2282 ]
          }
        },
        "usb.ukp.up_LUT4_B_D_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2206 ],
            "B": [ 2207 ],
            "C": [ 2128 ],
            "D": [ 2129 ],
            "Z": [ 2283 ]
          }
        },
        "usb.ukp.up_LUT4_B_D_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2291 ],
            "BLUT": [ 2292 ],
            "C0": [ 2293 ],
            "Z": [ 2284 ]
          }
        },
        "usb.ukp.up_LUT4_B_D_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2203 ],
            "B": [ 2204 ],
            "C": [ 2128 ],
            "D": [ 2129 ],
            "Z": [ 2291 ]
          }
        },
        "usb.ukp.up_LUT4_B_D_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2203 ],
            "B": [ 2204 ],
            "C": [ 2128 ],
            "D": [ 2129 ],
            "Z": [ 2292 ]
          }
        },
        "usb.ukp.up_LUT4_B_D_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2201 ],
            "C": [ 2202 ],
            "D": [ 2129 ],
            "Z": [ 2293 ]
          }
        },
        "usb.ukp.up_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2294 ],
            "CLK": [ 23 ],
            "DI": [ 2290 ],
            "LSR": [ 2275 ],
            "Q": [ 2278 ]
          }
        },
        "usb.ukp.up_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 2279 ],
            "B": [ 2126 ],
            "C": [ 2228 ],
            "D": [ 2273 ],
            "Z": [ 2294 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2295 ],
            "CLK": [ 23 ],
            "DI": [ 2296 ],
            "LSR": [ "0" ],
            "Q": [ 2053 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2295 ],
            "CLK": [ 23 ],
            "DI": [ 2297 ],
            "LSR": [ "0" ],
            "Q": [ 2054 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2295 ],
            "CLK": [ 23 ],
            "DI": [ 2298 ],
            "LSR": [ "0" ],
            "Q": [ 2055 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2295 ],
            "CLK": [ 23 ],
            "DI": [ 2299 ],
            "LSR": [ "0" ],
            "Q": [ 2056 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2300 ],
            "CLK": [ 23 ],
            "DI": [ 2301 ],
            "LSR": [ "0" ],
            "Q": [ 2057 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2300 ],
            "CLK": [ 23 ],
            "DI": [ 2302 ],
            "LSR": [ "0" ],
            "Q": [ 2058 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2300 ],
            "CLK": [ 23 ],
            "DI": [ 2303 ],
            "LSR": [ "0" ],
            "Q": [ 2059 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2300 ],
            "CLK": [ 23 ],
            "DI": [ 2304 ],
            "LSR": [ "0" ],
            "Q": [ 2060 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1889 ],
            "D": [ 2305 ],
            "Z": [ 2300 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1973 ],
            "C": [ 2306 ],
            "D": [ 2307 ],
            "Z": [ 2303 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1955 ],
            "C": [ 2307 ],
            "D": [ 2308 ],
            "Z": [ 2302 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7_DI_LUT4_Z_1_D_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:259.64-259.73|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2058 ],
            "A1": [ 2057 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2309 ],
            "COUT": [ 2310 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2308 ],
            "S1": [ 2311 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1961 ],
            "C": [ 2307 ],
            "D": [ 2311 ],
            "Z": [ 2301 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7_DI_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1968 ],
            "C": [ 2060 ],
            "D": [ 2307 ],
            "Z": [ 2304 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7_DI_LUT4_Z_C_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:259.64-259.73|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2060 ],
            "A1": [ 2059 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 2309 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2312 ],
            "S1": [ 2306 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1887 ],
            "B": [ 1888 ],
            "C": [ 1889 ],
            "D": [ 1893 ],
            "Z": [ 2307 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1893 ],
            "D": [ 2305 ],
            "Z": [ 2295 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1993 ],
            "B": [ 2108 ],
            "C": [ 2005 ],
            "D": [ 2037 ],
            "Z": [ 2305 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1973 ],
            "C": [ 2313 ],
            "D": [ 2314 ],
            "Z": [ 2298 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1955 ],
            "C": [ 2313 ],
            "D": [ 2315 ],
            "Z": [ 2297 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:259.64-259.73|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2054 ],
            "A1": [ 2053 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2316 ],
            "COUT": [ 2317 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2315 ],
            "S1": [ 2318 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1961 ],
            "C": [ 2313 ],
            "D": [ 2318 ],
            "Z": [ 2296 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_DI_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1968 ],
            "C": [ 2313 ],
            "D": [ 2319 ],
            "Z": [ 2299 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:259.64-259.73|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2056 ],
            "A1": [ 2055 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2310 ],
            "COUT": [ 2316 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2319 ],
            "S1": [ 2314 ]
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1_S0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1887 ],
            "B": [ 1888 ],
            "C": [ 1889 ],
            "D": [ 1893 ],
            "Z": [ 2313 ]
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2111 ],
            "CLK": [ 23 ],
            "DI": [ 2320 ],
            "LSR": [ "0" ],
            "Q": [ 1959 ]
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2111 ],
            "CLK": [ 23 ],
            "DI": [ 2321 ],
            "LSR": [ "0" ],
            "Q": [ 1952 ]
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2111 ],
            "CLK": [ 23 ],
            "DI": [ 2322 ],
            "LSR": [ "0" ],
            "Q": [ 1971 ]
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2111 ],
            "CLK": [ 23 ],
            "DI": [ 2323 ],
            "LSR": [ "0" ],
            "Q": [ 1965 ]
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2111 ],
            "CLK": [ 23 ],
            "DI": [ 2324 ],
            "LSR": [ "0" ],
            "Q": [ 1982 ]
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2111 ],
            "CLK": [ 23 ],
            "DI": [ 2325 ],
            "LSR": [ "0" ],
            "Q": [ 1977 ]
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2111 ],
            "CLK": [ 23 ],
            "DI": [ 2326 ],
            "LSR": [ "0" ],
            "Q": [ 1987 ]
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2111 ],
            "CLK": [ 23 ],
            "DI": [ 2327 ],
            "LSR": [ "0" ],
            "Q": [ 1939 ]
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2111 ],
            "CLK": [ 23 ],
            "DI": [ 1902 ],
            "LSR": [ "0" ],
            "Q": [ 1905 ]
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:233.5-359.8|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2111 ],
            "CLK": [ 23 ],
            "DI": [ 1901 ],
            "LSR": [ "0" ],
            "Q": [ 1912 ]
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_DI_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:290.38-290.44|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1918 ],
            "B1": [ 1915 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2328 ],
            "COUT": [ 2329 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2321 ],
            "S1": [ 2320 ]
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_DI_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:290.38-290.44|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1924 ],
            "B1": [ 1921 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2330 ],
            "COUT": [ 2328 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2323 ],
            "S1": [ 2322 ]
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_DI_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:290.38-290.44|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1930 ],
            "B1": [ 1927 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2331 ],
            "COUT": [ 2330 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2325 ],
            "S1": [ 2324 ]
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_DI_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:290.38-290.44|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 1895 ],
            "B1": [ 1896 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 2331 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2332 ],
            "S1": [ 2326 ]
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 1895 ],
            "Z": [ 2327 ]
          }
        },
        "usb.valid_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001110101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1598 ],
            "B": [ 2333 ],
            "C": [ 1621 ],
            "D": [ 1647 ],
            "Z": [ 1644 ]
          }
        },
        "usb.valid_LUT4_B_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1759 ],
            "D": [ 1599 ],
            "Z": [ 1621 ]
          }
        },
        "usb.valid_LUT4_B_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1759 ],
            "B": [ 1599 ],
            "C": [ 1598 ],
            "D": [ 1597 ],
            "Z": [ 1647 ]
          }
        },
        "usb.valid_LUT4_B_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1607 ],
            "C": [ 1606 ],
            "D": [ 1647 ],
            "Z": [ 1642 ]
          }
        },
        "usb.valid_LUT4_B_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1648 ],
            "D": [ 1649 ],
            "Z": [ 1645 ]
          }
        },
        "usb.valid_LUT4_B_Z_LUT4_Z_1_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 840 ],
            "C": [ 1648 ],
            "D": [ 1600 ],
            "Z": [ 2334 ]
          }
        },
        "usb.valid_LUT4_B_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 791 ],
            "B": [ 1587 ],
            "C": [ 49 ],
            "D": [ 2334 ],
            "Z": [ 1747 ]
          }
        },
        "usb.valid_LUT4_B_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 783 ],
            "B": [ 1588 ],
            "C": [ 49 ],
            "D": [ 2334 ],
            "Z": [ 1746 ]
          }
        },
        "usb.valid_LUT4_B_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_D_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1589 ],
            "B": [ 784 ],
            "C": [ 49 ],
            "D": [ 2334 ],
            "Z": [ 1745 ]
          }
        },
        "usb.valid_LUT4_B_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_D_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 776 ],
            "B": [ 1604 ],
            "C": [ 49 ],
            "D": [ 2334 ],
            "Z": [ 1744 ]
          }
        },
        "usb.valid_LUT4_B_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_D_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1605 ],
            "B": [ 777 ],
            "C": [ 49 ],
            "D": [ 2334 ],
            "Z": [ 1743 ]
          }
        },
        "usb.valid_LUT4_B_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_D_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 768 ],
            "B": [ 1606 ],
            "C": [ 49 ],
            "D": [ 2334 ],
            "Z": [ 1742 ]
          }
        },
        "usb.valid_LUT4_B_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_D_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1607 ],
            "B": [ 769 ],
            "C": [ 49 ],
            "D": [ 2334 ],
            "Z": [ 1741 ]
          }
        },
        "usb.valid_LUT4_B_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_D_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 790 ],
            "B": [ 1586 ],
            "C": [ 49 ],
            "D": [ 2334 ],
            "Z": [ 1748 ]
          }
        },
        "usb.valid_LUT4_B_Z_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1598 ],
            "C": [ 1597 ],
            "D": [ 1621 ],
            "Z": [ 1648 ]
          }
        },
        "usb.valid_LUT4_B_Z_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1587 ],
            "B": [ 1586 ],
            "C": [ 1646 ],
            "D": [ 1655 ],
            "Z": [ 1649 ]
          }
        },
        "usb.valid_LUT4_B_Z_PFUMX_Z": {
          "hide_name": 0,
          "type": "PFUMX",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:138.19-138.63"
          },
          "port_directions": {
            "ALUT": "input",
            "BLUT": "input",
            "C0": "input",
            "Z": "output"
          },
          "connections": {
            "ALUT": [ 2335 ],
            "BLUT": [ 2336 ],
            "C0": [ 2337 ],
            "Z": [ 1643 ]
          }
        },
        "usb.valid_LUT4_B_Z_PFUMX_Z_ALUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:136.39-137.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1605 ],
            "B": [ 1604 ],
            "C": [ 1589 ],
            "D": [ 1588 ],
            "Z": [ 2335 ]
          }
        },
        "usb.valid_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:134.39-135.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ "0" ],
            "Z": [ 2336 ]
          }
        },
        "usb.valid_LUT4_B_Z_PFUMX_Z_C0_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1607 ],
            "B": [ 1606 ],
            "C": [ 1587 ],
            "D": [ 1586 ],
            "Z": [ 2337 ]
          }
        },
        "usb.valid_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1598 ],
            "B": [ 1597 ],
            "C": [ 2333 ],
            "D": [ 1621 ],
            "Z": [ 1657 ]
          }
        },
        "usb.valid_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1607 ],
            "C": [ 1606 ],
            "D": [ 1654 ],
            "Z": [ 1658 ]
          }
        },
        "usb.valid_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 2338 ],
            "D": [ 1727 ],
            "Z": [ 1639 ]
          }
        },
        "usb.valid_LUT4_C_Z_LUT4_Z_1_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1598 ],
            "C": [ 1597 ],
            "D": [ 1621 ],
            "Z": [ 1727 ]
          }
        },
        "usb.valid_LUT4_C_Z_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1598 ],
            "C": [ 1597 ],
            "D": [ 1621 ],
            "Z": [ 1654 ]
          }
        },
        "usb.valid_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:124.33-125.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1759 ],
            "C": [ 1599 ],
            "D": [ 2333 ],
            "Z": [ 1660 ]
          }
        },
        "usb.valid_LUT4_D_Z_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 1598 ],
            "B": [ 1597 ],
            "C": [ 1660 ],
            "D": [ 1641 ],
            "Z": [ 1622 ]
          }
        },
        "usb.valid_LUT4_D_Z_LUT4_C_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 50 ],
            "D": [ 1600 ],
            "Z": [ 1641 ]
          }
        },
        "usb.valid_LUT4_D_Z_LUT4_C_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 13 ],
            "D": [ 12 ],
            "Z": [ 50 ]
          }
        },
        "usb.valid_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:69.1-146.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:56.101-56.163"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2339 ],
            "CLK": [ 23 ],
            "DI": [ 2338 ],
            "LSR": [ "0" ],
            "Q": [ 2333 ]
          }
        },
        "usb.valid_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1727 ],
            "D": [ 1641 ],
            "Z": [ 2339 ]
          }
        },
        "usb.valid_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 1587 ],
            "D": [ 1586 ],
            "Z": [ 2338 ]
          }
        },
        "usb_fpga_bd_dn_$_TBUF__Y": {
          "hide_name": 0,
          "type": "$_TBUF_",
          "parameters": {
          },
          "attributes": {
            "src": "../../src/usb_hid_host.v:362.21-362.35"
          },
          "port_directions": {
            "A": "input",
            "E": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2276 ],
            "E": [ 2021 ],
            "Y": [ 16 ]
          }
        },
        "usb_fpga_bd_dp_$_TBUF__Y": {
          "hide_name": 0,
          "type": "$_TBUF_",
          "parameters": {
          },
          "attributes": {
            "src": "../../src/usb_hid_host.v:361.21-361.35"
          },
          "port_directions": {
            "A": "input",
            "E": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2278 ],
            "E": [ 2021 ],
            "Y": [ 17 ]
          }
        }
      },
      "netnames": {
        "btn": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "top.v:14.17-14.20"
          }
        },
        "clk_25mhz": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "top.v:7.11-7.20"
          }
        },
        "clk_60mhz": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "top.v:29.6-29.15"
          }
        },
        "clk_locked": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "top.v:66.13-66.23",
            "unused_bits": "0 "
          }
        },
        "clk_usb": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "top.v:30.6-30.13"
          }
        },
        "clocks1": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21 ],
          "attributes": {
            "src": "top.v:28.12-28.19",
            "unused_bits": "1 2 3"
          }
        },
        "clocks2": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26 ],
          "attributes": {
            "src": "top.v:28.21-28.28",
            "unused_bits": "1 2 3"
          }
        },
        "ecp5pll_inst_1.CLKOP": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "hdlname": "ecp5pll_inst_1 CLKOP",
            "src": "ecp5pll.sv:198.8-198.13"
          }
        },
        "ecp5pll_inst_1.PHASESEL_HW": {
          "hide_name": 0,
          "bits": [ "1", "0" ],
          "attributes": {
            "hdlname": "ecp5pll_inst_1 PHASESEL_HW",
            "src": "ecp5pll.sv:197.14-197.25"
          }
        },
        "ecp5pll_inst_1.clk_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "ecp5pll_inst_1 clk_i",
            "src": "ecp5pll.sv:31.16-31.21"
          }
        },
        "ecp5pll_inst_1.clk_o": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21 ],
          "attributes": {
            "hdlname": "ecp5pll_inst_1 clk_o",
            "src": "ecp5pll.sv:32.16-32.21",
            "unused_bits": "1 2 3"
          }
        },
        "ecp5pll_inst_1.locked": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "hdlname": "ecp5pll_inst_1 locked",
            "src": "ecp5pll.sv:37.16-37.22",
            "unused_bits": "0 "
          }
        },
        "ecp5pll_inst_1.phasedir": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "ecp5pll_inst_1 phasedir",
            "src": "ecp5pll.sv:36.16-36.24"
          }
        },
        "ecp5pll_inst_1.phaseloadreg": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "ecp5pll_inst_1 phaseloadreg",
            "src": "ecp5pll.sv:36.37-36.49"
          }
        },
        "ecp5pll_inst_1.phasesel": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "ecp5pll_inst_1 phasesel",
            "src": "ecp5pll.sv:35.16-35.24"
          }
        },
        "ecp5pll_inst_1.phasestep": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "ecp5pll_inst_1 phasestep",
            "src": "ecp5pll.sv:36.26-36.35"
          }
        },
        "ecp5pll_inst_2.CLKOP": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "hdlname": "ecp5pll_inst_2 CLKOP",
            "src": "ecp5pll.sv:198.8-198.13"
          }
        },
        "ecp5pll_inst_2.PHASESEL_HW": {
          "hide_name": 0,
          "bits": [ "1", "0" ],
          "attributes": {
            "hdlname": "ecp5pll_inst_2 PHASESEL_HW",
            "src": "ecp5pll.sv:197.14-197.25"
          }
        },
        "ecp5pll_inst_2.clk_i": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "hdlname": "ecp5pll_inst_2 clk_i",
            "src": "ecp5pll.sv:31.16-31.21"
          }
        },
        "ecp5pll_inst_2.clk_o": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26 ],
          "attributes": {
            "hdlname": "ecp5pll_inst_2 clk_o",
            "src": "ecp5pll.sv:32.16-32.21",
            "unused_bits": "1 2 3"
          }
        },
        "ecp5pll_inst_2.locked": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "hdlname": "ecp5pll_inst_2 locked",
            "src": "ecp5pll.sv:37.16-37.22",
            "unused_bits": "0 "
          }
        },
        "ecp5pll_inst_2.phasedir": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "ecp5pll_inst_2 phasedir",
            "src": "ecp5pll.sv:36.16-36.24"
          }
        },
        "ecp5pll_inst_2.phaseloadreg": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "ecp5pll_inst_2 phaseloadreg",
            "src": "ecp5pll.sv:36.37-36.49"
          }
        },
        "ecp5pll_inst_2.phasesel": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "ecp5pll_inst_2 phasesel",
            "src": "ecp5pll.sv:35.16-35.24"
          }
        },
        "ecp5pll_inst_2.phasestep": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "ecp5pll_inst_2 phasestep",
            "src": "ecp5pll.sv:36.26-36.35"
          }
        },
        "ftdi_rxd": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "top.v:11.12-11.20"
          }
        },
        "ftdi_txd": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "top.v:10.11-10.19"
          }
        },
        "game_a": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "top.v:36.62-36.68"
          }
        },
        "game_b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "top.v:36.70-36.76"
          }
        },
        "game_d": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "top.v:36.54-36.60"
          }
        },
        "game_l": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "top.v:36.30-36.36"
          }
        },
        "game_r": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "top.v:36.38-36.44"
          }
        },
        "game_sel": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "top.v:37.6-37.14"
          }
        },
        "game_sta": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "top.v:37.16-37.24"
          }
        },
        "game_u": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "top.v:36.46-36.52"
          }
        },
        "game_x": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "top.v:36.78-36.84"
          }
        },
        "game_y": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "top.v:36.86-36.92"
          }
        },
        "key1": {
          "hide_name": 0,
          "bits": [ 66, 64, 62, 60, 58, 56, 54, 52 ],
          "attributes": {
            "src": "top.v:32.27-32.31"
          }
        },
        "key2": {
          "hide_name": 0,
          "bits": [ 82, 80, 78, 76, 74, 72, 70, 68 ],
          "attributes": {
            "src": "top.v:32.33-32.37"
          }
        },
        "key_modifiers": {
          "hide_name": 0,
          "bits": [ 419, 360, 418, 370, 379, 359, 378, 377 ],
          "attributes": {
            "src": "top.v:32.12-32.25"
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 6, "0", "0", 15, "0" ],
          "attributes": {
            "src": "top.v:17.18-17.21"
          }
        },
        "mouse_btn": {
          "hide_name": 0,
          "bits": [ 1729, 1672, 1728 ],
          "attributes": {
          }
        },
        "mouse_dx": {
          "hide_name": 0,
          "bits": [ 790, 791, 783, 784, 776, 777, 768, 769 ],
          "signed": 1,
          "attributes": {
            "src": "top.v:34.19-34.27"
          }
        },
        "mouse_dy": {
          "hide_name": 0,
          "bits": [ 819, 820, 812, 813, 805, 806, 797, 798 ],
          "signed": 1,
          "attributes": {
            "src": "top.v:34.29-34.37"
          }
        },
        "prt.clk": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "hdlname": "prt clk",
            "src": "../common/hid_printer.v:3.11-3.14"
          }
        },
        "prt.game_a": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "hdlname": "prt game_a",
            "src": "../common/hid_printer.v:14.11-14.17"
          }
        },
        "prt.game_b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "hdlname": "prt game_b",
            "src": "../common/hid_printer.v:14.19-14.25"
          }
        },
        "prt.game_btns": {
          "hide_name": 0,
          "bits": [ 47, 45, 43, 41, 39, 37, 35, 33, 31, 29 ],
          "attributes": {
            "hdlname": "prt game_btns",
            "src": "../common/hid_printer.v:40.12-40.21"
          }
        },
        "prt.game_btns_r": {
          "hide_name": 0,
          "bits": [ 48, 46, 44, 42, 40, 38, 36, 34, 32, 30 ],
          "attributes": {
            "hdlname": "prt game_btns_r",
            "src": "../common/hid_printer.v:39.11-39.22"
          }
        },
        "prt.game_btns_r_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
          }
        },
        "prt.game_d": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "hdlname": "prt game_d",
            "src": "../common/hid_printer.v:13.35-13.41"
          }
        },
        "prt.game_l": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "hdlname": "prt game_l",
            "src": "../common/hid_printer.v:13.11-13.17"
          }
        },
        "prt.game_r": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "hdlname": "prt game_r",
            "src": "../common/hid_printer.v:13.19-13.25"
          }
        },
        "prt.game_sel": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "hdlname": "prt game_sel",
            "src": "../common/hid_printer.v:14.43-14.51"
          }
        },
        "prt.game_sta": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "hdlname": "prt game_sta",
            "src": "../common/hid_printer.v:14.53-14.61"
          }
        },
        "prt.game_u": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "prt game_u",
            "src": "../common/hid_printer.v:13.27-13.33"
          }
        },
        "prt.game_x": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "hdlname": "prt game_x",
            "src": "../common/hid_printer.v:14.27-14.33"
          }
        },
        "prt.game_y": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "hdlname": "prt game_y",
            "src": "../common/hid_printer.v:14.35-14.41"
          }
        },
        "prt.hex_lib[0]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "prt hex_lib[0]",
            "src": "../common/print.vh:24.11-24.18"
          }
        },
        "prt.hex_lib[10]": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "prt hex_lib[10]",
            "src": "../common/print.vh:24.11-24.18"
          }
        },
        "prt.hex_lib[11]": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "prt hex_lib[11]",
            "src": "../common/print.vh:24.11-24.18"
          }
        },
        "prt.hex_lib[12]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "prt hex_lib[12]",
            "src": "../common/print.vh:24.11-24.18"
          }
        },
        "prt.hex_lib[13]": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "prt hex_lib[13]",
            "src": "../common/print.vh:24.11-24.18"
          }
        },
        "prt.hex_lib[14]": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "prt hex_lib[14]",
            "src": "../common/print.vh:24.11-24.18"
          }
        },
        "prt.hex_lib[15]": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "prt hex_lib[15]",
            "src": "../common/print.vh:24.11-24.18"
          }
        },
        "prt.hex_lib[1]": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "prt hex_lib[1]",
            "src": "../common/print.vh:24.11-24.18"
          }
        },
        "prt.hex_lib[2]": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "prt hex_lib[2]",
            "src": "../common/print.vh:24.11-24.18"
          }
        },
        "prt.hex_lib[3]": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "prt hex_lib[3]",
            "src": "../common/print.vh:24.11-24.18"
          }
        },
        "prt.hex_lib[4]": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "prt hex_lib[4]",
            "src": "../common/print.vh:24.11-24.18"
          }
        },
        "prt.hex_lib[5]": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "prt hex_lib[5]",
            "src": "../common/print.vh:24.11-24.18"
          }
        },
        "prt.hex_lib[6]": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "prt hex_lib[6]",
            "src": "../common/print.vh:24.11-24.18"
          }
        },
        "prt.hex_lib[7]": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "prt hex_lib[7]",
            "src": "../common/print.vh:24.11-24.18"
          }
        },
        "prt.hex_lib[8]": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "prt hex_lib[8]",
            "src": "../common/print.vh:24.11-24.18"
          }
        },
        "prt.hex_lib[9]": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "prt hex_lib[9]",
            "src": "../common/print.vh:24.11-24.18"
          }
        },
        "prt.key1": {
          "hide_name": 0,
          "bits": [ 66, 64, 62, 60, 58, 56, 54, 52 ],
          "attributes": {
            "hdlname": "prt key1",
            "src": "../common/hid_printer.v:9.17-9.21"
          }
        },
        "prt.key2": {
          "hide_name": 0,
          "bits": [ 82, 80, 78, 76, 74, 72, 70, 68 ],
          "attributes": {
            "hdlname": "prt key2",
            "src": "../common/hid_printer.v:9.23-9.27"
          }
        },
        "prt.key_active[0]": {
          "hide_name": 0,
          "bits": [ 67, 65, 63, 61, 59, 57, 55, 53 ],
          "attributes": {
            "hdlname": "prt key_active[0]",
            "src": "../common/hid_printer.v:35.11-35.21"
          }
        },
        "prt.key_active[1]": {
          "hide_name": 0,
          "bits": [ 83, 81, 79, 77, 75, 73, 71, 69 ],
          "attributes": {
            "hdlname": "prt key_active[1]",
            "src": "../common/hid_printer.v:35.11-35.21"
          }
        },
        "prt.key_active[1]_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
          }
        },
        "prt.key_modifiers": {
          "hide_name": 0,
          "bits": [ 419, 360, 418, 370, 379, 359, 378, 377 ],
          "attributes": {
            "hdlname": "prt key_modifiers",
            "src": "../common/hid_printer.v:8.17-8.30"
          }
        },
        "prt.keyascii": {
          "hide_name": 0,
          "bits": [ 99, 97, 95, 93, 91, 89, 87, 85 ],
          "attributes": {
            "hdlname": "prt keyascii",
            "src": "../common/hid_printer.v:37.11-37.19"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 98, 96, 94, 92, 90, 88, 86, 84 ],
          "attributes": {
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 93, 49, 112, 113, 111, 108, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 138, 145, 139, 178, 111, 108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 176, 177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B0": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.29|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.29|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.29|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_D": {
          "hide_name": 0,
          "bits": [ 60, 66, 193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 197, 200, 194 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_D_LUT4_D_Z_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_D_LUT4_D_Z_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_D_LUT4_D_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_D_LUT4_D_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 66, 192, 204, 142, 177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_C_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_B1_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.34|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 227, 235, 230, 177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 248, 252, 238, 285, 240, 236 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 142, 239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_1_D_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_1_D_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_2_D": {
          "hide_name": 0,
          "bits": [ 56, 58, 203, 247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B": {
          "hide_name": 0,
          "bits": [ 249, 250, 251 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_3_B_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 56, 73, 64, 81, 66, 83, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 237, 142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 56, 57, 286, 287, 284 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_PFUMX_Z_C0_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 64, 65, 288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_A_Z_PFUMX_Z_C0_LUT4_Z_2_C": {
          "hide_name": 0,
          "bits": [ 62, 63, 289, 290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_CIN_CCU2C_COUT_S1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.34|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_B0": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_B1": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.34|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0": {
          "hide_name": 0,
          "bits": [ 298, 192, 142, 177, 294 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 56, 58, 60, 62, 64, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_LUT4_A_1_Z": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S0_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_COUT_CCU2C_CIN_S1": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 183, 308, 177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_S0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_1_C_CCU2C_S1_S0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 174, 175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B0": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.29|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.29|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.29|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_B": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/utils.vh:5.26-5.40|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_B_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/utils.vh:5.26-5.40|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/utils.vh:5.26-5.40|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/utils.vh:5.26-5.40|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_B_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_B_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_B_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_B_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 82, 339, 342, 142, 175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 377, 378, 359, 379, 370, 360, 361 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D0": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D1": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z": {
          "hide_name": 0,
          "bits": [ 384, 365, 339, 142, 175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_B": {
          "hide_name": 0,
          "bits": [ 365, 389, 177, 390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_B_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_B_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_B_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_B_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_B_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_B_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 252, 399, 401, 408, 417, 111, 391 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 400, 142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_1_C_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_1_C_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 398, 142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_A_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_B_1_Z": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_C_L6MUX21_SD_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_A_Z_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 359, 360, 361, 362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_B1_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.34|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 421, 424, 175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 439, 433, 429, 111, 108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_B_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 430, 431, 142, 432 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_B_Z_LUT4_Z_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 80, 434, 165, 162 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_B_Z_LUT4_Z_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_B_Z_LUT4_Z_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_B_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_S1_LUT4_B_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.34|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_B0": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_B1": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/utils.vh:7.17-7.34|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0": {
          "hide_name": 0,
          "bits": [ 447, 339, 142, 175, 443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 451 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 72, 74, 76, 78, 80, 82, 338 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_D": {
          "hide_name": 0,
          "bits": [ 72, 74, 338, 452 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 453, 454, 455, 456, 468 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 457 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 458 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 77, 76, 461, 462 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_Z_2_C": {
          "hide_name": 0,
          "bits": [ 80, 81, 463, 464 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_Z_3_B": {
          "hide_name": 0,
          "bits": [ 465, 466, 467 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 68, 53, 459, 460 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 470, 472, 225, 487, 111, 108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 471, 142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 475 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 476 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 474 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 477 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 478 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 469, 142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_C_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 479 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 481 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 482 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_C_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 480 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 483 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 484 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 485 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_L6MUX21_Z_SD_LUT4_C_Z_PFUMX_C0_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 486 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_LUT4_A_1_Z": {
          "hide_name": 0,
          "bits": [ 489 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 488 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 491, 494, 305, 490, 111, 108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_C_2_Z": {
          "hide_name": 0,
          "bits": [ 495 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_C_2_Z_PFUMX_ALUT_BLUT": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_C_2_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 497 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 492 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_C_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 498 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_C_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z": {
          "hide_name": 0,
          "bits": [ 91, 49, 112, 113, 111, 108, 105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 142, 500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 501 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 503 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 504 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 505 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 506 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 142, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_D_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 507 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 509 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 510 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_D_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 508 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 511 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S0_PFUMX_C0_Z_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_COUT_CCU2C_CIN_S1": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 313, 515, 518, 175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_S0_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_S0_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 517 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_S0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z_C_CCU2C_S1_S0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 514 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 519 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 520 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 49, 521, 522, 523 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 526 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 528 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 531 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 529 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 532 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 533 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 527 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 534 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 536 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 537 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 535 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 538 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 539 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 524 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 540 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 525 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 543 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 547 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 548 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0": {
          "hide_name": 0,
          "bits": [ 49, 550, 552, 551, 549 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 252, 553, 554, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 555 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 557 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 559 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 560 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 558 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 561 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 562 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 556 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 563 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 565 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 566 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 564 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 567 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 568 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 571 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 572 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 569 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 570 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0": {
          "hide_name": 0,
          "bits": [ 579, 1429, 583, 586, 578 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 584 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 585 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_ALUT": {
          "hide_name": 0,
          "bits": [ 587 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT": {
          "hide_name": 0,
          "bits": [ 588 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 175, 589, 590, 111, 108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 591, 441, 592 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 76, 78, 593 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_LUT4_Z_C_LUT4_C_D": {
          "hide_name": 0,
          "bits": [ 76, 78, 593, 324 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_LUT4_Z_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 162, 440, 430, 441, 142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 594 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 595 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 76, 78, 82, 162, 596 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_A": {
          "hide_name": 0,
          "bits": [ 319, 322, 323, 324 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 573, 574, 575, 111, 108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 142, 597 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 601 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 602 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 603 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 604 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 605 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_2_BLUT_LUT4_Z_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 76, 78, 80, 82, 165, 162 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 580 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 581 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 177, 252, 606, 408, 582 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 60, 62, 64, 66, 151, 148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 544 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 545 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 49, 607, 609, 608, 546 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 610 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 612 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 613 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 611 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 614 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 615 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 618 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 619 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 616 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.keyascii_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 617 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.last_spin_state": {
          "hide_name": 0,
          "bits": [ 621 ],
          "attributes": {
            "hdlname": "prt last_spin_state",
            "src": "../common/print.vh:13.5-13.20"
          }
        },
        "prt.last_spin_state_LUT4_C_D": {
          "hide_name": 0,
          "bits": [ 622, 1351 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 627, 623, 688, 631, 636, 710, 634 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D": {
          "hide_name": 0,
          "bits": [ 629, 635 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 637 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 640 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 641 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 638 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 647 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 648 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 645, 646, 643, 644, 642, 639 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 652 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 654 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 657 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 658 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 655 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 662 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 663 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 653 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 667 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 668 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 666 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 669 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 649 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 671 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 672 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 650 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 674 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 675 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 664, 659, 677, 678 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 645, 661, 676 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_LUT4_Z_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 685 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_L6MUX21_Z_SD_LUT4_Z_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 686 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_1_Z": {
          "hide_name": 0,
          "bits": [ 693, 691, 699, 751, 633 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 687, 635, 688, 689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 696, 688, 697, 690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_A": {
          "hide_name": 0,
          "bits": [ 627, 696, 688, 631, 636, 710, 634 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 698 ],
          "attributes": {
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q": {
          "hide_name": 0,
          "bits": [ 753, 726, 707, 700, 704, 758, 702, 756 ],
          "attributes": {
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 703 ],
          "attributes": {
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 706 ],
          "attributes": {
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 708 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 711 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 714 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 715 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 712 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 716 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 717 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 709 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 719 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 721 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 722 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 720 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 723 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 724 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 725 ],
          "attributes": {
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 727, 728, 691, 729 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 732 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 734 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 735 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 733 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_1_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 736 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_1_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 737 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 730 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 740 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 741 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 739 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 743 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 744 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 731 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 745 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 747 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 748 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 746 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 749 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_3_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 750 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 752 ],
          "attributes": {
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 754 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 755 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 2340, 2341, 2342, 2343, 2344, 757, 2345, 630 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../common/print.vh:0.0-0.0|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/techmap.v:137.23-137.24",
            "unused_bits": "0 1 2 3 4 6"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_6_LSR": {
          "hide_name": 0,
          "bits": [ 705, 633, 693, 691 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 701 ],
          "attributes": {
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_C_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 687, 699, 688, 718, 636, 713, 710 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_LUT4_Z_3_D_LUT4_B_Z_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 692, 632, 628 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 760 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 629, 742, 694, 695, 751 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 761 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.last_spin_state_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 762 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.mouse_btn": {
          "hide_name": 0,
          "bits": [ 1729, 1672, 1728, "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "prt mouse_btn",
            "src": "../common/hid_printer.v:10.17-10.26"
          }
        },
        "prt.mouse_dx": {
          "hide_name": 0,
          "bits": [ 790, 791, 783, 784, 776, 777, 768, 769 ],
          "signed": 1,
          "attributes": {
            "hdlname": "prt mouse_dx",
            "src": "../common/hid_printer.v:11.24-11.32"
          }
        },
        "prt.mouse_dy": {
          "hide_name": 0,
          "bits": [ 819, 820, 812, 813, 805, 806, 797, 798 ],
          "signed": 1,
          "attributes": {
            "hdlname": "prt mouse_dy",
            "src": "../common/hid_printer.v:12.24-12.32"
          }
        },
        "prt.mouse_x": {
          "hide_name": 0,
          "bits": [ 792, 793, 785, 786, 778, 779, 770, 771, "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "prt mouse_x",
            "src": "../common/hid_printer.v:29.19-29.26"
          }
        },
        "prt.mouse_x2": {
          "hide_name": 0,
          "bits": [ 794, 795, 788, 789, 781, 782, 774, 775 ],
          "attributes": {
            "hdlname": "prt mouse_x2",
            "src": "../common/hid_printer.v:30.12-30.20"
          }
        },
        "prt.mouse_x2_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 772 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:30.23-30.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.mouse_x2_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 780 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:30.23-30.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.mouse_x2_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 787 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:30.23-30.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.mouse_x2_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 773 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:30.23-30.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "prt.mouse_y": {
          "hide_name": 0,
          "bits": [ 821, 822, 814, 815, 807, 808, 799, 800, "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "prt mouse_y",
            "src": "../common/hid_printer.v:29.28-29.35"
          }
        },
        "prt.mouse_y2": {
          "hide_name": 0,
          "bits": [ 823, 824, 817, 818, 810, 811, 803, 804 ],
          "attributes": {
            "hdlname": "prt mouse_y2",
            "src": "../common/hid_printer.v:31.12-31.20"
          }
        },
        "prt.mouse_y2_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 801 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:31.23-31.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.mouse_y2_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 809 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:31.23-31.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.mouse_y2_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 816 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:31.23-31.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.mouse_y2_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:31.23-31.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "prt.print_buffer": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 660, "0", 660, "0", "0", "0", "0", "0", 660, 660, 660, "0", 660, "0", "0", "0", "0", 660, "0", "0", 660, 660, "0", 660, "0", "0", "0", "0", 660, 660, "0", "0", "0", "0", "0", 660, 660, 660, "0", 660, "0", 660, "0", "0", 660, 660, "0", 660, "0", 660, 660, "0", 660, 660, "0", 660, "0", "0", "0", "0", 660, 660, "0", 660, 660, 660, "0", "0", 660, 660, "0", "0", "0", "0", "0", "0", 660, "0", "0", "0", 660, "0", "0", 660, 660, 660, "0", 660, 660, 660, 660, "0", 660, 660, "0", "0", "0", "0", "0", "0", 660, "0", "0", 660, "0", 660, "0", "0", 660, 660, "0", 660, 660, "0", "0", 660, 660, 660, "0", 660, "0", 660, "0", 660, 660, 660, "0", 660, 660, 660, 660, "0", 660, 660, "0", 660, "0", 660, 660, "0", 660, 660, "0", "0", "0", "0", "0", "0", 660, "0", "0", "0", "0", 660, 660, "0", 660, "0", "0", "0", "0", 660, "0", "0", 660, 660, "0", "0", 660, "0", "0", 660, 660, 660, "0", 660, "0", "0", "0", "0", 660, 660, "0", 660, 660, 660, 660, "0", 660, 660, "0", "0", 660, "0", "0", "0", 660, 660, "0", 660, "0", "0", 660, 660, 660, 660, "0", 660, "0", 660, "0", "0", 660, 660, "0", 660, 660, "0", 660, "0", 660, 660, "0", "0", "0", "0", "0", "0", 660, "0", "0", "0", "0", 660, "0", 660, 660, 660, "0", 660, 660, "0", "0", "0", 660, 660, "0", 660, "0", 660, "0", "0", 660, 660, "0", "0", 660, 660, 660, "0", 660, 660, "0", "0", 660, 660, 660, "0", 660, 660, "0", 660, 660, 660, 660, "0", 660, 660, "0", 660, 660, "0", "0", "0", "0", 660, "0", "0", "0", "0", "0", "0", 660, "0", "0", "0", 660, 660, 660, "0", 660, "0", "0", 660, 660, 660, 660, "0", 660, 660, "0", 660, "0", 660, 660, "0", 660, 660, "0", 660, "0", 660, "0", "0", 660, 660, "0", "0", "0", 660, "0", "0", 660, 660, "0", "0", "0", "0", "0", "0", 660, "0", "0", "0", "0", 660, "0", 660, 660, 660, "0", 660, 660, "0", "0", 660, 660, 660, "0", 673, 660, 673, 673, 679, 936, 660, "0", "0", 680, "0", 915, 932, 926, 673, "0", 660, 660, 681, 660, 660, 934, 681, "0", 680, 679, 660, 679, 679, 926, 681, "0", 673, "0", 679, 660, 680, 926, 915, "0", 932, 679, 680, 660, 679, 926, 915, "0", 923, 660, 923, 921, 919, 917, 915, "0", 913, 910, 908, 905, 903, 897, 894, "0", 879, 871, 869, 867, 852, 832, 1003, 1001, 1000, 998, 940, 938, 931, 907, 830, 828 ],
          "attributes": {
            "hdlname": "prt print_buffer",
            "src": "../common/print.vh:10.13-10.25"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 831 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 6, 833, 834, 835 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI_LUT4_Z_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 836 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI_LUT4_Z_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 837 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI_LUT4_Z_D_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 839, 808, 779, 840, 838 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI_LUT4_Z_D_PFUMX_Z_C0_PFUMX_C0_ALUT": {
          "hide_name": 0,
          "bits": [ 843 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI_LUT4_Z_D_PFUMX_Z_C0_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 844 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_10_DI_LUT4_Z_D_PFUMX_Z_C0_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 13, 12, 848, 850, 845 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 851 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 853 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 854 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 6, 50, 856, 857, 855 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 861 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_11_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 862 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 870 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 872 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 873 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 878 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 881 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_15_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 50, 875, 883, 884, 882 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_15_DI_PFUMX_Z_C0_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 865, 885 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_15_DI_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 888 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_15_DI_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 889 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_16_DI": {
          "hide_name": 0,
          "bits": [ 893 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_17_DI": {
          "hide_name": 0,
          "bits": [ 896 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 898 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 899 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 829 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_21_DI": {
          "hide_name": 0,
          "bits": [ 909 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_23_DI": {
          "hide_name": 0,
          "bits": [ 13, 99, 914 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_25_DI": {
          "hide_name": 0,
          "bits": [ 918 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_26_DI": {
          "hide_name": 0,
          "bits": [ 920 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_27_DI": {
          "hide_name": 0,
          "bits": [ 922 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_29_DI": {
          "hide_name": 0,
          "bits": [ 925 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 906 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_2_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 927, 50, 928 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_36_DI": {
          "hide_name": 0,
          "bits": [ 935 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 930 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 939 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 50, 911, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 847, 2346, 927, 900, 933, 2347, 2348, 2349, 916, 912, 2350, 895, 904, 902, 2351, 2352, 2353, 868, 866, 2354, 2355, 2356, 997, 2357, 994, 2358, 937, 2359, 2360, 2361, 826 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:0.0-0.0|../common/hid_printer.v:89.9-119.16|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/techmap.v:576.21-576.22",
            "unused_bits": "1 5 6 7 10 14 15 16 19 20 21 23 25 27 28 29"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 944 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 947 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 949 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 950 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 948 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 952 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 953 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 945 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 954 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 956 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 957 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 955 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 958 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 959 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D0": {
          "hide_name": 0,
          "bits": [ 960 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 963 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 965 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 966 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 964 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 967 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 968 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D1": {
          "hide_name": 0,
          "bits": [ 961 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 969 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 971 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 972 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 970 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 973 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 974 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 941 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 976 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 978 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 979 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 977 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 981 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 982 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 942 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 983 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 985 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 986 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 984 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 987 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 988 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_3_B": {
          "hide_name": 0,
          "bits": [ 50, 990, 834, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_4_C": {
          "hide_name": 0,
          "bits": [ 50, 991, 834 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_4_C_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 992 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_4_C_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 993 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 50, 989, 847 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 995 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 996 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 999 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 1002 ],
          "attributes": {
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1004 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_buffer_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1005 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_buffer_pointer": {
          "hide_name": 0,
          "bits": [ 651, 656, 659, 664, 661, 645, 629 ],
          "attributes": {
            "hdlname": "prt print_buffer_pointer",
            "src": "../common/print.vh:11.10-11.30"
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 1008 ],
          "attributes": {
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_1_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 624, 1009 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 1010 ],
          "attributes": {
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_2_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 624, 1011 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_2_DI_LUT4_Z_D_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1013 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/print.vh:65.41-65.66|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 1014 ],
          "attributes": {
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_3_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 624, 1015 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 1016 ],
          "attributes": {
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_4_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 624, 1017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_4_DI_LUT4_Z_D_CCU2C_S0_CIN": {
          "hide_name": 0,
          "bits": [ 1018 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/print.vh:65.41-65.66|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_4_DI_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1019 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_4_DI_LUT4_Z_D_CCU2C_S0_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1020 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_4_DI_LUT4_Z_D_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1012 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/print.vh:65.41-65.66|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 1021 ],
          "attributes": {
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_5_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 624, 1022 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 1023 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_5_DI_LUT4_Z_D_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 1024 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 1025 ],
          "attributes": {
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1006 ],
          "attributes": {
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1007 ],
          "attributes": {
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 624, 1026 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1027 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/print.vh:65.41-65.66|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "prt.print_buffer_pointer_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 1028 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.print_clk": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "hdlname": "prt print_clk",
            "src": "../common/print.vh:4.6-4.15"
          }
        },
        "prt.print_length": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "prt print_length",
            "src": "../common/print.vh:15.10-15.22"
          }
        },
        "prt.print_seq.0.0_ADA12": {
          "hide_name": 0,
          "bits": [ 1032, 1040, 1085, 1095 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_seq.0.0_ADA12_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1083 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_seq.0.0_ADA12_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1084 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_seq.0.0_ADA5": {
          "hide_name": 0,
          "bits": [ 1042, 1034, 1041, 1033 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_seq.0.0_ADA8": {
          "hide_name": 0,
          "bits": [ 1038, 1030, 1044, 1036 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_seq.0.0_ADA9": {
          "hide_name": 0,
          "bits": [ 1038, 1030, 1037, 1045 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_seq.0.0_ADA9_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1092, 1093, 1094, 1091 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_seq.0.0_DOA0": {
          "hide_name": 0,
          "bits": [ 1097, 1098, 1047, 1099 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_seq.0.0_DOA0_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1103, 1112, 1108, 1100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_seq.0.0_DOA1": {
          "hide_name": 0,
          "bits": [ 1047, 1048, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1065, 1066, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074 ],
          "attributes": {
            "unused_bits": "1 2 3 4 5 6 7 8 10 11 12 13 14 15 16 17 19 20 21 22 23 24 25 26 28 29 30 31 32 33 34 35"
          }
        },
        "prt.print_seq.0.0_DOA9": {
          "hide_name": 0,
          "bits": [ 1106, 1064, 1098, 1107 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_seq.0.0_DOB0": {
          "hide_name": 0,
          "bits": [ 1101, 1065, 1098, 1102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_seq.0.0_DOB0_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1109 ],
          "attributes": {
          }
        },
        "prt.print_seq.0.0_DOB9": {
          "hide_name": 0,
          "bits": [ 1082, 1110, 1098, 1111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_seq.0.1_DOA0": {
          "hide_name": 0,
          "bits": [ 1113, 1149, 1098, 1099 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_seq.0.1_DOA1": {
          "hide_name": 0,
          "bits": [ 1113, 1114, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1131, 1132, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140 ],
          "attributes": {
            "unused_bits": "1 2 3 4 5 6 7 8 10 11 12 13 14 15 16 17 19 20 21 22 23 24 25 26 28 29 30 31 32 33 34 35"
          }
        },
        "prt.print_seq.0.1_DOA9": {
          "hide_name": 0,
          "bits": [ 1130, 1151, 1098, 1107 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_seq.0.1_DOB0": {
          "hide_name": 0,
          "bits": [ 1153, 1131, 1098, 1102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_seq.0.1_DOB9": {
          "hide_name": 0,
          "bits": [ 1155, 1148, 1098, 1111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_seq.0.1_DOB9_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1152, 1154, 1150, 1156 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state": {
          "hide_name": 0,
          "bits": [ 625, 624 ],
          "attributes": {
            "hdlname": "prt print_state",
            "src": "../common/print.vh:22.10-22.21"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1158 ],
          "attributes": {
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1161 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1163 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1165 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1166 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1164 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1167 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1168 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1162 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1169 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1171 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1172 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1170 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1173 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1174 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1160, 1159 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../common/print.vh:0.0-0.0|../common/print.vh:46.5-90.12|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/techmap.v:576.21-576.22"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 624, 626, 625, 1175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 679, 1178, 1176, 1179 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B": {
          "hide_name": 0,
          "bits": [ 742, 1178, 1197, 1191, 1184, 1194 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1181 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1185 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1186 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1182 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1188 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1189 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 660, 645, 661, 664, 1187, 1183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 660, 664, 659, 1190 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_LUT4_Z_2_C": {
          "hide_name": 0,
          "bits": [ 682, 1192, 1193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1195 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1196 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D": {
          "hide_name": 0,
          "bits": [ 1179, 664, 659, 742, 1200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_LUT4_A_1_Z": {
          "hide_name": 0,
          "bits": [ 1199 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1198 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 764, 765, 766, 767, 763 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1201 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1203 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1205 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1206 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1204 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1207 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1208 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1202 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1209 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1211 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1212 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1210 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1213 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1214 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 682, 1216, 1217 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 656, 1215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_LUT4_Z_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1218 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_LUT4_Z_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1219 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1220 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1221 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 629, 645, 661, 1223, 1222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_ALUT": {
          "hide_name": 0,
          "bits": [ 1224 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 1225 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 742, 1226, 1229, 1234, 1236 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 664, 659, 1227, 1228 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_1_C_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1230 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_1_C_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1231 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_2_C": {
          "hide_name": 0,
          "bits": [ 682, 1232, 1233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_3_D": {
          "hide_name": 0,
          "bits": [ 645, 1235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_3_D_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1237 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_3_D_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1239 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_3_D_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1240 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_3_D_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1238 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_3_D_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1241 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_D_PFUMX_C0_Z_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_Z_3_D_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1242 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 629, 742, 1180, 1246, 1243 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1247 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1248 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 903, 659, 1250, 1251, 1249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1252 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1255 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1256 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1253 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1257 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1258 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 660, 680, 664, 656, 651, 1254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 664, 659, 1260, 1259, 1263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1261 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1262 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 688, 629, 742, 687, 699, 694, 695 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 1267 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1269 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1271 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1272 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1270 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1273 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1274 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 1268 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1275 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1277 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1278 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1276 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1279 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1280 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1264 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1281 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1284 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1285 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1282 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1288 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1289 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1265 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1290 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1292 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1291 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1294 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_C0_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1295 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1296 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1297 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_SD_LUT4_D_Z_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 871, 656, 651, 1299, 1298 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1301, 1302, 1300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 629, 645, 664, 1287, 1286, 1283, 1266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 1305 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1307 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1308 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 1306 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1309 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1310 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1303 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1311 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1312 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1304 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1313 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1314 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 661, 664, 1315, 1316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_LUT4_Z_C_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1317 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_LUT4_B_Z_LUT4_Z_C_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1318 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1319 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_LUT4_D_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1320 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1321 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1322 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 660, 645, 1244, 1245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_D_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1323 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1325 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1326 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_D_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1324 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1327 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1328 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 682, 683, 684 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1176, 682, 1177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_C": {
          "hide_name": 0,
          "bits": [ 656, 682, 1329, 1177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 629, 699, 630, 632, 628, 633 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1330 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1332 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1333 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1331 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1334 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1335 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 1338 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 1339 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1336 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_state_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1337 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_type": {
          "hide_name": 0,
          "bits": [ 626 ],
          "attributes": {
            "hdlname": "prt print_type",
            "src": "../common/print.vh:16.5-16.15"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1340 ],
          "attributes": {
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 6, 113, 1342, 1343 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1344 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1345 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 841, 1347, 1348, 842, 1346 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1349 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1352 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1353 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1350 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1354 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_CE_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1355 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1341 ],
          "attributes": {
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 6, 89, 13, 929 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_C_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1358 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_C_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1359 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 626, 622, 929, 1357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 962, 1356, 846, 839, 975, 1351 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 796 ],
          "attributes": {
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 839, 841, 840, 1360 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 6, 113, 1346, 1343, 1361 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_C_Z_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 1362 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_C_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 827 ],
          "attributes": {
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_C_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 1363 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_C_Z_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 825 ],
          "attributes": {
          }
        },
        "prt.print_type_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 6, 833, 901, 834, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.scancode2char$func$../common/hid_printer.v:63$36421.a": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "prt scancode2char$func$../common/hid_printer.v:63$36421.a",
            "nosync": "00000000000000000000000000000001",
            "src": "../common/utils.vh:4.15-4.16"
          }
        },
        "prt.scancode2char$func$../common/hid_printer.v:65$36422.a": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "prt scancode2char$func$../common/hid_printer.v:65$36422.a",
            "nosync": "00000000000000000000000000000001",
            "src": "../common/utils.vh:4.15-4.16"
          }
        },
        "prt.seq_head": {
          "hide_name": 0,
          "bits": [ 1041, 1042, 1043, 1044, 1045, 1038, 1039, 1040 ],
          "attributes": {
            "hdlname": "prt seq_head",
            "src": "../common/print.vh:7.10-7.18"
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1364 ],
          "attributes": {
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1372, 1371, 1370, 1369, 1368, 1367, 1366, 1365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../common/print.vh:108.21-108.36|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_DI_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 1373 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/print.vh:108.21-108.36|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 1375 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/print.vh:108.21-108.36|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_DI_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1374 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/print.vh:108.21-108.36|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_DI_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 1376 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/print.vh:108.21-108.36|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.seq_head_TRELLIS_FF_Q_DI_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 1377 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.seq_tail": {
          "hide_name": 0,
          "bits": [ 1088, 1087, 1386, 1090, 1096, 1089, 1381, 1086 ],
          "attributes": {
            "hdlname": "prt seq_tail",
            "src": "../common/print.vh:8.10-8.18"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1389 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1391 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1393 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1394 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1392 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1395 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1396 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1390 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1397 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1399 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1400 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1398 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1401 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1402 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_CE_TRELLIS_FF_DI_Q": {
          "hide_name": 0,
          "bits": [ 1029, 1031, 1039, 1035, 1043 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1388, 1387, 1385, 1384, 1383, 1382, 1380, 1379 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../common/print.vh:61.33-61.48|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_DI_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 1403 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/print.vh:61.33-61.48|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 1405 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/print.vh:61.33-61.48|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_DI_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1404 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/print.vh:61.33-61.48|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_DI_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 1406 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/print.vh:61.33-61.48|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.seq_tail_TRELLIS_FF_Q_DI_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 1407 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.spin_state": {
          "hide_name": 0,
          "bits": [ 620 ],
          "attributes": {
            "hdlname": "prt spin_state",
            "src": "../common/print.vh:14.5-14.15"
          }
        },
        "prt.spin_state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1408 ],
          "attributes": {
          }
        },
        "prt.start_print": {
          "hide_name": 0,
          "bits": [ 1409 ],
          "attributes": {
            "hdlname": "prt start_print",
            "src": "../common/hid_printer.v:34.5-34.16"
          }
        },
        "prt.start_print_LUT4_A_D": {
          "hide_name": 0,
          "bits": [ 1409, 1410, 1411, 1412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.start_print_LUT4_A_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 13, 12, 49, 1414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.start_print_LUT4_B_C": {
          "hide_name": 0,
          "bits": [ 1409, 1419, 1420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.start_print_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 112, 1421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 99, 1429, 1411, 1430, 1424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1422 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1425 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1426 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1423 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1428 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_LUT4_B_2_Z": {
          "hide_name": 0,
          "bits": [ 1431 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 577 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 1432 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_1_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 576 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.start_print_LUT4_B_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 97, 49, 113, 111, 108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.start_print_LUT4_C_D": {
          "hide_name": 0,
          "bits": [ 6, 1409, 1410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.start_print_LUT4_C_D_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1434 ],
          "attributes": {
          }
        },
        "prt.start_print_LUT4_C_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1435 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.start_print_LUT4_C_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1436 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.start_print_LUT4_C_D_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 1438, 1439, 1440, 1441, 1437 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.start_print_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1410, 1433 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.start_print_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1413 ],
          "attributes": {
          }
        },
        "prt.timer": {
          "hide_name": 0,
          "bits": [ 1458, 1452, 1451, 1450, 1449, 1445, 1444, 1443, 1442, 1456, 1455, 1454, 1453, 1448, 1447, 1446, 975, 839, 846, 1356 ],
          "attributes": {
            "hdlname": "prt timer",
            "src": "../common/hid_printer.v:28.12-28.17"
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1471, 1470, 1469, 1468, 1467, 1466, 1465, 1464, 1463, 1462, 1479, 1478, 1477, 1476, 1475, 1474, 1473, 1472, 1461, 1460 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 1480 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 1482 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 1483 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 1486 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0_5_COUT": {
          "hide_name": 0,
          "bits": [ 1485 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0_6_COUT": {
          "hide_name": 0,
          "bits": [ 1487 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0_7_COUT": {
          "hide_name": 0,
          "bits": [ 1488 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0_8_COUT": {
          "hide_name": 0,
          "bits": [ 1489 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1481 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 1484 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/hid_printer.v:53.22-53.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.timer_TRELLIS_FF_Q_DI_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 1490 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.tx.bitpos": {
          "hide_name": 0,
          "bits": [ 1105, 1104, 1493 ],
          "attributes": {
            "hdlname": "prt tx bitpos",
            "src": "../common/uart_tx_V2.v:32.11-32.17"
          }
        },
        "prt.tx.bitpos_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 1495, 1104, 1493 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:73.27-73.40|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "prt.tx.bitpos_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1491 ],
          "attributes": {
          }
        },
        "prt.tx.bitpos_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1496 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.tx.bitpos_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1497 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.tx.bitpos_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1495, 1494, 1492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:73.27-73.40|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "prt.tx.clk": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "hdlname": "prt tx clk",
            "src": "../common/uart_tx_V2.v:2.16-2.19"
          }
        },
        "prt.tx.localwr_en": {
          "hide_name": 0,
          "bits": [ 1500 ],
          "attributes": {
            "hdlname": "prt tx localwr_en",
            "src": "../common/uart_tx_V2.v:23.5-23.15"
          }
        },
        "prt.tx.state": {
          "hide_name": 0,
          "bits": [ 1501, 1499 ],
          "attributes": {
            "hdlname": "prt tx state",
            "src": "../common/uart_tx_V2.v:33.11-33.16"
          }
        },
        "prt.tx.state_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1503 ],
          "attributes": {
          }
        },
        "prt.tx.state_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1506 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.tx.state_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1507 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.tx.state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1505, 1504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:0.0-0.0|../common/uart_tx_V2.v:54.5-87.12|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/techmap.v:576.21-576.22"
          }
        },
        "prt.tx.tx_clkcnt": {
          "hide_name": 0,
          "bits": [ 1526, 1524, 1522, 1520, 1518, 1516, 1514, 1512, 1510 ],
          "attributes": {
            "hdlname": "prt tx tx_clkcnt",
            "src": "../common/uart_tx_V2.v:39.31-39.40"
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 1509 ],
          "attributes": {
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1527, 1528 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1529 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:46.9-46.32|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1530 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:46.9-46.32|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1533 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:46.9-46.32|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1525, 1523, 1521, 1519, 1517, 1515, 1513, 1511, 1508 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:49.22-49.35|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 1538 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:49.22-49.35|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 1541 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:49.22-49.35|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1539 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:49.22-49.35|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 1540 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_CCU2C_S1_1_COUT": {
          "hide_name": 0,
          "bits": [ 1536 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:46.9-46.32|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_CCU2C_S1_1_S0": {
          "hide_name": 0,
          "bits": [ 1545 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_CCU2C_S1_CIN": {
          "hide_name": 0,
          "bits": [ 1543 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:49.22-49.35|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_CCU2C_S1_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1546 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_CCU2C_S1_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1547 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 1542 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:49.22-49.35|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 1544 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1537 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1534 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1535 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1531 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_C_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1532 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1510, 1529, 1528 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.tx.tx_clkcnt_TRELLIS_FF_Q_LSR_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1514, 1516, 1522, 1548 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.tx.tx_p": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "prt tx tx_p",
            "src": "../common/uart_tx_V2.v:7.16-7.20"
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1551 ],
          "attributes": {
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_CE_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1499, 1500, 1501, 1502, 1498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 1514, 1516, 1522, 1554 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_1_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1524, 1526, 1549, 1550 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1493, 1553, 1105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../common/uart_tx_V2.v:0.0-0.0|../common/uart_tx_V2.v:54.5-87.12|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/techmap.v:576.21-576.22"
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1555 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1556 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "prt.tx.tx_p_TRELLIS_FF_Q_DI_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 1493, 1499, 1501, 1557, 1157 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.tx.wr_en": {
          "hide_name": 0,
          "bits": [ 1500 ],
          "attributes": {
            "hdlname": "prt tx wr_en",
            "src": "../common/uart_tx_V2.v:4.16-4.21"
          }
        },
        "prt.uart_en": {
          "hide_name": 0,
          "bits": [ 1500 ],
          "attributes": {
            "hdlname": "prt uart_en",
            "src": "../common/print.vh:93.5-93.12"
          }
        },
        "prt.uart_en_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 1046 ],
          "attributes": {
          }
        },
        "prt.uart_en_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1558 ],
          "attributes": {
          }
        },
        "prt.uart_en_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1499, 1501, 1559, 1560 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.uart_en_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 1042, 1087, 1563, 1564 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.uart_en_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1381, 1039, 1561, 1562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "prt.uart_tx": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "prt uart_tx",
            "src": "../common/hid_printer.v:5.11-5.18"
          }
        },
        "prt.uart_txp": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "prt uart_txp",
            "src": "../common/print.vh:95.6-95.14"
          }
        },
        "prt.usb_report": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "prt usb_report",
            "src": "../common/hid_printer.v:7.11-7.21"
          }
        },
        "prt.usb_type": {
          "hide_name": 0,
          "bits": [ 12, 13 ],
          "attributes": {
            "hdlname": "prt usb_type",
            "src": "../common/hid_printer.v:6.17-6.25"
          }
        },
        "report_counter": {
          "hide_name": 0,
          "bits": [ 14, 1579, 1574, 1575, 1569, 1570, 15 ],
          "attributes": {
            "src": "top.v:105.11-105.25"
          }
        },
        "report_counter_CCU2C_B0_1_COUT": {
          "hide_name": 0,
          "bits": [ 1565 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "top.v:108.43-108.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "report_counter_CCU2C_B0_2_COUT": {
          "hide_name": 0,
          "bits": [ 1571 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "top.v:108.43-108.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "report_counter_CCU2C_B0_3_COUT": {
          "hide_name": 0,
          "bits": [ 1576 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "top.v:108.43-108.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "report_counter_CCU2C_B0_3_S0": {
          "hide_name": 0,
          "bits": [ 1580 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "report_counter_CCU2C_B0_COUT": {
          "hide_name": 0,
          "bits": [ 1566 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "top.v:108.43-108.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "report_counter_CCU2C_B0_S1": {
          "hide_name": 0,
          "bits": [ 1568 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "report_counter_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1582, 1581, 1577, 1578, 1572, 1573, 1567 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:108.43-108.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "usb.connected": {
          "hide_name": 0,
          "bits": [ 1584 ],
          "attributes": {
            "hdlname": "usb connected",
            "src": "../../src/usb_hid_host.v:46.6-46.15"
          }
        },
        "usb.connected_r": {
          "hide_name": 0,
          "bits": [ 1583 ],
          "attributes": {
            "hdlname": "usb connected_r",
            "src": "../../src/usb_hid_host.v:149.5-149.16"
          }
        },
        "usb.dat.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1590, 1591, 1592, 1593 ],
          "attributes": {
          }
        },
        "usb.dat.0.0_RAD": {
          "hide_name": 0,
          "bits": [ 1594, 1595, 1596 ],
          "attributes": {
          }
        },
        "usb.dat.0.1_DO": {
          "hide_name": 0,
          "bits": [ 1608, 1609, 1610, 1611 ],
          "attributes": {
          }
        },
        "usb.data_rdy": {
          "hide_name": 0,
          "bits": [ 1613 ],
          "attributes": {
            "hdlname": "usb data_rdy",
            "src": "../../src/usb_hid_host.v:39.6-39.14"
          }
        },
        "usb.data_rdy_r": {
          "hide_name": 0,
          "bits": [ 1612 ],
          "attributes": {
            "hdlname": "usb data_rdy_r",
            "src": "../../src/usb_hid_host.v:55.21-55.31"
          }
        },
        "usb.data_strobe": {
          "hide_name": 0,
          "bits": [ 1617 ],
          "attributes": {
            "hdlname": "usb data_strobe",
            "src": "../../src/usb_hid_host.v:40.6-40.17"
          }
        },
        "usb.data_strobe_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1615, 1613, 1616 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.data_strobe_r": {
          "hide_name": 0,
          "bits": [ 1618 ],
          "attributes": {
            "hdlname": "usb data_strobe_r",
            "src": "../../src/usb_hid_host.v:55.6-55.19"
          }
        },
        "usb.data_strobe_r_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 840, 1619, 1600 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.data_strobe_r_LUT4_C_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 798, 1607, 49, 1620 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_a": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "hdlname": "usb game_a",
            "src": "../../src/usb_hid_host.v:33.16-33.22"
          }
        },
        "usb.game_b": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "hdlname": "usb game_b",
            "src": "../../src/usb_hid_host.v:33.24-33.30"
          }
        },
        "usb.game_b_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1415, 1416, 1417, 1418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_b_LUT4_B_Z_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 36, 35, 1625 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_b_LUT4_B_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1627 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.game_b_LUT4_B_Z_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 38, 42, 37, 41, 1628 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_b_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1629 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.game_b_LUT4_C_Z_PFUMX_ALUT_BLUT": {
          "hide_name": 0,
          "bits": [ 1630 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.game_b_LUT4_C_Z_PFUMX_ALUT_C0": {
          "hide_name": 0,
          "bits": [ 1356, 846, 839, 975, 962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_b_LUT4_C_Z_PFUMX_ALUT_C0_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 1631, 1632, 1633, 1634 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_d": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "hdlname": "usb game_d",
            "src": "../../src/usb_hid_host.v:32.40-32.46"
          }
        },
        "usb.game_d_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 1636 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.game_d_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1635 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.game_d_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1637 ],
          "attributes": {
          }
        },
        "usb.game_d_TRELLIS_FF_Q_CE_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1639, 1640, 1641 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_d_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1638 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:0.0-0.0|../../src/usb_hid_host.v:104.17-137.24|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/techmap.v:576.21-576.22"
          }
        },
        "usb.game_l": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "hdlname": "usb game_l",
            "src": "../../src/usb_hid_host.v:32.16-32.22"
          }
        },
        "usb.game_l_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1650 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.game_l_LUT4_C_Z_PFUMX_ALUT_BLUT": {
          "hide_name": 0,
          "bits": [ 1651 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.game_l_LUT4_C_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 839, 864, 865, 842, 863 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_l_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1653 ],
          "attributes": {
          }
        },
        "usb.game_l_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1587, 1586, 1646, 1655 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_r": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "hdlname": "usb game_r",
            "src": "../../src/usb_hid_host.v:32.24-32.30"
          }
        },
        "usb.game_r_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1652 ],
          "attributes": {
          }
        },
        "usb.game_r_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1656 ],
          "attributes": {
          }
        },
        "usb.game_sel": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "hdlname": "usb game_sel",
            "src": "../../src/usb_hid_host.v:33.48-33.56"
          }
        },
        "usb.game_sta": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "hdlname": "usb game_sta",
            "src": "../../src/usb_hid_host.v:33.58-33.66"
          }
        },
        "usb.game_sta_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1659 ],
          "attributes": {
          }
        },
        "usb.game_u": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "usb game_u",
            "src": "../../src/usb_hid_host.v:32.32-32.38"
          }
        },
        "usb.game_u_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1661 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:0.0-0.0|../../src/usb_hid_host.v:104.17-137.24|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/techmap.v:576.21-576.22"
          }
        },
        "usb.game_x": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "hdlname": "usb game_x",
            "src": "../../src/usb_hid_host.v:33.32-33.38"
          }
        },
        "usb.game_x_LUT4_B_C": {
          "hide_name": 0,
          "bits": [ 839, 975, 39, 864, 962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_x_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 814, 1459 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_x_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 839, 975, 31, 841, 1662 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_x_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1626 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.game_y": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "hdlname": "usb game_y",
            "src": "../../src/usb_hid_host.v:33.40-33.46"
          }
        },
        "usb.game_y_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 839, 33, 841, 1662, 1663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_C": {
          "hide_name": 0,
          "bits": [ 1664, 1663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_C_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1665 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_C_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1666 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 50, 911, 886, 887, 980, 900, 943 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 840, 1667, 1668, 1669 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 839, 815, 786, 1668, 838 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_1_Z": {
          "hide_name": 0,
          "bits": [ 1671 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_Z_LUT4_Z_1_C_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1670 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1673 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.game_y_LUT4_C_Z_LUT4_D_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1674 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_ALUT": {
          "hide_name": 0,
          "bits": [ 1675 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 1676 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 50, 875, 876, 877, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 1677, 1678 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1679 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1681 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1682 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1680 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1683 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_C_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1684 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 1678, 886 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1685 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1687 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1688 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1686 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1689 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1690 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 13, 12, 847, 911, 951, 856, 946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_1_D0": {
          "hide_name": 0,
          "bits": [ 1694 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1696 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1697 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_1_D1": {
          "hide_name": 0,
          "bits": [ 1695 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1698 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1699 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1691 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1700 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1702 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1703 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.18-157.20"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1701 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.54-157.56"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1704 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.30-157.32"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1705 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.26-157.28"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1692 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1706 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.58-157.60"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1708 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.38-157.40"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1709 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.34-157.36"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1707 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1710 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1711 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.42-157.44"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD": {
          "hide_name": 0,
          "bits": [ 839, 975, 31, 33, 841, 962, 1693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1712 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1714 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1715 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 1356, 846, 839, 975, 1457, 962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 839, 975, 45, 47, 849, 962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1713 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1716 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1_D_LUT4_C_Z_L6MUX21_Z_SD_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1717 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_B": {
          "hide_name": 0,
          "bits": [ 840, 1718, 859, 1719 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_C": {
          "hide_name": 0,
          "bits": [ 840, 858, 859, 860 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_C_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1720 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_C_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1722 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_C_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1723 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "usb.game_y_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2_C_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1721 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "usb.game_y_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 40, 39, 1623, 1624 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.key1": {
          "hide_name": 0,
          "bits": [ 66, 64, 62, 60, 58, 56, 54, 52 ],
          "attributes": {
            "hdlname": "usb key1",
            "src": "../../src/usb_hid_host.v:24.22-24.26"
          }
        },
        "usb.key1_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1724 ],
          "attributes": {
          }
        },
        "usb.key2": {
          "hide_name": 0,
          "bits": [ 82, 80, 78, 76, 74, 72, 70, 68 ],
          "attributes": {
            "hdlname": "usb key2",
            "src": "../../src/usb_hid_host.v:24.28-24.32"
          }
        },
        "usb.key2_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1725 ],
          "attributes": {
          }
        },
        "usb.key_modifiers": {
          "hide_name": 0,
          "bits": [ 419, 360, 418, 370, 379, 359, 378, 377 ],
          "attributes": {
            "hdlname": "usb key_modifiers",
            "src": "../../src/usb_hid_host.v:23.22-23.35"
          }
        },
        "usb.key_modifiers_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1726 ],
          "attributes": {
          }
        },
        "usb.mouse_btn": {
          "hide_name": 0,
          "bits": [ 1729, 1672, 1728, "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb mouse_btn",
            "src": "../../src/usb_hid_host.v:27.22-27.31"
          }
        },
        "usb.mouse_btn_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 840, 891, 847, 892, 890 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.mouse_btn_LUT4_C_1_Z_L6MUX21_Z_D0": {
          "hide_name": 0,
          "bits": [ 1731 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36"
          }
        },
        "usb.mouse_btn_LUT4_C_1_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1733 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24"
          }
        },
        "usb.mouse_btn_LUT4_C_1_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1734 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.18-141.20"
          }
        },
        "usb.mouse_btn_LUT4_C_1_Z_L6MUX21_Z_D1": {
          "hide_name": 0,
          "bits": [ 1732 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40"
          }
        },
        "usb.mouse_btn_LUT4_C_1_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1735 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "usb.mouse_btn_LUT4_C_1_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1736 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "usb.mouse_btn_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1730 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.30-141.32"
          }
        },
        "usb.mouse_btn_LUT4_C_Z_PFUMX_ALUT_BLUT": {
          "hide_name": 0,
          "bits": [ 1737 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.26-141.28"
          }
        },
        "usb.mouse_btn_PFUMX_C0_ALUT": {
          "hide_name": 0,
          "bits": [ 1738 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.mouse_btn_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 1739 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.mouse_btn_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1740 ],
          "attributes": {
          }
        },
        "usb.mouse_dx": {
          "hide_name": 0,
          "bits": [ 790, 791, 783, 784, 776, 777, 768, 769 ],
          "signed": 1,
          "attributes": {
            "hdlname": "usb mouse_dx",
            "src": "../../src/usb_hid_host.v:28.29-28.37"
          }
        },
        "usb.mouse_dy": {
          "hide_name": 0,
          "bits": [ 819, 820, 812, 813, 805, 806, 797, 798 ],
          "signed": 1,
          "attributes": {
            "hdlname": "usb mouse_dy",
            "src": "../../src/usb_hid_host.v:29.29-29.37"
          }
        },
        "usb.mouse_dy_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1756, 1755, 1754, 1753, 1752, 1751, 1750, 1749 ],
          "attributes": {
          }
        },
        "usb.rcvct": {
          "hide_name": 0,
          "bits": [ 1597, 1598, 1599, 1759 ],
          "attributes": {
            "hdlname": "usb rcvct",
            "src": "../../src/usb_hid_host.v:54.12-54.17"
          }
        },
        "usb.rcvct_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 1762, 1598, 1599, 1759 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:141.22-141.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "usb.rcvct_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1762, 1761, 1760, 1757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:141.22-141.31|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "usb.rcvct_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 1758 ],
          "attributes": {
          }
        },
        "usb.regs.0.0_DO": {
          "hide_name": 0,
          "bits": [ 1766, 1765, 1764, 1763 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.regs.0.0_WRE": {
          "hide_name": 0,
          "bits": [ 1768, 1781, 1794, 2362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/techmap.v:615.34-615.35",
            "unused_bits": "3"
          }
        },
        "usb.regs.0.1_DO": {
          "hide_name": 0,
          "bits": [ 1772, 1771, 1770, 1769, 1774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.regs.0.1_DO_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1773 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.regs.0.1_DO_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 1775 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.regs.0.2_DO": {
          "hide_name": 0,
          "bits": [ 1780, 1779, 1778, 1777 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.regs.0.3_DO": {
          "hide_name": 0,
          "bits": [ 1785, 1784, 1783, 1782, 1787 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.regs.0.3_DO_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1786 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.regs.0.3_DO_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 1788 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.regs.0.4_DO": {
          "hide_name": 0,
          "bits": [ 1793, 1792, 1791, 1790 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.regs.0.5_DO": {
          "hide_name": 0,
          "bits": [ 1798, 1797, 1796, 1795, 1800 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.regs.0.5_DO_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1799 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.regs.0.5_DO_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 1801 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.report": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "usb report",
            "src": "../../src/usb_hid_host.v:18.16-18.22"
          }
        },
        "usb.report_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1614 ],
          "attributes": {
          }
        },
        "usb.save": {
          "hide_name": 0,
          "bits": [ 1805 ],
          "attributes": {
            "hdlname": "usb save",
            "src": "../../src/usb_hid_host.v:43.6-43.10"
          }
        },
        "usb.save_b": {
          "hide_name": 0,
          "bits": [ 2193, 2194, 2191, "x" ],
          "attributes": {
            "hdlname": "usb save_b",
            "src": "../../src/usb_hid_host.v:45.12-45.18"
          }
        },
        "usb.save_delayed": {
          "hide_name": 0,
          "bits": [ 1804 ],
          "attributes": {
            "hdlname": "usb save_delayed",
            "src": "../../src/usb_hid_host.v:148.5-148.17"
          }
        },
        "usb.save_delayed_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1810, 1811, 1806 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.save_r": {
          "hide_name": 0,
          "bits": [ 1811, 1810, 1767, 1803 ],
          "attributes": {
            "hdlname": "usb save_r",
            "src": "../../src/usb_hid_host.v:44.12-44.18"
          }
        },
        "usb.typ": {
          "hide_name": 0,
          "bits": [ 12, 13 ],
          "attributes": {
            "hdlname": "usb typ",
            "src": "../../src/usb_hid_host.v:17.22-17.25"
          }
        },
        "usb.typ_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1807 ],
          "attributes": {
          }
        },
        "usb.typ_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1809, 1808 ],
          "attributes": {
          }
        },
        "usb.typ_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1776, 1802, 1789 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.typ_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 1585 ],
          "attributes": {
          }
        },
        "usb.ukp.bitadr": {
          "hide_name": 0,
          "bits": [ 1824, 1822, 1615, 1819, 1817, 1815, 1813 ],
          "attributes": {
            "hdlname": "usb ukp bitadr",
            "src": "../../src/usb_hid_host.v:212.15-212.21"
          }
        },
        "usb.ukp.conct": {
          "hide_name": 0,
          "bits": [ 1841, 1842, 1851, 1852, 1846, 1847, 1831, 1832, 1825, 1826, 1836, 1837, 1881, 1882, 1876, 1877, 1871, 1872, 1866, 1867, 1861, 1862, 1855, 1856 ],
          "attributes": {
            "hdlname": "usb ukp conct",
            "src": "../../src/usb_hid_host.v:228.16-228.21"
          }
        },
        "usb.ukp.conct_CCU2C_B0_10_COUT": {
          "hide_name": 0,
          "bits": [ 1838 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.conct_CCU2C_B0_11_COUT": {
          "hide_name": 0,
          "bits": [ 1843 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.conct_CCU2C_B0_11_S0": {
          "hide_name": 0,
          "bits": [ 1844 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "usb.ukp.conct_CCU2C_B0_1_COUT": {
          "hide_name": 0,
          "bits": [ 1827 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.conct_CCU2C_B0_2_COUT": {
          "hide_name": 0,
          "bits": [ 1833 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.conct_CCU2C_B0_3_COUT": {
          "hide_name": 0,
          "bits": [ 1848 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.conct_CCU2C_B0_4_COUT": {
          "hide_name": 0,
          "bits": [ 1858 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "usb.ukp.conct_CCU2C_B0_5_COUT": {
          "hide_name": 0,
          "bits": [ 1857 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.conct_CCU2C_B0_6_COUT": {
          "hide_name": 0,
          "bits": [ 1863 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.conct_CCU2C_B0_7_COUT": {
          "hide_name": 0,
          "bits": [ 1868 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.conct_CCU2C_B0_8_COUT": {
          "hide_name": 0,
          "bits": [ 1873 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.conct_CCU2C_B0_9_COUT": {
          "hide_name": 0,
          "bits": [ 1878 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.conct_CCU2C_B0_COUT": {
          "hide_name": 0,
          "bits": [ 1828 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.conct_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1885, 1845, 1853, 1854, 1849, 1850, 1834, 1835, 1829, 1830, 1839, 1840, 1883, 1884, 1879, 1880, 1874, 1875, 1869, 1870, 1864, 1865, 1859, 1860 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:355.50-355.59|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "usb.ukp.cond": {
          "hide_name": 0,
          "bits": [ 1890 ],
          "attributes": {
            "hdlname": "usb ukp cond",
            "src": "../../src/usb_hid_host.v:200.41-200.45"
          }
        },
        "usb.ukp.cond_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1891 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_ALUT": {
          "hide_name": 0,
          "bits": [ 1892 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z": {
          "hide_name": 0,
          "bits": [ 1939, 1899, 1894, 1940, 1906 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN": {
          "hide_name": 0,
          "bits": [ 1897 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:298.36-298.42|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1903 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1905, 1904, 1906, 1907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1902, 1908, 1909, 1910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1901, 1913, 1909, 1910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D_Z_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1914, 1911, 1936, 1934, 1932, 1929, 1926, 1923, 1920, 1917 ],
          "attributes": {
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D_Z_LUT4_B_Z_LUT4_Z_7_B": {
          "hide_name": 0,
          "bits": [ 1895, 1935, 1909, 1910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D_Z_LUT4_B_Z_LUT4_Z_7_B_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 1937 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_D_Z_LUT4_B_Z_LUT4_Z_7_B_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 1938 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1898 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:298.36-298.42|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 1941 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:298.36-298.42|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 1944 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:298.36-298.42|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 1947 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:298.36-298.42|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": {
          "hide_name": 0,
          "bits": [ 1952, 1894, 1948, 1950, 1906 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1951 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1953 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_D_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 1918, 1919, 1909, 1910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": {
          "hide_name": 0,
          "bits": [ 1959, 1894, 1949, 1957, 1906 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1958 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1960 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0": {
          "hide_name": 0,
          "bits": [ 1965, 1894, 1945, 1963, 1906 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1964 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1966 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_D_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 1924, 1925, 1909, 1910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1": {
          "hide_name": 0,
          "bits": [ 1971, 1894, 1946, 1969, 1906 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1970 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1972 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S1_LUT4_D_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 1921, 1922, 1909, 1910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S0": {
          "hide_name": 0,
          "bits": [ 1977, 1894, 1942, 1975, 1906 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S0_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1976 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S0_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1978 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S0_LUT4_D_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 1930, 1931, 1909, 1910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S1": {
          "hide_name": 0,
          "bits": [ 1982, 1894, 1943, 1980, 1906 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1981 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1983 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_COUT_CCU2C_CIN_S1_LUT4_D_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 1927, 1928, 1909, 1910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 1987, 1894, 1900, 1985, 1906 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1986 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1988 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_CCU2C_S0_S1_LUT4_D_Z_PFUMX_ALUT_Z": {
          "hide_name": 0,
          "bits": [ 1896, 1933, 1909, 1910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1961, 1962, 1956 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 1998 ],
          "attributes": {
          }
        },
        "usb.ukp.cond_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 1999 ],
          "attributes": {
          }
        },
        "usb.ukp.cond_TRELLIS_FF_Q_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 1961, 1955, 1992 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.cond_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 6, 1889, 1893, 2007, 2000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.connected": {
          "hide_name": 0,
          "bits": [ 1584 ],
          "attributes": {
            "hdlname": "usb ukp connected",
            "src": "../../src/usb_hid_host.v:180.16-180.25"
          }
        },
        "usb.ukp.connected_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2008 ],
          "attributes": {
          }
        },
        "usb.ukp.connected_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2009 ],
          "attributes": {
          }
        },
        "usb.ukp.data": {
          "hide_name": 0,
          "bits": [ 2019, 2018, 2017, 2016, 2015, 2014, 2013, 2012 ],
          "attributes": {
            "hdlname": "usb ukp data",
            "src": "../../src/usb_hid_host.v:213.15-213.19"
          }
        },
        "usb.ukp.data_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2010 ],
          "attributes": {
          }
        },
        "usb.ukp.dmi": {
          "hide_name": 0,
          "bits": [ 2020 ],
          "attributes": {
            "hdlname": "usb ukp dmi",
            "src": "../../src/usb_hid_host.v:367.17-367.20"
          }
        },
        "usb.ukp.dmid": {
          "hide_name": 0,
          "bits": [ 2022 ],
          "attributes": {
            "hdlname": "usb ukp dmid",
            "src": "../../src/usb_hid_host.v:227.10-227.14"
          }
        },
        "usb.ukp.dmid_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2026, 2027, 2024, 2023 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.dmid_LUT4_C_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2025, 2029, 2028 ],
          "attributes": {
          }
        },
        "usb.ukp.dmis": {
          "hide_name": 0,
          "bits": [ 2030 ],
          "attributes": {
            "hdlname": "usb ukp dmis",
            "src": "../../src/usb_hid_host.v:200.60-200.64"
          }
        },
        "usb.ukp.dmis_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2011, 2037, 2034 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.dmis_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2035 ],
          "attributes": {
          }
        },
        "usb.ukp.dpi": {
          "hide_name": 0,
          "bits": [ 2036 ],
          "attributes": {
            "hdlname": "usb ukp dpi",
            "src": "../../src/usb_hid_host.v:367.12-367.15"
          }
        },
        "usb.ukp.dpi_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 1813, 1815, 1817, 2039, 2037 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.dpi_LUT4_B_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2040 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.dpi_LUT4_B_D_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 2041 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.dpi_LUT4_B_D_PFUMX_C0_Z": {
          "hide_name": 0,
          "bits": [ 6, 2123, 2020, 2043, 2042 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.dpi_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2046, 1993, 2064, 2038, 2048 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_LUT4_Z_2_B": {
          "hide_name": 0,
          "bits": [ 2049, 2047 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_LUT4_Z_2_B_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2001, 2032 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_LUT4_Z_2_C": {
          "hide_name": 0,
          "bits": [ 2047, 2002, 2037 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_LUT4_Z_2_C_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2050 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_LUT4_Z_2_C_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2051 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_LUT4_Z_2_C_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 2053, 2054, 2055, 2056, 2052 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2061 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.dpi_LUT4_B_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2062 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.inst": {
          "hide_name": 0,
          "bits": [ 1968, 1973, 1955, 1961 ],
          "attributes": {
            "hdlname": "usb ukp inst",
            "src": "../../src/usb_hid_host.v:196.16-196.20"
          }
        },
        "usb.ukp.inst_ready": {
          "hide_name": 0,
          "bits": [ 2006 ],
          "attributes": {
            "hdlname": "usb ukp inst_ready",
            "src": "../../src/usb_hid_host.v:200.9-200.19"
          }
        },
        "usb.ukp.inst_ready_PFUMX_C0_ALUT": {
          "hide_name": 0,
          "bits": [ 2067 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.inst_ready_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 2068 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.insth": {
          "hide_name": 0,
          "bits": [ 1997, 1996, 1995, 1994 ],
          "attributes": {
            "hdlname": "usb ukp insth",
            "src": "../../src/usb_hid_host.v:197.16-197.21"
          }
        },
        "usb.ukp.insth_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2032, 2033 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.interval": {
          "hide_name": 0,
          "bits": [ 2101, 2102, 2086, 2087, 2081, 2082, 2076, 2077, 2070, 2071, 2097, 2098, 2091, 2092 ],
          "attributes": {
            "hdlname": "usb ukp interval",
            "src": "../../src/usb_hid_host.v:211.16-211.24"
          }
        },
        "usb.ukp.interval_CCU2C_B0_1_COUT": {
          "hide_name": 0,
          "bits": [ 2072 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:346.43-346.55|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.interval_CCU2C_B0_2_COUT": {
          "hide_name": 0,
          "bits": [ 2078 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:346.43-346.55|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.interval_CCU2C_B0_3_COUT": {
          "hide_name": 0,
          "bits": [ 2083 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:346.43-346.55|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.interval_CCU2C_B0_4_COUT": {
          "hide_name": 0,
          "bits": [ 2094 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:346.43-346.55|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "usb.ukp.interval_CCU2C_B0_5_COUT": {
          "hide_name": 0,
          "bits": [ 2093 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:346.43-346.55|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.interval_CCU2C_B0_6_COUT": {
          "hide_name": 0,
          "bits": [ 2088 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:346.43-346.55|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.interval_CCU2C_B0_6_S0": {
          "hide_name": 0,
          "bits": [ 2103 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "usb.ukp.interval_CCU2C_B0_COUT": {
          "hide_name": 0,
          "bits": [ 2073 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:346.43-346.55|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.interval_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2105, 2104, 2089, 2090, 2084, 2085, 2079, 2080, 2074, 2075, 2099, 2100, 2095, 2096 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:346.43-346.55|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "usb.ukp.interval_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2106 ],
          "attributes": {
          }
        },
        "usb.ukp.lb4": {
          "hide_name": 0,
          "bits": [ 1967, 1974, 1954, 1962 ],
          "attributes": {
            "hdlname": "usb ukp lb4",
            "src": "../../src/usb_hid_host.v:210.15-210.18"
          }
        },
        "usb.ukp.lb4_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2107 ],
          "attributes": {
          }
        },
        "usb.ukp.lb4_TRELLIS_FF_Q_CE_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1993, 2108, 2005, 2037 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.lb4w": {
          "hide_name": 0,
          "bits": [ 1990, 1989, 1979, 1984 ],
          "attributes": {
            "hdlname": "usb ukp lb4w",
            "src": "../../src/usb_hid_host.v:210.24-210.28"
          }
        },
        "usb.ukp.lb4w_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2109 ],
          "attributes": {
          }
        },
        "usb.ukp.lb4w_TRELLIS_FF_Q_CE_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1889, 1893, 2110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.mbit": {
          "hide_name": 0,
          "bits": [ 2045, 2044 ],
          "attributes": {
            "hdlname": "usb ukp mbit",
            "src": "../../src/usb_hid_host.v:203.15-203.19"
          }
        },
        "usb.ukp.mbit_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 2111 ],
          "attributes": {
          }
        },
        "usb.ukp.mbit_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2112 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.mbit_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2114, 2113 ],
          "attributes": {
          }
        },
        "usb.ukp.mbit_TRELLIS_FF_Q_DI_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 1887, 1888, 2006, 2119, 2116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.mbit_TRELLIS_FF_Q_DI_LUT4_Z_1_D_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 2117, 1993, 2118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.nak": {
          "hide_name": 0,
          "bits": [ 2123 ],
          "attributes": {
            "hdlname": "usb ukp nak",
            "src": "../../src/usb_hid_host.v:200.51-200.54"
          }
        },
        "usb.ukp.nak_LUT4_A_B": {
          "hide_name": 0,
          "bits": [ 1961, 1955, 2124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2184, 2130, 2126, 2004, 2127 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2020, 2066, 2031, 2065, 2063 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_D_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2131 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_D_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2132 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.nak_LUT4_A_B_LUT4_D_Z_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 2101, 2134, 2135, 2136, 2133 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.nak_LUT4_A_C": {
          "hide_name": 0,
          "bits": [ 2123, 2124, 2125, 2000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.nak_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 1992, 2002, 2003 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.nak_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 2137 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.nak_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2138 ],
          "attributes": {
          }
        },
        "usb.ukp.nak_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2139 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.nrzon": {
          "hide_name": 0,
          "bits": [ 2140 ],
          "attributes": {
            "hdlname": "usb ukp nrzon",
            "src": "../../src/usb_hid_host.v:201.18-201.23"
          }
        },
        "usb.ukp.nrzon_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 1822, 2140, 1824, 2141 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.nrzon_LUT4_B_D_LUT4_D_B": {
          "hide_name": 0,
          "bits": [ 2142 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:344.18-344.27|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.nrzon_LUT4_B_D_LUT4_D_B_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2145 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:344.18-344.27|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.nrzon_LUT4_B_D_LUT4_D_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2148 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:344.18-344.27|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.nrzon_LUT4_B_D_LUT4_D_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2151 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "usb.ukp.nrzon_LUT4_B_D_LUT4_D_B_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2152 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "usb.ukp.nrzon_LUT4_B_D_LUT4_D_B_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2149 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "usb.ukp.nrzon_LUT4_B_D_LUT4_D_B_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2150 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "usb.ukp.nrzon_LUT4_B_D_LUT4_D_B_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2146 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "usb.ukp.nrzon_LUT4_B_D_LUT4_D_B_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2147 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "usb.ukp.nrzon_LUT4_B_D_LUT4_D_C": {
          "hide_name": 0,
          "bits": [ 1813, 2142, 2143, 2141 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.nrzon_LUT4_B_D_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 2144 ],
          "attributes": {
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2153, 2037 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 6, 2154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_2_B": {
          "hide_name": 0,
          "bits": [ 1615, 2155, 2043, 2154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_2_B_CCU2C_S0_CIN": {
          "hide_name": 0,
          "bits": [ 2156 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:333.31-333.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_2_B_CCU2C_S0_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2159 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_2_B_CCU2C_S0_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2160 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_2_B_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2157 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:333.31-333.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_3_B": {
          "hide_name": 0,
          "bits": [ 1819, 2158, 2043, 2154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_4_B": {
          "hide_name": 0,
          "bits": [ 1817, 2161, 2043, 2154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_4_B_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2162 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:333.31-333.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_5_B": {
          "hide_name": 0,
          "bits": [ 1815, 2163, 2043, 2154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_6_B": {
          "hide_name": 0,
          "bits": [ 1813, 2164, 2043, 2154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_6_B_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2165 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:333.31-333.41|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_6_B_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 2166 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "usb.ukp.nrzon_TRELLIS_FF_Q_DI_LUT4_C_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1823, 1821, 1820, 1818, 1816, 1814, 1812 ],
          "attributes": {
          }
        },
        "usb.ukp.nrzrxct": {
          "hide_name": 0,
          "bits": [ 2169, 2168, 2167 ],
          "attributes": {
            "hdlname": "usb ukp nrzrxct",
            "src": "../../src/usb_hid_host.v:214.24-214.31"
          }
        },
        "usb.ukp.nrzrxct_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 2173, 2168, 2167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:336.44-336.55|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "usb.ukp.nrzrxct_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2173, 2172, 2170 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:336.44-336.55|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "usb.ukp.nrzrxct_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2171 ],
          "attributes": {
          }
        },
        "usb.ukp.nrztxct": {
          "hide_name": 0,
          "bits": [ 2180, 2178, 2176 ],
          "attributes": {
            "hdlname": "usb ukp nrztxct",
            "src": "../../src/usb_hid_host.v:214.15-214.22"
          }
        },
        "usb.ukp.nrztxct_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2174, 2277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.nrztxct_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2179, 2177, 2175 ],
          "attributes": {
          }
        },
        "usb.ukp.pc": {
          "hide_name": 0,
          "bits": [ 1901, 1902, 1895, 1896, 1930, 1927, 1924, 1921, 1918, 1915, "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb ukp pc",
            "src": "../../src/usb_hid_host.v:208.16-208.18"
          }
        },
        "usb.ukp.sadr": {
          "hide_name": 0,
          "bits": [ 2129, 2128, 2184, 2120 ],
          "attributes": {
            "hdlname": "usb ukp sadr",
            "src": "../../src/usb_hid_host.v:207.15-207.19"
          }
        },
        "usb.ukp.sadr_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2186, 2185, 2183, 2182 ],
          "attributes": {
          }
        },
        "usb.ukp.sadr_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2128, 2129, 2126, 2187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.sadr_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2188 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.sadr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2189 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.save": {
          "hide_name": 0,
          "bits": [ 1805 ],
          "attributes": {
            "hdlname": "usb ukp save",
            "src": "../../src/usb_hid_host.v:178.16-178.20"
          }
        },
        "usb.ukp.save_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2190 ],
          "attributes": {
          }
        },
        "usb.ukp.save_b": {
          "hide_name": 0,
          "bits": [ 2193, 2194, 2191, "x" ],
          "attributes": {
            "hdlname": "usb ukp save_b",
            "src": "../../src/usb_hid_host.v:179.30-179.36"
          }
        },
        "usb.ukp.save_b_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1603, 1602, 1601 ],
          "attributes": {
          }
        },
        "usb.ukp.save_b_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2191, 1955, 2192 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.save_b_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2195 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.save_b_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2196 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.save_r": {
          "hide_name": 0,
          "bits": [ 1811, 1810, 1767, 1803 ],
          "attributes": {
            "hdlname": "usb ukp save_r",
            "src": "../../src/usb_hid_host.v:179.22-179.28"
          }
        },
        "usb.ukp.save_r_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2197 ],
          "attributes": {
          }
        },
        "usb.ukp.save_r_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2198 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.save_r_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2199 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.sb": {
          "hide_name": 0,
          "bits": [ 2209, 2208, 2207, 2206, 2204, 2203, 2202, 2201 ],
          "attributes": {
            "hdlname": "usb ukp sb",
            "src": "../../src/usb_hid_host.v:206.15-206.17"
          }
        },
        "usb.ukp.sb_TRELLIS_FF_Q_7_CE": {
          "hide_name": 0,
          "bits": [ 2205 ],
          "attributes": {
          }
        },
        "usb.ukp.sb_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2200 ],
          "attributes": {
          }
        },
        "usb.ukp.sb_TRELLIS_FF_Q_CE_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2210, 2115, 1993, 2069 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.state": {
          "hide_name": 0,
          "bits": [ 1893, 1889, 1888, 1887 ],
          "attributes": {
            "hdlname": "usb ukp state",
            "src": "../../src/usb_hid_host.v:204.15-204.20"
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2214, 2213, 2212, 2211 ],
          "attributes": {
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 1893, 2069, 2216, 2116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2006, 2217, 1993, 2218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1889, 2069, 2116, 2215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 2006, 2217, 2219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1888, 1889, 1893, 2220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1993, 2221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT": {
          "hide_name": 0,
          "bits": [ 2224 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT": {
          "hide_name": 0,
          "bits": [ 2225 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2222 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2223 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1889, 1887, 2006, 2226, 2116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.timing": {
          "hide_name": 0,
          "bits": [ 2024, 2027, 2026 ],
          "attributes": {
            "hdlname": "usb ukp timing",
            "src": "../../src/usb_hid_host.v:209.15-209.21"
          }
        },
        "usb.ukp.ug": {
          "hide_name": 0,
          "bits": [ 2021 ],
          "attributes": {
            "hdlname": "usb ukp ug",
            "src": "../../src/usb_hid_host.v:201.9-201.11"
          }
        },
        "usb.ukp.ug_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 2176, 2178, 2180, 2181 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2229 ],
          "attributes": {
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2230 ],
          "attributes": {
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 2026, 1973, 2027, 2024, 1991 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q_DI_LUT4_Z_C_PFUMX_C0_ALUT": {
          "hide_name": 0,
          "bits": [ 2231 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q_DI_LUT4_Z_C_PFUMX_C0_BLUT": {
          "hide_name": 0,
          "bits": [ 2232 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2120, 2121, 2122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.ug_TRELLIS_FF_Q_DI_LUT4_Z_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2233 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.ukpdat": {
          "hide_name": 0,
          "bits": [ 1586, 1587, 1588, 1589, 1604, 1605, 1606, 1607 ],
          "attributes": {
            "hdlname": "usb ukp ukpdat",
            "src": "../../src/usb_hid_host.v:177.22-177.28"
          }
        },
        "usb.ukp.ukprdy": {
          "hide_name": 0,
          "bits": [ 1613 ],
          "attributes": {
            "hdlname": "usb ukp ukprdy",
            "src": "../../src/usb_hid_host.v:175.16-175.22"
          }
        },
        "usb.ukp.ukprdy_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2234 ],
          "attributes": {
          }
        },
        "usb.ukp.ukprdy_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1813, 1613, 2235, 2038 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.ukprdyd": {
          "hide_name": 0,
          "bits": [ 2236 ],
          "attributes": {
            "hdlname": "usb ukp ukprdyd",
            "src": "../../src/usb_hid_host.v:368.12-368.19"
          }
        },
        "usb.ukp.ukprdyd_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1856, 2238, 2237 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.ukprdyd_LUT4_C_Z_LUT4_C_1_Z": {
          "hide_name": 0,
          "bits": [ 1915, 1916, 1909, 1910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.ukprdyd_LUT4_C_Z_LUT4_C_1_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2239 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.ukprdyd_LUT4_C_Z_LUT4_C_1_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2240 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.ukprdyd_LUT4_C_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1886 ],
          "attributes": {
          }
        },
        "usb.ukp.ukprom.adr": {
          "hide_name": 0,
          "bits": [ 1901, 1902, 1895, 1896, 1930, 1927, 1924, 1921, 1918, 1915, "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb ukp ukprom adr",
            "src": "../../src/usb_hid_host_rom_random.v:3.15-3.18"
          }
        },
        "usb.ukp.ukprom.clk": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "hdlname": "usb ukp ukprom clk",
            "src": "../../src/usb_hid_host_rom_random.v:2.8-2.11"
          }
        },
        "usb.ukp.ukprom.data": {
          "hide_name": 0,
          "bits": [ 1968, 1973, 1955, 1961 ],
          "attributes": {
            "hdlname": "usb ukp ukprom data",
            "src": "../../src/usb_hid_host_rom_random.v:4.15-4.19"
          }
        },
        "usb.ukp.ukprom.mem.0.0_DOA4": {
          "hide_name": 0,
          "bits": [ 1968, 1973, 1955, 1961, 2249, 2250, 2251, 2252, 2253, 2254, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v:45.13-45.16",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "usb.ukp.ukprom.mem.0.0_DOB0": {
          "hide_name": 0,
          "bits": [ 2255, 2256, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "usb.ukp.ukpstb": {
          "hide_name": 0,
          "bits": [ 1617 ],
          "attributes": {
            "hdlname": "usb ukp ukpstb",
            "src": "../../src/usb_hid_host.v:176.12-176.18"
          }
        },
        "usb.ukp.um": {
          "hide_name": 0,
          "bits": [ 2276 ],
          "attributes": {
            "hdlname": "usb ukp um",
            "src": "../../src/usb_hid_host.v:200.33-200.35"
          }
        },
        "usb.ukp.um_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2279, 2126, 2228, 2273 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.um_TRELLIS_FF_Q_CE_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2121, 2277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.um_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2274 ],
          "attributes": {
          }
        },
        "usb.ukp.um_TRELLIS_FF_Q_LSR": {
          "hide_name": 0,
          "bits": [ 2275 ],
          "attributes": {
          }
        },
        "usb.ukp.up": {
          "hide_name": 0,
          "bits": [ 2278 ],
          "attributes": {
            "hdlname": "usb ukp up",
            "src": "../../src/usb_hid_host.v:200.25-200.27"
          }
        },
        "usb.ukp.up_LUT4_A_B": {
          "hide_name": 0,
          "bits": [ 2176, 2178, 2279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.up_LUT4_A_C": {
          "hide_name": 0,
          "bits": [ 2278, 2279, 2280, 2281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.up_LUT4_A_C_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 2021, 2227, 2228 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.up_LUT4_A_C_LUT4_Z_1_D_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 2184, 2285, 2286, 2287 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.up_LUT4_A_C_LUT4_Z_1_D_LUT4_Z_1_B_LUT4_Z_2_D": {
          "hide_name": 0,
          "bits": [ 2207, 2128, 2129, 2288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.up_LUT4_A_C_LUT4_Z_1_D_LUT4_Z_1_B_LUT4_Z_2_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2206, 2184, 2130, 2289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.up_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 2184, 2282, 2283, 2284 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.up_LUT4_B_D_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2291 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.ukp.up_LUT4_B_D_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2292 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.ukp.up_LUT4_B_D_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 2203, 2204, 2128, 2129, 2293 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.up_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2294 ],
          "attributes": {
          }
        },
        "usb.ukp.up_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2290 ],
          "attributes": {
          }
        },
        "usb.ukp.usb_dm": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "hdlname": "usb ukp usb_dm",
            "src": "../../src/usb_hid_host.v:173.19-173.25"
          }
        },
        "usb.ukp.usb_dp": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "hdlname": "usb ukp usb_dp",
            "src": "../../src/usb_hid_host.v:173.11-173.17"
          }
        },
        "usb.ukp.usb_oe": {
          "hide_name": 0,
          "bits": [ 2021 ],
          "attributes": {
            "hdlname": "usb ukp usb_oe",
            "src": "../../src/usb_hid_host.v:174.12-174.18"
          }
        },
        "usb.ukp.usbclk": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "hdlname": "usb ukp usbclk",
            "src": "../../src/usb_hid_host.v:172.11-172.17"
          }
        },
        "usb.ukp.wk": {
          "hide_name": 0,
          "bits": [ 2060, 2059, 2058, 2057, 2056, 2055, 2054, 2053 ],
          "attributes": {
            "hdlname": "usb ukp wk",
            "src": "../../src/usb_hid_host.v:205.15-205.17"
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7_CE": {
          "hide_name": 0,
          "bits": [ 2300 ],
          "attributes": {
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 2304, 2303, 2302, 2301 ],
          "attributes": {
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7_DI_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 1955, 2307, 2308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7_DI_LUT4_Z_1_D_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2310 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:259.64-259.73|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7_DI_LUT4_Z_2_D": {
          "hide_name": 0,
          "bits": [ 1961, 2307, 2311 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 1973, 2306, 2307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7_DI_LUT4_Z_C_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 2309 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:259.64-259.73|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7_DI_LUT4_Z_C_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 2312 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_7_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1968, 2060, 2307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2295 ],
          "attributes": {
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_CE_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1893, 2305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2299, 2298, 2297, 2296 ],
          "attributes": {
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_DI_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 1955, 2313, 2315 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_DI_LUT4_Z_1_D_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2317 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:259.64-259.73|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_DI_LUT4_Z_2_D": {
          "hide_name": 0,
          "bits": [ 1961, 2313, 2318 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1973, 2313, 2314 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 2316 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:259.64-259.73|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.wk_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 1968, 2313, 2319 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.ukp.wpc": {
          "hide_name": 0,
          "bits": [ 1912, 1905, 1939, 1987, 1977, 1982, 1965, 1971, 1952, 1959, "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "usb ukp wpc",
            "src": "../../src/usb_hid_host.v:208.24-208.27"
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2327, 2326, 2325, 2324, 2323, 2322, 2321, 2320, 2363, 2364, 2365, 2366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:290.38-290.44|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27",
            "unused_bits": "8 9 10 11"
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_DI_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 2328 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:290.38-290.44|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 2330 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:290.38-290.44|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_DI_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2329 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:290.38-290.44|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_DI_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 2331 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../../src/usb_hid_host.v:290.38-290.44|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4|/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "usb.ukp.wpc_TRELLIS_FF_Q_DI_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 2332 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "usb.ukpdat": {
          "hide_name": 0,
          "bits": [ 1586, 1587, 1588, 1589, 1604, 1605, 1606, 1607 ],
          "attributes": {
            "hdlname": "usb ukpdat",
            "src": "../../src/usb_hid_host.v:41.12-41.18"
          }
        },
        "usb.usb_dm": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "hdlname": "usb usb_dm",
            "src": "../../src/usb_hid_host.v:15.12-15.18"
          }
        },
        "usb.usb_dp": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "hdlname": "usb usb_dp",
            "src": "../../src/usb_hid_host.v:15.20-15.26"
          }
        },
        "usb.usbclk": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "hdlname": "usb usbclk",
            "src": "../../src/usb_hid_host.v:13.12-13.18"
          }
        },
        "usb.valid": {
          "hide_name": 0,
          "bits": [ 2333 ],
          "attributes": {
            "hdlname": "usb valid",
            "src": "../../src/usb_hid_host.v:67.5-67.10"
          }
        },
        "usb.valid_LUT4_B_C": {
          "hide_name": 0,
          "bits": [ 1598, 1597, 1621 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.valid_LUT4_B_D": {
          "hide_name": 0,
          "bits": [ 1607, 1606, 1647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.valid_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 1642, 1643, 1644, 1645 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.valid_LUT4_B_Z_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 840, 1648, 1600 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.valid_LUT4_B_Z_LUT4_Z_1_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1607, 769, 49, 2334 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.valid_LUT4_B_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1748, 1747, 1746, 1745, 1744, 1743, 1742, 1741 ],
          "attributes": {
          }
        },
        "usb.valid_LUT4_B_Z_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 1648, 1649 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.valid_LUT4_B_Z_PFUMX_Z_ALUT": {
          "hide_name": 0,
          "bits": [ 2335 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24"
          }
        },
        "usb.valid_LUT4_B_Z_PFUMX_Z_BLUT": {
          "hide_name": 0,
          "bits": [ 2336 ],
          "attributes": {
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.18-133.20"
          }
        },
        "usb.valid_LUT4_B_Z_PFUMX_Z_C0": {
          "hide_name": 0,
          "bits": [ 1605, 1604, 1589, 1588, 2337 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.valid_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1657, 1658, 1639, 1641 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.valid_LUT4_C_Z_LUT4_Z_1_D": {
          "hide_name": 0,
          "bits": [ 112, 1727, 1600 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.valid_LUT4_C_Z_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 112, 1654, 1600 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.valid_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 1598, 1597, 1660, 1641 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.valid_LUT4_D_Z_LUT4_C_D": {
          "hide_name": 0,
          "bits": [ 1727, 1641 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.valid_LUT4_D_Z_LUT4_C_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 839, 975, 849, 864, 841, 50, 962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb.valid_LUT4_D_Z_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 1622 ],
          "attributes": {
          }
        },
        "usb.valid_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 2339 ],
          "attributes": {
          }
        },
        "usb.valid_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 2338, 1727 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/mt/scratch/tmp/openfpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24"
          }
        },
        "usb_fpga_bd_dn": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "top.v:20.11-20.25"
          }
        },
        "usb_fpga_bd_dp": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "top.v:21.11-21.25"
          }
        },
        "usb_fpga_pu_dn": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "top.v:23.12-23.26"
          }
        },
        "usb_fpga_pu_dp": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "top.v:24.12-24.26"
          }
        },
        "usb_report": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "top.v:36.6-36.16"
          }
        },
        "usb_type": {
          "hide_name": 0,
          "bits": [ 12, 13 ],
          "attributes": {
            "src": "top.v:31.12-31.20"
          }
        }
      }
    }
  }
}
