
21_I2C_ADXL345.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c98  08000130  08000130  00010130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000dc8  08000dd0  00010dd0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000dc8  08000dc8  00010dd0  2**0
                  CONTENTS
  4 .ARM          00000000  08000dc8  08000dc8  00010dd0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000dc8  08000dd0  00010dd0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000dc8  08000dc8  00010dc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000dcc  08000dcc  00010dcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010dd0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000038  20000000  08000dd0  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000038  08000dd0  00020038  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010dd0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000006f0  00000000  00000000  00010df9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000002eb  00000000  00000000  000114e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000b8  00000000  00000000  000117d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000080  00000000  00000000  00011890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010e3c  00000000  00000000  00011910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001321  00000000  00000000  0002274c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005822c  00000000  00000000  00023a6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0007bc99  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000298  00000000  00000000  0007bcec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000db0 	.word	0x08000db0

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000db0 	.word	0x08000db0

08000170 <__aeabi_dmul>:
 8000170:	b570      	push	{r4, r5, r6, lr}
 8000172:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000176:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800017a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800017e:	bf1d      	ittte	ne
 8000180:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000184:	ea94 0f0c 	teqne	r4, ip
 8000188:	ea95 0f0c 	teqne	r5, ip
 800018c:	f000 f8de 	bleq	800034c <__aeabi_dmul+0x1dc>
 8000190:	442c      	add	r4, r5
 8000192:	ea81 0603 	eor.w	r6, r1, r3
 8000196:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800019a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800019e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001a2:	bf18      	it	ne
 80001a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80001a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80001ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80001b0:	d038      	beq.n	8000224 <__aeabi_dmul+0xb4>
 80001b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80001b6:	f04f 0500 	mov.w	r5, #0
 80001ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001be:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001c6:	f04f 0600 	mov.w	r6, #0
 80001ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ce:	f09c 0f00 	teq	ip, #0
 80001d2:	bf18      	it	ne
 80001d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001d8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001dc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001e0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001e4:	d204      	bcs.n	80001f0 <__aeabi_dmul+0x80>
 80001e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ea:	416d      	adcs	r5, r5
 80001ec:	eb46 0606 	adc.w	r6, r6, r6
 80001f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000200:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000204:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000208:	bf88      	it	hi
 800020a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800020e:	d81e      	bhi.n	800024e <__aeabi_dmul+0xde>
 8000210:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000214:	bf08      	it	eq
 8000216:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800021a:	f150 0000 	adcs.w	r0, r0, #0
 800021e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000222:	bd70      	pop	{r4, r5, r6, pc}
 8000224:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000228:	ea46 0101 	orr.w	r1, r6, r1
 800022c:	ea40 0002 	orr.w	r0, r0, r2
 8000230:	ea81 0103 	eor.w	r1, r1, r3
 8000234:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000238:	bfc2      	ittt	gt
 800023a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800023e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000242:	bd70      	popgt	{r4, r5, r6, pc}
 8000244:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000248:	f04f 0e00 	mov.w	lr, #0
 800024c:	3c01      	subs	r4, #1
 800024e:	f300 80ab 	bgt.w	80003a8 <__aeabi_dmul+0x238>
 8000252:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000256:	bfde      	ittt	le
 8000258:	2000      	movle	r0, #0
 800025a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800025e:	bd70      	pople	{r4, r5, r6, pc}
 8000260:	f1c4 0400 	rsb	r4, r4, #0
 8000264:	3c20      	subs	r4, #32
 8000266:	da35      	bge.n	80002d4 <__aeabi_dmul+0x164>
 8000268:	340c      	adds	r4, #12
 800026a:	dc1b      	bgt.n	80002a4 <__aeabi_dmul+0x134>
 800026c:	f104 0414 	add.w	r4, r4, #20
 8000270:	f1c4 0520 	rsb	r5, r4, #32
 8000274:	fa00 f305 	lsl.w	r3, r0, r5
 8000278:	fa20 f004 	lsr.w	r0, r0, r4
 800027c:	fa01 f205 	lsl.w	r2, r1, r5
 8000280:	ea40 0002 	orr.w	r0, r0, r2
 8000284:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000288:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800028c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000290:	fa21 f604 	lsr.w	r6, r1, r4
 8000294:	eb42 0106 	adc.w	r1, r2, r6
 8000298:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800029c:	bf08      	it	eq
 800029e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002a2:	bd70      	pop	{r4, r5, r6, pc}
 80002a4:	f1c4 040c 	rsb	r4, r4, #12
 80002a8:	f1c4 0520 	rsb	r5, r4, #32
 80002ac:	fa00 f304 	lsl.w	r3, r0, r4
 80002b0:	fa20 f005 	lsr.w	r0, r0, r5
 80002b4:	fa01 f204 	lsl.w	r2, r1, r4
 80002b8:	ea40 0002 	orr.w	r0, r0, r2
 80002bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002cc:	bf08      	it	eq
 80002ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002d2:	bd70      	pop	{r4, r5, r6, pc}
 80002d4:	f1c4 0520 	rsb	r5, r4, #32
 80002d8:	fa00 f205 	lsl.w	r2, r0, r5
 80002dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002e0:	fa20 f304 	lsr.w	r3, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea43 0302 	orr.w	r3, r3, r2
 80002ec:	fa21 f004 	lsr.w	r0, r1, r4
 80002f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	fa21 f204 	lsr.w	r2, r1, r4
 80002f8:	ea20 0002 	bic.w	r0, r0, r2
 80002fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f094 0f00 	teq	r4, #0
 8000310:	d10f      	bne.n	8000332 <__aeabi_dmul+0x1c2>
 8000312:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000316:	0040      	lsls	r0, r0, #1
 8000318:	eb41 0101 	adc.w	r1, r1, r1
 800031c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000320:	bf08      	it	eq
 8000322:	3c01      	subeq	r4, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1a6>
 8000326:	ea41 0106 	orr.w	r1, r1, r6
 800032a:	f095 0f00 	teq	r5, #0
 800032e:	bf18      	it	ne
 8000330:	4770      	bxne	lr
 8000332:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000336:	0052      	lsls	r2, r2, #1
 8000338:	eb43 0303 	adc.w	r3, r3, r3
 800033c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000340:	bf08      	it	eq
 8000342:	3d01      	subeq	r5, #1
 8000344:	d0f7      	beq.n	8000336 <__aeabi_dmul+0x1c6>
 8000346:	ea43 0306 	orr.w	r3, r3, r6
 800034a:	4770      	bx	lr
 800034c:	ea94 0f0c 	teq	r4, ip
 8000350:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000354:	bf18      	it	ne
 8000356:	ea95 0f0c 	teqne	r5, ip
 800035a:	d00c      	beq.n	8000376 <__aeabi_dmul+0x206>
 800035c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000360:	bf18      	it	ne
 8000362:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000366:	d1d1      	bne.n	800030c <__aeabi_dmul+0x19c>
 8000368:	ea81 0103 	eor.w	r1, r1, r3
 800036c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000370:	f04f 0000 	mov.w	r0, #0
 8000374:	bd70      	pop	{r4, r5, r6, pc}
 8000376:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800037a:	bf06      	itte	eq
 800037c:	4610      	moveq	r0, r2
 800037e:	4619      	moveq	r1, r3
 8000380:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000384:	d019      	beq.n	80003ba <__aeabi_dmul+0x24a>
 8000386:	ea94 0f0c 	teq	r4, ip
 800038a:	d102      	bne.n	8000392 <__aeabi_dmul+0x222>
 800038c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000390:	d113      	bne.n	80003ba <__aeabi_dmul+0x24a>
 8000392:	ea95 0f0c 	teq	r5, ip
 8000396:	d105      	bne.n	80003a4 <__aeabi_dmul+0x234>
 8000398:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800039c:	bf1c      	itt	ne
 800039e:	4610      	movne	r0, r2
 80003a0:	4619      	movne	r1, r3
 80003a2:	d10a      	bne.n	80003ba <__aeabi_dmul+0x24a>
 80003a4:	ea81 0103 	eor.w	r1, r1, r3
 80003a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003ac:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd70      	pop	{r4, r5, r6, pc}
 80003ba:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80003be:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003c2:	bd70      	pop	{r4, r5, r6, pc}

080003c4 <__aeabi_drsub>:
 80003c4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003c8:	e002      	b.n	80003d0 <__adddf3>
 80003ca:	bf00      	nop

080003cc <__aeabi_dsub>:
 80003cc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003d0 <__adddf3>:
 80003d0:	b530      	push	{r4, r5, lr}
 80003d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003da:	ea94 0f05 	teq	r4, r5
 80003de:	bf08      	it	eq
 80003e0:	ea90 0f02 	teqeq	r0, r2
 80003e4:	bf1f      	itttt	ne
 80003e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f6:	f000 80e2 	beq.w	80005be <__adddf3+0x1ee>
 80003fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000402:	bfb8      	it	lt
 8000404:	426d      	neglt	r5, r5
 8000406:	dd0c      	ble.n	8000422 <__adddf3+0x52>
 8000408:	442c      	add	r4, r5
 800040a:	ea80 0202 	eor.w	r2, r0, r2
 800040e:	ea81 0303 	eor.w	r3, r1, r3
 8000412:	ea82 0000 	eor.w	r0, r2, r0
 8000416:	ea83 0101 	eor.w	r1, r3, r1
 800041a:	ea80 0202 	eor.w	r2, r0, r2
 800041e:	ea81 0303 	eor.w	r3, r1, r3
 8000422:	2d36      	cmp	r5, #54	; 0x36
 8000424:	bf88      	it	hi
 8000426:	bd30      	pophi	{r4, r5, pc}
 8000428:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800042c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000430:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000434:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x70>
 800043a:	4240      	negs	r0, r0
 800043c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000440:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000444:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000448:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800044c:	d002      	beq.n	8000454 <__adddf3+0x84>
 800044e:	4252      	negs	r2, r2
 8000450:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000454:	ea94 0f05 	teq	r4, r5
 8000458:	f000 80a7 	beq.w	80005aa <__adddf3+0x1da>
 800045c:	f1a4 0401 	sub.w	r4, r4, #1
 8000460:	f1d5 0e20 	rsbs	lr, r5, #32
 8000464:	db0d      	blt.n	8000482 <__adddf3+0xb2>
 8000466:	fa02 fc0e 	lsl.w	ip, r2, lr
 800046a:	fa22 f205 	lsr.w	r2, r2, r5
 800046e:	1880      	adds	r0, r0, r2
 8000470:	f141 0100 	adc.w	r1, r1, #0
 8000474:	fa03 f20e 	lsl.w	r2, r3, lr
 8000478:	1880      	adds	r0, r0, r2
 800047a:	fa43 f305 	asr.w	r3, r3, r5
 800047e:	4159      	adcs	r1, r3
 8000480:	e00e      	b.n	80004a0 <__adddf3+0xd0>
 8000482:	f1a5 0520 	sub.w	r5, r5, #32
 8000486:	f10e 0e20 	add.w	lr, lr, #32
 800048a:	2a01      	cmp	r2, #1
 800048c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000490:	bf28      	it	cs
 8000492:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	18c0      	adds	r0, r0, r3
 800049c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004a4:	d507      	bpl.n	80004b6 <__adddf3+0xe6>
 80004a6:	f04f 0e00 	mov.w	lr, #0
 80004aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80004b6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80004ba:	d31b      	bcc.n	80004f4 <__adddf3+0x124>
 80004bc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004c0:	d30c      	bcc.n	80004dc <__adddf3+0x10c>
 80004c2:	0849      	lsrs	r1, r1, #1
 80004c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004cc:	f104 0401 	add.w	r4, r4, #1
 80004d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004d4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004d8:	f080 809a 	bcs.w	8000610 <__adddf3+0x240>
 80004dc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004e0:	bf08      	it	eq
 80004e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004e6:	f150 0000 	adcs.w	r0, r0, #0
 80004ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ee:	ea41 0105 	orr.w	r1, r1, r5
 80004f2:	bd30      	pop	{r4, r5, pc}
 80004f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004f8:	4140      	adcs	r0, r0
 80004fa:	eb41 0101 	adc.w	r1, r1, r1
 80004fe:	3c01      	subs	r4, #1
 8000500:	bf28      	it	cs
 8000502:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000506:	d2e9      	bcs.n	80004dc <__adddf3+0x10c>
 8000508:	f091 0f00 	teq	r1, #0
 800050c:	bf04      	itt	eq
 800050e:	4601      	moveq	r1, r0
 8000510:	2000      	moveq	r0, #0
 8000512:	fab1 f381 	clz	r3, r1
 8000516:	bf08      	it	eq
 8000518:	3320      	addeq	r3, #32
 800051a:	f1a3 030b 	sub.w	r3, r3, #11
 800051e:	f1b3 0220 	subs.w	r2, r3, #32
 8000522:	da0c      	bge.n	800053e <__adddf3+0x16e>
 8000524:	320c      	adds	r2, #12
 8000526:	dd08      	ble.n	800053a <__adddf3+0x16a>
 8000528:	f102 0c14 	add.w	ip, r2, #20
 800052c:	f1c2 020c 	rsb	r2, r2, #12
 8000530:	fa01 f00c 	lsl.w	r0, r1, ip
 8000534:	fa21 f102 	lsr.w	r1, r1, r2
 8000538:	e00c      	b.n	8000554 <__adddf3+0x184>
 800053a:	f102 0214 	add.w	r2, r2, #20
 800053e:	bfd8      	it	le
 8000540:	f1c2 0c20 	rsble	ip, r2, #32
 8000544:	fa01 f102 	lsl.w	r1, r1, r2
 8000548:	fa20 fc0c 	lsr.w	ip, r0, ip
 800054c:	bfdc      	itt	le
 800054e:	ea41 010c 	orrle.w	r1, r1, ip
 8000552:	4090      	lslle	r0, r2
 8000554:	1ae4      	subs	r4, r4, r3
 8000556:	bfa2      	ittt	ge
 8000558:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800055c:	4329      	orrge	r1, r5
 800055e:	bd30      	popge	{r4, r5, pc}
 8000560:	ea6f 0404 	mvn.w	r4, r4
 8000564:	3c1f      	subs	r4, #31
 8000566:	da1c      	bge.n	80005a2 <__adddf3+0x1d2>
 8000568:	340c      	adds	r4, #12
 800056a:	dc0e      	bgt.n	800058a <__adddf3+0x1ba>
 800056c:	f104 0414 	add.w	r4, r4, #20
 8000570:	f1c4 0220 	rsb	r2, r4, #32
 8000574:	fa20 f004 	lsr.w	r0, r0, r4
 8000578:	fa01 f302 	lsl.w	r3, r1, r2
 800057c:	ea40 0003 	orr.w	r0, r0, r3
 8000580:	fa21 f304 	lsr.w	r3, r1, r4
 8000584:	ea45 0103 	orr.w	r1, r5, r3
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f1c4 040c 	rsb	r4, r4, #12
 800058e:	f1c4 0220 	rsb	r2, r4, #32
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 f304 	lsl.w	r3, r1, r4
 800059a:	ea40 0003 	orr.w	r0, r0, r3
 800059e:	4629      	mov	r1, r5
 80005a0:	bd30      	pop	{r4, r5, pc}
 80005a2:	fa21 f004 	lsr.w	r0, r1, r4
 80005a6:	4629      	mov	r1, r5
 80005a8:	bd30      	pop	{r4, r5, pc}
 80005aa:	f094 0f00 	teq	r4, #0
 80005ae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80005b2:	bf06      	itte	eq
 80005b4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80005b8:	3401      	addeq	r4, #1
 80005ba:	3d01      	subne	r5, #1
 80005bc:	e74e      	b.n	800045c <__adddf3+0x8c>
 80005be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005c2:	bf18      	it	ne
 80005c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005c8:	d029      	beq.n	800061e <__adddf3+0x24e>
 80005ca:	ea94 0f05 	teq	r4, r5
 80005ce:	bf08      	it	eq
 80005d0:	ea90 0f02 	teqeq	r0, r2
 80005d4:	d005      	beq.n	80005e2 <__adddf3+0x212>
 80005d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005da:	bf04      	itt	eq
 80005dc:	4619      	moveq	r1, r3
 80005de:	4610      	moveq	r0, r2
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	ea91 0f03 	teq	r1, r3
 80005e6:	bf1e      	ittt	ne
 80005e8:	2100      	movne	r1, #0
 80005ea:	2000      	movne	r0, #0
 80005ec:	bd30      	popne	{r4, r5, pc}
 80005ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005f2:	d105      	bne.n	8000600 <__adddf3+0x230>
 80005f4:	0040      	lsls	r0, r0, #1
 80005f6:	4149      	adcs	r1, r1
 80005f8:	bf28      	it	cs
 80005fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005fe:	bd30      	pop	{r4, r5, pc}
 8000600:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000604:	bf3c      	itt	cc
 8000606:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800060a:	bd30      	popcc	{r4, r5, pc}
 800060c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000610:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000614:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000618:	f04f 0000 	mov.w	r0, #0
 800061c:	bd30      	pop	{r4, r5, pc}
 800061e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000622:	bf1a      	itte	ne
 8000624:	4619      	movne	r1, r3
 8000626:	4610      	movne	r0, r2
 8000628:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800062c:	bf1c      	itt	ne
 800062e:	460b      	movne	r3, r1
 8000630:	4602      	movne	r2, r0
 8000632:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000636:	bf06      	itte	eq
 8000638:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800063c:	ea91 0f03 	teqeq	r1, r3
 8000640:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000644:	bd30      	pop	{r4, r5, pc}
 8000646:	bf00      	nop

08000648 <__aeabi_ui2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800065c:	f04f 0500 	mov.w	r5, #0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e750      	b.n	8000508 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_i2d>:
 8000668:	f090 0f00 	teq	r0, #0
 800066c:	bf04      	itt	eq
 800066e:	2100      	moveq	r1, #0
 8000670:	4770      	bxeq	lr
 8000672:	b530      	push	{r4, r5, lr}
 8000674:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000678:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800067c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000680:	bf48      	it	mi
 8000682:	4240      	negmi	r0, r0
 8000684:	f04f 0100 	mov.w	r1, #0
 8000688:	e73e      	b.n	8000508 <__adddf3+0x138>
 800068a:	bf00      	nop

0800068c <__aeabi_f2d>:
 800068c:	0042      	lsls	r2, r0, #1
 800068e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000692:	ea4f 0131 	mov.w	r1, r1, rrx
 8000696:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800069a:	bf1f      	itttt	ne
 800069c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006a4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80006a8:	4770      	bxne	lr
 80006aa:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80006ae:	bf08      	it	eq
 80006b0:	4770      	bxeq	lr
 80006b2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80006b6:	bf04      	itt	eq
 80006b8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80006bc:	4770      	bxeq	lr
 80006be:	b530      	push	{r4, r5, lr}
 80006c0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	e71c      	b.n	8000508 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_ul2d>:
 80006d0:	ea50 0201 	orrs.w	r2, r0, r1
 80006d4:	bf08      	it	eq
 80006d6:	4770      	bxeq	lr
 80006d8:	b530      	push	{r4, r5, lr}
 80006da:	f04f 0500 	mov.w	r5, #0
 80006de:	e00a      	b.n	80006f6 <__aeabi_l2d+0x16>

080006e0 <__aeabi_l2d>:
 80006e0:	ea50 0201 	orrs.w	r2, r0, r1
 80006e4:	bf08      	it	eq
 80006e6:	4770      	bxeq	lr
 80006e8:	b530      	push	{r4, r5, lr}
 80006ea:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ee:	d502      	bpl.n	80006f6 <__aeabi_l2d+0x16>
 80006f0:	4240      	negs	r0, r0
 80006f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006f6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006fa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000702:	f43f aed8 	beq.w	80004b6 <__adddf3+0xe6>
 8000706:	f04f 0203 	mov.w	r2, #3
 800070a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800070e:	bf18      	it	ne
 8000710:	3203      	addne	r2, #3
 8000712:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000716:	bf18      	it	ne
 8000718:	3203      	addne	r2, #3
 800071a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800071e:	f1c2 0320 	rsb	r3, r2, #32
 8000722:	fa00 fc03 	lsl.w	ip, r0, r3
 8000726:	fa20 f002 	lsr.w	r0, r0, r2
 800072a:	fa01 fe03 	lsl.w	lr, r1, r3
 800072e:	ea40 000e 	orr.w	r0, r0, lr
 8000732:	fa21 f102 	lsr.w	r1, r1, r2
 8000736:	4414      	add	r4, r2
 8000738:	e6bd      	b.n	80004b6 <__adddf3+0xe6>
 800073a:	bf00      	nop

0800073c <__aeabi_d2f>:
 800073c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000740:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000744:	bf24      	itt	cs
 8000746:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800074a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800074e:	d90d      	bls.n	800076c <__aeabi_d2f+0x30>
 8000750:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000754:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000758:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800075c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000760:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000764:	bf08      	it	eq
 8000766:	f020 0001 	biceq.w	r0, r0, #1
 800076a:	4770      	bx	lr
 800076c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000770:	d121      	bne.n	80007b6 <__aeabi_d2f+0x7a>
 8000772:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000776:	bfbc      	itt	lt
 8000778:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800077c:	4770      	bxlt	lr
 800077e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000782:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000786:	f1c2 0218 	rsb	r2, r2, #24
 800078a:	f1c2 0c20 	rsb	ip, r2, #32
 800078e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000792:	fa20 f002 	lsr.w	r0, r0, r2
 8000796:	bf18      	it	ne
 8000798:	f040 0001 	orrne.w	r0, r0, #1
 800079c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007a0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80007a4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80007a8:	ea40 000c 	orr.w	r0, r0, ip
 80007ac:	fa23 f302 	lsr.w	r3, r3, r2
 80007b0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80007b4:	e7cc      	b.n	8000750 <__aeabi_d2f+0x14>
 80007b6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80007ba:	d107      	bne.n	80007cc <__aeabi_d2f+0x90>
 80007bc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80007c0:	bf1e      	ittt	ne
 80007c2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80007c6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80007ca:	4770      	bxne	lr
 80007cc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80007d0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80007d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop

080007dc <adxl_read_address>:

char data;
uint8_t data_rec[6];

void adxl_read_address(uint8_t reg)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	71fb      	strb	r3, [r7, #7]
	I2C1_byteRead(MPU6050_ADDR, reg, &data);
 80007e6:	79fb      	ldrb	r3, [r7, #7]
 80007e8:	4a04      	ldr	r2, [pc, #16]	; (80007fc <adxl_read_address+0x20>)
 80007ea:	4619      	mov	r1, r3
 80007ec:	2068      	movs	r0, #104	; 0x68
 80007ee:	f000 f8ab 	bl	8000948 <I2C1_byteRead>
}
 80007f2:	bf00      	nop
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	2000001c 	.word	0x2000001c

08000800 <adxl_write>:

void adxl_write(uint8_t reg, char value)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0
 8000806:	4603      	mov	r3, r0
 8000808:	460a      	mov	r2, r1
 800080a:	71fb      	strb	r3, [r7, #7]
 800080c:	4613      	mov	r3, r2
 800080e:	71bb      	strb	r3, [r7, #6]
	char data[1];
	data[0] = value;
 8000810:	79bb      	ldrb	r3, [r7, #6]
 8000812:	733b      	strb	r3, [r7, #12]
	I2C1_burstWrite(MPU6050_ADDR, reg, 1, data);
 8000814:	f107 030c 	add.w	r3, r7, #12
 8000818:	79f9      	ldrb	r1, [r7, #7]
 800081a:	2201      	movs	r2, #1
 800081c:	2068      	movs	r0, #104	; 0x68
 800081e:	f000 f99f 	bl	8000b60 <I2C1_burstWrite>
}
 8000822:	bf00      	nop
 8000824:	3710      	adds	r7, #16
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
	...

0800082c <adxl_read_values>:

void adxl_read_values(uint8_t reg)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	4603      	mov	r3, r0
 8000834:	71fb      	strb	r3, [r7, #7]
	I2C1_burstRead(MPU6050_ADDR, reg, 6, (char *) data_rec);
 8000836:	79f9      	ldrb	r1, [r7, #7]
 8000838:	4b04      	ldr	r3, [pc, #16]	; (800084c <adxl_read_values+0x20>)
 800083a:	2206      	movs	r2, #6
 800083c:	2068      	movs	r0, #104	; 0x68
 800083e:	f000 f8f5 	bl	8000a2c <I2C1_burstRead>
}
 8000842:	bf00      	nop
 8000844:	3708      	adds	r7, #8
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	20000020 	.word	0x20000020

08000850 <adxl_init>:

void adxl_init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
	/* Enable I2C */
	I2C1_init();
 8000854:	f000 f80e 	bl	8000874 <I2C1_init>

	/* Read the DEVID, this should return 0xE5 */
	adxl_read_address(WHO_AM_I_REG);
 8000858:	2075      	movs	r0, #117	; 0x75
 800085a:	f7ff ffbf 	bl	80007dc <adxl_read_address>

	/* Reset all bits */
	adxl_write(PWR_MGMT_1_REG, RESET);
 800085e:	2100      	movs	r1, #0
 8000860:	206b      	movs	r0, #107	; 0x6b
 8000862:	f7ff ffcd 	bl	8000800 <adxl_write>

	/* Set data format range to +-4g */
	adxl_write(ACCEL_CONFIG_REG, FOUR_G);
 8000866:	2108      	movs	r1, #8
 8000868:	201c      	movs	r0, #28
 800086a:	f7ff ffc9 	bl	8000800 <adxl_write>
}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
	...

08000874 <I2C1_init>:


// PB6 = SCL; PB7 = SDA

void I2C1_init(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
	/* Enable clock access to GPIOB */
	RCC->APB2ENR |= IOPBEN;
 8000878:	4b30      	ldr	r3, [pc, #192]	; (800093c <I2C1_init+0xc8>)
 800087a:	699b      	ldr	r3, [r3, #24]
 800087c:	4a2f      	ldr	r2, [pc, #188]	; (800093c <I2C1_init+0xc8>)
 800087e:	f043 0308 	orr.w	r3, r3, #8
 8000882:	6193      	str	r3, [r2, #24]

	/* Set PA6 & PA7 as alternate function open-drain */
	GPIOB->CRL |= (1U<<24);
 8000884:	4b2e      	ldr	r3, [pc, #184]	; (8000940 <I2C1_init+0xcc>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4a2d      	ldr	r2, [pc, #180]	; (8000940 <I2C1_init+0xcc>)
 800088a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800088e:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= (1U<<25);
 8000890:	4b2b      	ldr	r3, [pc, #172]	; (8000940 <I2C1_init+0xcc>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a2a      	ldr	r2, [pc, #168]	; (8000940 <I2C1_init+0xcc>)
 8000896:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800089a:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= (1U<<26);
 800089c:	4b28      	ldr	r3, [pc, #160]	; (8000940 <I2C1_init+0xcc>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a27      	ldr	r2, [pc, #156]	; (8000940 <I2C1_init+0xcc>)
 80008a2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80008a6:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= (1U<<27);
 80008a8:	4b25      	ldr	r3, [pc, #148]	; (8000940 <I2C1_init+0xcc>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a24      	ldr	r2, [pc, #144]	; (8000940 <I2C1_init+0xcc>)
 80008ae:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80008b2:	6013      	str	r3, [r2, #0]

	GPIOB->CRL |= (1U<<28);
 80008b4:	4b22      	ldr	r3, [pc, #136]	; (8000940 <I2C1_init+0xcc>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a21      	ldr	r2, [pc, #132]	; (8000940 <I2C1_init+0xcc>)
 80008ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008be:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= (1U<<29);
 80008c0:	4b1f      	ldr	r3, [pc, #124]	; (8000940 <I2C1_init+0xcc>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a1e      	ldr	r2, [pc, #120]	; (8000940 <I2C1_init+0xcc>)
 80008c6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80008ca:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= (1U<<30);
 80008cc:	4b1c      	ldr	r3, [pc, #112]	; (8000940 <I2C1_init+0xcc>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a1b      	ldr	r2, [pc, #108]	; (8000940 <I2C1_init+0xcc>)
 80008d2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80008d6:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= (1U<<31);
 80008d8:	4b19      	ldr	r3, [pc, #100]	; (8000940 <I2C1_init+0xcc>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a18      	ldr	r2, [pc, #96]	; (8000940 <I2C1_init+0xcc>)
 80008de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80008e2:	6013      	str	r3, [r2, #0]

	/* Enable Pull-up for PB6 & PB7 */
	GPIOB->ODR |= ((1U<<6) | (1U<<7));
 80008e4:	4b16      	ldr	r3, [pc, #88]	; (8000940 <I2C1_init+0xcc>)
 80008e6:	68db      	ldr	r3, [r3, #12]
 80008e8:	4a15      	ldr	r2, [pc, #84]	; (8000940 <I2C1_init+0xcc>)
 80008ea:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80008ee:	60d3      	str	r3, [r2, #12]

	/* Enable clock access to I2C1 */
	RCC->APB1ENR |= I2C1EN;
 80008f0:	4b12      	ldr	r3, [pc, #72]	; (800093c <I2C1_init+0xc8>)
 80008f2:	69db      	ldr	r3, [r3, #28]
 80008f4:	4a11      	ldr	r2, [pc, #68]	; (800093c <I2C1_init+0xc8>)
 80008f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80008fa:	61d3      	str	r3, [r2, #28]

	/* Enter reset mode */
	I2C1->CR1 |= CR1_SWRST;
 80008fc:	4b11      	ldr	r3, [pc, #68]	; (8000944 <I2C1_init+0xd0>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a10      	ldr	r2, [pc, #64]	; (8000944 <I2C1_init+0xd0>)
 8000902:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000906:	6013      	str	r3, [r2, #0]

	/* Come out of reset mode */
	I2C1->CR1 &=~CR1_SWRST;
 8000908:	4b0e      	ldr	r3, [pc, #56]	; (8000944 <I2C1_init+0xd0>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a0d      	ldr	r2, [pc, #52]	; (8000944 <I2C1_init+0xd0>)
 800090e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000912:	6013      	str	r3, [r2, #0]

	/* Set Peripheral clock frequency */
	I2C1->CR2 = (1U<3);		// 8MHz
 8000914:	4b0b      	ldr	r3, [pc, #44]	; (8000944 <I2C1_init+0xd0>)
 8000916:	2201      	movs	r2, #1
 8000918:	605a      	str	r2, [r3, #4]

	/* Set I2C standard mode, 100kHz clock */
	I2C1->CCR = I2C_100KHZ;
 800091a:	4b0a      	ldr	r3, [pc, #40]	; (8000944 <I2C1_init+0xd0>)
 800091c:	2250      	movs	r2, #80	; 0x50
 800091e:	61da      	str	r2, [r3, #28]

	/* Set rise time */
	I2C1->TRISE = SD_MODE_MAX_RISE_TIME;
 8000920:	4b08      	ldr	r3, [pc, #32]	; (8000944 <I2C1_init+0xd0>)
 8000922:	2211      	movs	r2, #17
 8000924:	621a      	str	r2, [r3, #32]

	/* Enable I2C1 module */
	I2C1->CR1 |= CR1_PE;
 8000926:	4b07      	ldr	r3, [pc, #28]	; (8000944 <I2C1_init+0xd0>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4a06      	ldr	r2, [pc, #24]	; (8000944 <I2C1_init+0xd0>)
 800092c:	f043 0301 	orr.w	r3, r3, #1
 8000930:	6013      	str	r3, [r2, #0]
}
 8000932:	bf00      	nop
 8000934:	46bd      	mov	sp, r7
 8000936:	bc80      	pop	{r7}
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	40021000 	.word	0x40021000
 8000940:	40010c00 	.word	0x40010c00
 8000944:	40005400 	.word	0x40005400

08000948 <I2C1_byteRead>:

void I2C1_byteRead(char saddr, char maddr, char* data)
{
 8000948:	b480      	push	{r7}
 800094a:	b085      	sub	sp, #20
 800094c:	af00      	add	r7, sp, #0
 800094e:	4603      	mov	r3, r0
 8000950:	603a      	str	r2, [r7, #0]
 8000952:	71fb      	strb	r3, [r7, #7]
 8000954:	460b      	mov	r3, r1
 8000956:	71bb      	strb	r3, [r7, #6]
	volatile int tmp;

	/* Wait until bus not busy */
	while(I2C1->SR2 & SR2_BUSY);
 8000958:	bf00      	nop
 800095a:	4b33      	ldr	r3, [pc, #204]	; (8000a28 <I2C1_byteRead+0xe0>)
 800095c:	699b      	ldr	r3, [r3, #24]
 800095e:	f003 0302 	and.w	r3, r3, #2
 8000962:	2b00      	cmp	r3, #0
 8000964:	d1f9      	bne.n	800095a <I2C1_byteRead+0x12>

	/* Generate start */
	I2C1->CR1 |= CR1_START;
 8000966:	4b30      	ldr	r3, [pc, #192]	; (8000a28 <I2C1_byteRead+0xe0>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4a2f      	ldr	r2, [pc, #188]	; (8000a28 <I2C1_byteRead+0xe0>)
 800096c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000970:	6013      	str	r3, [r2, #0]

	/* Wait until start flag is set */
	while(!(I2C1->SR1 & SR1_SB));
 8000972:	bf00      	nop
 8000974:	4b2c      	ldr	r3, [pc, #176]	; (8000a28 <I2C1_byteRead+0xe0>)
 8000976:	695b      	ldr	r3, [r3, #20]
 8000978:	f003 0301 	and.w	r3, r3, #1
 800097c:	2b00      	cmp	r3, #0
 800097e:	d0f9      	beq.n	8000974 <I2C1_byteRead+0x2c>

	/* Transmit slave address + write */
	I2C1->DR = saddr << 1;
 8000980:	79fb      	ldrb	r3, [r7, #7]
 8000982:	005a      	lsls	r2, r3, #1
 8000984:	4b28      	ldr	r3, [pc, #160]	; (8000a28 <I2C1_byteRead+0xe0>)
 8000986:	611a      	str	r2, [r3, #16]

	/* Wait until ADDR flag is set */
	while(!(I2C1->SR1 & SR1_ADDR));
 8000988:	bf00      	nop
 800098a:	4b27      	ldr	r3, [pc, #156]	; (8000a28 <I2C1_byteRead+0xe0>)
 800098c:	695b      	ldr	r3, [r3, #20]
 800098e:	f003 0302 	and.w	r3, r3, #2
 8000992:	2b00      	cmp	r3, #0
 8000994:	d0f9      	beq.n	800098a <I2C1_byteRead+0x42>

	/* Clear ADDR flag */
	tmp = I2C1->SR2;
 8000996:	4b24      	ldr	r3, [pc, #144]	; (8000a28 <I2C1_byteRead+0xe0>)
 8000998:	699b      	ldr	r3, [r3, #24]
 800099a:	60fb      	str	r3, [r7, #12]

	/* Send memory address */
	I2C1->DR = maddr;
 800099c:	4a22      	ldr	r2, [pc, #136]	; (8000a28 <I2C1_byteRead+0xe0>)
 800099e:	79bb      	ldrb	r3, [r7, #6]
 80009a0:	6113      	str	r3, [r2, #16]

	/* Wait until transmitter empty */
	while(!(I2C1->SR1 & SR1_TXE));
 80009a2:	bf00      	nop
 80009a4:	4b20      	ldr	r3, [pc, #128]	; (8000a28 <I2C1_byteRead+0xe0>)
 80009a6:	695b      	ldr	r3, [r3, #20]
 80009a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d0f9      	beq.n	80009a4 <I2C1_byteRead+0x5c>

	/* Generate restart */
	I2C1->CR1 |= CR1_START;
 80009b0:	4b1d      	ldr	r3, [pc, #116]	; (8000a28 <I2C1_byteRead+0xe0>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a1c      	ldr	r2, [pc, #112]	; (8000a28 <I2C1_byteRead+0xe0>)
 80009b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009ba:	6013      	str	r3, [r2, #0]

	/* Wait until start flag is set */
	while(!(I2C1->SR1 & SR1_SB));
 80009bc:	bf00      	nop
 80009be:	4b1a      	ldr	r3, [pc, #104]	; (8000a28 <I2C1_byteRead+0xe0>)
 80009c0:	695b      	ldr	r3, [r3, #20]
 80009c2:	f003 0301 	and.w	r3, r3, #1
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d0f9      	beq.n	80009be <I2C1_byteRead+0x76>

	/* Transmit slave address + read */
	I2C1->DR = saddr << 1 | 1;
 80009ca:	79fb      	ldrb	r3, [r7, #7]
 80009cc:	005b      	lsls	r3, r3, #1
 80009ce:	f043 0201 	orr.w	r2, r3, #1
 80009d2:	4b15      	ldr	r3, [pc, #84]	; (8000a28 <I2C1_byteRead+0xe0>)
 80009d4:	611a      	str	r2, [r3, #16]

	/* Wait until ADDR flag is set */
	while(!(I2C1->SR1 & SR1_ADDR));
 80009d6:	bf00      	nop
 80009d8:	4b13      	ldr	r3, [pc, #76]	; (8000a28 <I2C1_byteRead+0xe0>)
 80009da:	695b      	ldr	r3, [r3, #20]
 80009dc:	f003 0302 	and.w	r3, r3, #2
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d0f9      	beq.n	80009d8 <I2C1_byteRead+0x90>

	/* Disable Acknowlegde */
	I2C1->CR1 &=~CR1_ACK;
 80009e4:	4b10      	ldr	r3, [pc, #64]	; (8000a28 <I2C1_byteRead+0xe0>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a0f      	ldr	r2, [pc, #60]	; (8000a28 <I2C1_byteRead+0xe0>)
 80009ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80009ee:	6013      	str	r3, [r2, #0]

	/* Clear ADDR flag */
	tmp = I2C1->SR2;
 80009f0:	4b0d      	ldr	r3, [pc, #52]	; (8000a28 <I2C1_byteRead+0xe0>)
 80009f2:	699b      	ldr	r3, [r3, #24]
 80009f4:	60fb      	str	r3, [r7, #12]

	/* Generate stop after data receive */
	I2C1->CR1 |= CR1_STOP;
 80009f6:	4b0c      	ldr	r3, [pc, #48]	; (8000a28 <I2C1_byteRead+0xe0>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4a0b      	ldr	r2, [pc, #44]	; (8000a28 <I2C1_byteRead+0xe0>)
 80009fc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a00:	6013      	str	r3, [r2, #0]

	/* Wait until RXNE flag */
	while(!(I2C1->SR1 & SR1_RXNE));
 8000a02:	bf00      	nop
 8000a04:	4b08      	ldr	r3, [pc, #32]	; (8000a28 <I2C1_byteRead+0xe0>)
 8000a06:	695b      	ldr	r3, [r3, #20]
 8000a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d0f9      	beq.n	8000a04 <I2C1_byteRead+0xbc>

	/* Read data from DR */
	*data++ = I2C1->DR;
 8000a10:	4b05      	ldr	r3, [pc, #20]	; (8000a28 <I2C1_byteRead+0xe0>)
 8000a12:	6919      	ldr	r1, [r3, #16]
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	1c5a      	adds	r2, r3, #1
 8000a18:	603a      	str	r2, [r7, #0]
 8000a1a:	b2ca      	uxtb	r2, r1
 8000a1c:	701a      	strb	r2, [r3, #0]
}
 8000a1e:	bf00      	nop
 8000a20:	3714      	adds	r7, #20
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bc80      	pop	{r7}
 8000a26:	4770      	bx	lr
 8000a28:	40005400 	.word	0x40005400

08000a2c <I2C1_burstRead>:

void I2C1_burstRead(char saddr, char maddr, int n, char* data)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b087      	sub	sp, #28
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	60ba      	str	r2, [r7, #8]
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	4603      	mov	r3, r0
 8000a38:	73fb      	strb	r3, [r7, #15]
 8000a3a:	460b      	mov	r3, r1
 8000a3c:	73bb      	strb	r3, [r7, #14]
	volatile int tmp;
	/* Wait until bus not busy */
	while(I2C1->SR2 & SR2_BUSY);
 8000a3e:	bf00      	nop
 8000a40:	4b46      	ldr	r3, [pc, #280]	; (8000b5c <I2C1_burstRead+0x130>)
 8000a42:	699b      	ldr	r3, [r3, #24]
 8000a44:	f003 0302 	and.w	r3, r3, #2
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d1f9      	bne.n	8000a40 <I2C1_burstRead+0x14>

	/* Generate start */
	I2C1->CR1 |= CR1_START;
 8000a4c:	4b43      	ldr	r3, [pc, #268]	; (8000b5c <I2C1_burstRead+0x130>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a42      	ldr	r2, [pc, #264]	; (8000b5c <I2C1_burstRead+0x130>)
 8000a52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a56:	6013      	str	r3, [r2, #0]

	/* Wait until start flag is set */
	while(!(I2C1->SR1 & SR1_SB));
 8000a58:	bf00      	nop
 8000a5a:	4b40      	ldr	r3, [pc, #256]	; (8000b5c <I2C1_burstRead+0x130>)
 8000a5c:	695b      	ldr	r3, [r3, #20]
 8000a5e:	f003 0301 	and.w	r3, r3, #1
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d0f9      	beq.n	8000a5a <I2C1_burstRead+0x2e>

	/* Transmit slave address + write */
	I2C1->DR = saddr << 1;
 8000a66:	7bfb      	ldrb	r3, [r7, #15]
 8000a68:	005a      	lsls	r2, r3, #1
 8000a6a:	4b3c      	ldr	r3, [pc, #240]	; (8000b5c <I2C1_burstRead+0x130>)
 8000a6c:	611a      	str	r2, [r3, #16]

	/* Wait until ADDR flag is set */
	while(!(I2C1->SR1 & SR1_ADDR));
 8000a6e:	bf00      	nop
 8000a70:	4b3a      	ldr	r3, [pc, #232]	; (8000b5c <I2C1_burstRead+0x130>)
 8000a72:	695b      	ldr	r3, [r3, #20]
 8000a74:	f003 0302 	and.w	r3, r3, #2
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d0f9      	beq.n	8000a70 <I2C1_burstRead+0x44>

	/* Clear ADDR flag */
	tmp = I2C1->SR2;
 8000a7c:	4b37      	ldr	r3, [pc, #220]	; (8000b5c <I2C1_burstRead+0x130>)
 8000a7e:	699b      	ldr	r3, [r3, #24]
 8000a80:	617b      	str	r3, [r7, #20]

	/* Wait until transmitter empty */
	while(!(I2C1->SR1 & SR1_TXE));
 8000a82:	bf00      	nop
 8000a84:	4b35      	ldr	r3, [pc, #212]	; (8000b5c <I2C1_burstRead+0x130>)
 8000a86:	695b      	ldr	r3, [r3, #20]
 8000a88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d0f9      	beq.n	8000a84 <I2C1_burstRead+0x58>

	/* Send memory address */
	I2C1->DR = maddr;
 8000a90:	4a32      	ldr	r2, [pc, #200]	; (8000b5c <I2C1_burstRead+0x130>)
 8000a92:	7bbb      	ldrb	r3, [r7, #14]
 8000a94:	6113      	str	r3, [r2, #16]

	/* Wait until transmitter empty */
	while(!(I2C1->SR1 & SR1_TXE));
 8000a96:	bf00      	nop
 8000a98:	4b30      	ldr	r3, [pc, #192]	; (8000b5c <I2C1_burstRead+0x130>)
 8000a9a:	695b      	ldr	r3, [r3, #20]
 8000a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d0f9      	beq.n	8000a98 <I2C1_burstRead+0x6c>

	/* Generate restart */
	I2C1->CR1 |= CR1_START;
 8000aa4:	4b2d      	ldr	r3, [pc, #180]	; (8000b5c <I2C1_burstRead+0x130>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a2c      	ldr	r2, [pc, #176]	; (8000b5c <I2C1_burstRead+0x130>)
 8000aaa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aae:	6013      	str	r3, [r2, #0]

	/* Wait until start flag is set */
	while(!(I2C1->SR1 & SR1_SB));
 8000ab0:	bf00      	nop
 8000ab2:	4b2a      	ldr	r3, [pc, #168]	; (8000b5c <I2C1_burstRead+0x130>)
 8000ab4:	695b      	ldr	r3, [r3, #20]
 8000ab6:	f003 0301 	and.w	r3, r3, #1
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d0f9      	beq.n	8000ab2 <I2C1_burstRead+0x86>

	/* Transmit slave address + read */
	I2C1->DR = saddr << 1 | 1;
 8000abe:	7bfb      	ldrb	r3, [r7, #15]
 8000ac0:	005b      	lsls	r3, r3, #1
 8000ac2:	f043 0201 	orr.w	r2, r3, #1
 8000ac6:	4b25      	ldr	r3, [pc, #148]	; (8000b5c <I2C1_burstRead+0x130>)
 8000ac8:	611a      	str	r2, [r3, #16]

	/* Wait until ADDR flag is set */
	while(!(I2C1->SR1 & SR1_ADDR));
 8000aca:	bf00      	nop
 8000acc:	4b23      	ldr	r3, [pc, #140]	; (8000b5c <I2C1_burstRead+0x130>)
 8000ace:	695b      	ldr	r3, [r3, #20]
 8000ad0:	f003 0302 	and.w	r3, r3, #2
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d0f9      	beq.n	8000acc <I2C1_burstRead+0xa0>

	/* Clear ADDR flag */
	tmp = I2C1->SR2;
 8000ad8:	4b20      	ldr	r3, [pc, #128]	; (8000b5c <I2C1_burstRead+0x130>)
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	617b      	str	r3, [r7, #20]

	/* Enable Acknowlegde */
	I2C1->CR1 |= CR1_ACK;
 8000ade:	4b1f      	ldr	r3, [pc, #124]	; (8000b5c <I2C1_burstRead+0x130>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4a1e      	ldr	r2, [pc, #120]	; (8000b5c <I2C1_burstRead+0x130>)
 8000ae4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ae8:	6013      	str	r3, [r2, #0]

	while(n > 0U)
 8000aea:	e02e      	b.n	8000b4a <I2C1_burstRead+0x11e>
	{
		/* If one byte */
		if(n == 1U)
 8000aec:	68bb      	ldr	r3, [r7, #8]
 8000aee:	2b01      	cmp	r3, #1
 8000af0:	d11a      	bne.n	8000b28 <I2C1_burstRead+0xfc>
		{
			/* Disable Acknowlegde */
			I2C1->CR1 &=~CR1_ACK;
 8000af2:	4b1a      	ldr	r3, [pc, #104]	; (8000b5c <I2C1_burstRead+0x130>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4a19      	ldr	r2, [pc, #100]	; (8000b5c <I2C1_burstRead+0x130>)
 8000af8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000afc:	6013      	str	r3, [r2, #0]

			/* Generate stop after data receive */
			I2C1->CR1 |= CR1_STOP;
 8000afe:	4b17      	ldr	r3, [pc, #92]	; (8000b5c <I2C1_burstRead+0x130>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4a16      	ldr	r2, [pc, #88]	; (8000b5c <I2C1_burstRead+0x130>)
 8000b04:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b08:	6013      	str	r3, [r2, #0]

			/* Wait until RXNE flag */
			while(!(I2C1->SR1 & SR1_RXNE));
 8000b0a:	bf00      	nop
 8000b0c:	4b13      	ldr	r3, [pc, #76]	; (8000b5c <I2C1_burstRead+0x130>)
 8000b0e:	695b      	ldr	r3, [r3, #20]
 8000b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d0f9      	beq.n	8000b0c <I2C1_burstRead+0xe0>

			/* Read data from DR */
			*data++ = I2C1->DR;
 8000b18:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <I2C1_burstRead+0x130>)
 8000b1a:	6919      	ldr	r1, [r3, #16]
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	1c5a      	adds	r2, r3, #1
 8000b20:	607a      	str	r2, [r7, #4]
 8000b22:	b2ca      	uxtb	r2, r1
 8000b24:	701a      	strb	r2, [r3, #0]
			break;
 8000b26:	e014      	b.n	8000b52 <I2C1_burstRead+0x126>
		}
		else
		{
			/* Wait until RXNE flag */
			while(!(I2C1->SR1 & SR1_RXNE));
 8000b28:	bf00      	nop
 8000b2a:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <I2C1_burstRead+0x130>)
 8000b2c:	695b      	ldr	r3, [r3, #20]
 8000b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d0f9      	beq.n	8000b2a <I2C1_burstRead+0xfe>

			/* Read data from DR */
			*data++ = I2C1->DR;
 8000b36:	4b09      	ldr	r3, [pc, #36]	; (8000b5c <I2C1_burstRead+0x130>)
 8000b38:	6919      	ldr	r1, [r3, #16]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	1c5a      	adds	r2, r3, #1
 8000b3e:	607a      	str	r2, [r7, #4]
 8000b40:	b2ca      	uxtb	r2, r1
 8000b42:	701a      	strb	r2, [r3, #0]
			n--;
 8000b44:	68bb      	ldr	r3, [r7, #8]
 8000b46:	3b01      	subs	r3, #1
 8000b48:	60bb      	str	r3, [r7, #8]
	while(n > 0U)
 8000b4a:	68bb      	ldr	r3, [r7, #8]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d1cd      	bne.n	8000aec <I2C1_burstRead+0xc0>
		}
	}
}
 8000b50:	bf00      	nop
 8000b52:	bf00      	nop
 8000b54:	371c      	adds	r7, #28
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bc80      	pop	{r7}
 8000b5a:	4770      	bx	lr
 8000b5c:	40005400 	.word	0x40005400

08000b60 <I2C1_burstWrite>:

void I2C1_burstWrite(char saddr, char maddr, int n, char* data)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b087      	sub	sp, #28
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	60ba      	str	r2, [r7, #8]
 8000b68:	607b      	str	r3, [r7, #4]
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	73fb      	strb	r3, [r7, #15]
 8000b6e:	460b      	mov	r3, r1
 8000b70:	73bb      	strb	r3, [r7, #14]
	volatile int tmp;

	/* Wait until bus not busy */
	while(I2C1->SR2 & SR2_BUSY);
 8000b72:	bf00      	nop
 8000b74:	4b29      	ldr	r3, [pc, #164]	; (8000c1c <I2C1_burstWrite+0xbc>)
 8000b76:	699b      	ldr	r3, [r3, #24]
 8000b78:	f003 0302 	and.w	r3, r3, #2
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d1f9      	bne.n	8000b74 <I2C1_burstWrite+0x14>

	/* Generate start */
	I2C1->CR1 |= CR1_START;
 8000b80:	4b26      	ldr	r3, [pc, #152]	; (8000c1c <I2C1_burstWrite+0xbc>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a25      	ldr	r2, [pc, #148]	; (8000c1c <I2C1_burstWrite+0xbc>)
 8000b86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b8a:	6013      	str	r3, [r2, #0]

	/* Wait until start flag is set */
	while(!(I2C1->SR1 & SR1_SB));
 8000b8c:	bf00      	nop
 8000b8e:	4b23      	ldr	r3, [pc, #140]	; (8000c1c <I2C1_burstWrite+0xbc>)
 8000b90:	695b      	ldr	r3, [r3, #20]
 8000b92:	f003 0301 	and.w	r3, r3, #1
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d0f9      	beq.n	8000b8e <I2C1_burstWrite+0x2e>

	/* Transmit slave address + write */
	I2C1->DR = saddr << 1;
 8000b9a:	7bfb      	ldrb	r3, [r7, #15]
 8000b9c:	005a      	lsls	r2, r3, #1
 8000b9e:	4b1f      	ldr	r3, [pc, #124]	; (8000c1c <I2C1_burstWrite+0xbc>)
 8000ba0:	611a      	str	r2, [r3, #16]

	/* Wait until ADDR flag is set */
	while(!(I2C1->SR1 & SR1_ADDR));
 8000ba2:	bf00      	nop
 8000ba4:	4b1d      	ldr	r3, [pc, #116]	; (8000c1c <I2C1_burstWrite+0xbc>)
 8000ba6:	695b      	ldr	r3, [r3, #20]
 8000ba8:	f003 0302 	and.w	r3, r3, #2
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d0f9      	beq.n	8000ba4 <I2C1_burstWrite+0x44>

	/* Clear ADDR flag */
	tmp = I2C1->SR2;
 8000bb0:	4b1a      	ldr	r3, [pc, #104]	; (8000c1c <I2C1_burstWrite+0xbc>)
 8000bb2:	699b      	ldr	r3, [r3, #24]
 8000bb4:	613b      	str	r3, [r7, #16]

	/* Wait until transmitter empty */
	while(!(I2C1->SR1 & SR1_TXE));
 8000bb6:	bf00      	nop
 8000bb8:	4b18      	ldr	r3, [pc, #96]	; (8000c1c <I2C1_burstWrite+0xbc>)
 8000bba:	695b      	ldr	r3, [r3, #20]
 8000bbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d0f9      	beq.n	8000bb8 <I2C1_burstWrite+0x58>

	/* Send memory address */
	I2C1->DR = maddr;
 8000bc4:	4a15      	ldr	r2, [pc, #84]	; (8000c1c <I2C1_burstWrite+0xbc>)
 8000bc6:	7bbb      	ldrb	r3, [r7, #14]
 8000bc8:	6113      	str	r3, [r2, #16]

	for(int i=0; i<n; i++)
 8000bca:	2300      	movs	r3, #0
 8000bcc:	617b      	str	r3, [r7, #20]
 8000bce:	e00f      	b.n	8000bf0 <I2C1_burstWrite+0x90>
	{
		/* Wait until transmitter empty */
		while(!(I2C1->SR1 & SR1_TXE));
 8000bd0:	bf00      	nop
 8000bd2:	4b12      	ldr	r3, [pc, #72]	; (8000c1c <I2C1_burstWrite+0xbc>)
 8000bd4:	695b      	ldr	r3, [r3, #20]
 8000bd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d0f9      	beq.n	8000bd2 <I2C1_burstWrite+0x72>

		/* Transmit memory address */
		I2C1->DR = *data++;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	1c5a      	adds	r2, r3, #1
 8000be2:	607a      	str	r2, [r7, #4]
 8000be4:	781a      	ldrb	r2, [r3, #0]
 8000be6:	4b0d      	ldr	r3, [pc, #52]	; (8000c1c <I2C1_burstWrite+0xbc>)
 8000be8:	611a      	str	r2, [r3, #16]
	for(int i=0; i<n; i++)
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	3301      	adds	r3, #1
 8000bee:	617b      	str	r3, [r7, #20]
 8000bf0:	697a      	ldr	r2, [r7, #20]
 8000bf2:	68bb      	ldr	r3, [r7, #8]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	dbeb      	blt.n	8000bd0 <I2C1_burstWrite+0x70>
	}

	/* Wait until transfer finished */
	while(!(I2C1->SR1 & SR1_BTF));
 8000bf8:	bf00      	nop
 8000bfa:	4b08      	ldr	r3, [pc, #32]	; (8000c1c <I2C1_burstWrite+0xbc>)
 8000bfc:	695b      	ldr	r3, [r3, #20]
 8000bfe:	f003 0304 	and.w	r3, r3, #4
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d0f9      	beq.n	8000bfa <I2C1_burstWrite+0x9a>

	/* Generate stop */
	I2C1->CR1 |= CR1_STOP;
 8000c06:	4b05      	ldr	r3, [pc, #20]	; (8000c1c <I2C1_burstWrite+0xbc>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	4a04      	ldr	r2, [pc, #16]	; (8000c1c <I2C1_burstWrite+0xbc>)
 8000c0c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c10:	6013      	str	r3, [r2, #0]
}
 8000c12:	bf00      	nop
 8000c14:	371c      	adds	r7, #28
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bc80      	pop	{r7}
 8000c1a:	4770      	bx	lr
 8000c1c:	40005400 	.word	0x40005400

08000c20 <main>:
float xg, yg, zg;

extern uint8_t data_rec[6];

int main(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
	adxl_init();
 8000c24:	f7ff fe14 	bl	8000850 <adxl_init>

	while(1)
	{
		adxl_read_values(ACCEL_XOUT_H_REG);
 8000c28:	203b      	movs	r0, #59	; 0x3b
 8000c2a:	f7ff fdff 	bl	800082c <adxl_read_values>

		x = ((data_rec[1] << 8) | data_rec[0]);
 8000c2e:	4b32      	ldr	r3, [pc, #200]	; (8000cf8 <main+0xd8>)
 8000c30:	785b      	ldrb	r3, [r3, #1]
 8000c32:	021b      	lsls	r3, r3, #8
 8000c34:	b21a      	sxth	r2, r3
 8000c36:	4b30      	ldr	r3, [pc, #192]	; (8000cf8 <main+0xd8>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	b21b      	sxth	r3, r3
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	b21a      	sxth	r2, r3
 8000c40:	4b2e      	ldr	r3, [pc, #184]	; (8000cfc <main+0xdc>)
 8000c42:	801a      	strh	r2, [r3, #0]
		y = ((data_rec[3] << 8) | data_rec[2]);
 8000c44:	4b2c      	ldr	r3, [pc, #176]	; (8000cf8 <main+0xd8>)
 8000c46:	78db      	ldrb	r3, [r3, #3]
 8000c48:	021b      	lsls	r3, r3, #8
 8000c4a:	b21a      	sxth	r2, r3
 8000c4c:	4b2a      	ldr	r3, [pc, #168]	; (8000cf8 <main+0xd8>)
 8000c4e:	789b      	ldrb	r3, [r3, #2]
 8000c50:	b21b      	sxth	r3, r3
 8000c52:	4313      	orrs	r3, r2
 8000c54:	b21a      	sxth	r2, r3
 8000c56:	4b2a      	ldr	r3, [pc, #168]	; (8000d00 <main+0xe0>)
 8000c58:	801a      	strh	r2, [r3, #0]
		z = ((data_rec[5] << 8) | data_rec[4]);
 8000c5a:	4b27      	ldr	r3, [pc, #156]	; (8000cf8 <main+0xd8>)
 8000c5c:	795b      	ldrb	r3, [r3, #5]
 8000c5e:	021b      	lsls	r3, r3, #8
 8000c60:	b21a      	sxth	r2, r3
 8000c62:	4b25      	ldr	r3, [pc, #148]	; (8000cf8 <main+0xd8>)
 8000c64:	791b      	ldrb	r3, [r3, #4]
 8000c66:	b21b      	sxth	r3, r3
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	b21a      	sxth	r2, r3
 8000c6c:	4b25      	ldr	r3, [pc, #148]	; (8000d04 <main+0xe4>)
 8000c6e:	801a      	strh	r2, [r3, #0]

		xg = x * 0.0078;
 8000c70:	4b22      	ldr	r3, [pc, #136]	; (8000cfc <main+0xdc>)
 8000c72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c76:	4618      	mov	r0, r3
 8000c78:	f7ff fcf6 	bl	8000668 <__aeabi_i2d>
 8000c7c:	a31c      	add	r3, pc, #112	; (adr r3, 8000cf0 <main+0xd0>)
 8000c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c82:	f7ff fa75 	bl	8000170 <__aeabi_dmul>
 8000c86:	4602      	mov	r2, r0
 8000c88:	460b      	mov	r3, r1
 8000c8a:	4610      	mov	r0, r2
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	f7ff fd55 	bl	800073c <__aeabi_d2f>
 8000c92:	4603      	mov	r3, r0
 8000c94:	4a1c      	ldr	r2, [pc, #112]	; (8000d08 <main+0xe8>)
 8000c96:	6013      	str	r3, [r2, #0]
		yg = y * 0.0078;
 8000c98:	4b19      	ldr	r3, [pc, #100]	; (8000d00 <main+0xe0>)
 8000c9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff fce2 	bl	8000668 <__aeabi_i2d>
 8000ca4:	a312      	add	r3, pc, #72	; (adr r3, 8000cf0 <main+0xd0>)
 8000ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000caa:	f7ff fa61 	bl	8000170 <__aeabi_dmul>
 8000cae:	4602      	mov	r2, r0
 8000cb0:	460b      	mov	r3, r1
 8000cb2:	4610      	mov	r0, r2
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	f7ff fd41 	bl	800073c <__aeabi_d2f>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	4a13      	ldr	r2, [pc, #76]	; (8000d0c <main+0xec>)
 8000cbe:	6013      	str	r3, [r2, #0]
		zg = z * 0.0078;
 8000cc0:	4b10      	ldr	r3, [pc, #64]	; (8000d04 <main+0xe4>)
 8000cc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f7ff fcce 	bl	8000668 <__aeabi_i2d>
 8000ccc:	a308      	add	r3, pc, #32	; (adr r3, 8000cf0 <main+0xd0>)
 8000cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cd2:	f7ff fa4d 	bl	8000170 <__aeabi_dmul>
 8000cd6:	4602      	mov	r2, r0
 8000cd8:	460b      	mov	r3, r1
 8000cda:	4610      	mov	r0, r2
 8000cdc:	4619      	mov	r1, r3
 8000cde:	f7ff fd2d 	bl	800073c <__aeabi_d2f>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	4a0a      	ldr	r2, [pc, #40]	; (8000d10 <main+0xf0>)
 8000ce6:	6013      	str	r3, [r2, #0]
		adxl_read_values(ACCEL_XOUT_H_REG);
 8000ce8:	e79e      	b.n	8000c28 <main+0x8>
 8000cea:	bf00      	nop
 8000cec:	f3af 8000 	nop.w
 8000cf0:	8e8a71de 	.word	0x8e8a71de
 8000cf4:	3f7ff2e4 	.word	0x3f7ff2e4
 8000cf8:	20000020 	.word	0x20000020
 8000cfc:	20000026 	.word	0x20000026
 8000d00:	20000028 	.word	0x20000028
 8000d04:	2000002a 	.word	0x2000002a
 8000d08:	2000002c 	.word	0x2000002c
 8000d0c:	20000030 	.word	0x20000030
 8000d10:	20000034 	.word	0x20000034

08000d14 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d14:	480d      	ldr	r0, [pc, #52]	; (8000d4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d16:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d18:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d1c:	480c      	ldr	r0, [pc, #48]	; (8000d50 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d1e:	490d      	ldr	r1, [pc, #52]	; (8000d54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d20:	4a0d      	ldr	r2, [pc, #52]	; (8000d58 <LoopForever+0xe>)
  movs r3, #0
 8000d22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d24:	e002      	b.n	8000d2c <LoopCopyDataInit>

08000d26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d2a:	3304      	adds	r3, #4

08000d2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d30:	d3f9      	bcc.n	8000d26 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d32:	4a0a      	ldr	r2, [pc, #40]	; (8000d5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d34:	4c0a      	ldr	r4, [pc, #40]	; (8000d60 <LoopForever+0x16>)
  movs r3, #0
 8000d36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d38:	e001      	b.n	8000d3e <LoopFillZerobss>

08000d3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d3c:	3204      	adds	r2, #4

08000d3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d40:	d3fb      	bcc.n	8000d3a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d42:	f000 f811 	bl	8000d68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d46:	f7ff ff6b 	bl	8000c20 <main>

08000d4a <LoopForever>:

LoopForever:
    b LoopForever
 8000d4a:	e7fe      	b.n	8000d4a <LoopForever>
  ldr   r0, =_estack
 8000d4c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000d50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d54:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000d58:	08000dd0 	.word	0x08000dd0
  ldr r2, =_sbss
 8000d5c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000d60:	20000038 	.word	0x20000038

08000d64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d64:	e7fe      	b.n	8000d64 <ADC1_2_IRQHandler>
	...

08000d68 <__libc_init_array>:
 8000d68:	b570      	push	{r4, r5, r6, lr}
 8000d6a:	2600      	movs	r6, #0
 8000d6c:	4d0c      	ldr	r5, [pc, #48]	; (8000da0 <__libc_init_array+0x38>)
 8000d6e:	4c0d      	ldr	r4, [pc, #52]	; (8000da4 <__libc_init_array+0x3c>)
 8000d70:	1b64      	subs	r4, r4, r5
 8000d72:	10a4      	asrs	r4, r4, #2
 8000d74:	42a6      	cmp	r6, r4
 8000d76:	d109      	bne.n	8000d8c <__libc_init_array+0x24>
 8000d78:	f000 f81a 	bl	8000db0 <_init>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	4d0a      	ldr	r5, [pc, #40]	; (8000da8 <__libc_init_array+0x40>)
 8000d80:	4c0a      	ldr	r4, [pc, #40]	; (8000dac <__libc_init_array+0x44>)
 8000d82:	1b64      	subs	r4, r4, r5
 8000d84:	10a4      	asrs	r4, r4, #2
 8000d86:	42a6      	cmp	r6, r4
 8000d88:	d105      	bne.n	8000d96 <__libc_init_array+0x2e>
 8000d8a:	bd70      	pop	{r4, r5, r6, pc}
 8000d8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d90:	4798      	blx	r3
 8000d92:	3601      	adds	r6, #1
 8000d94:	e7ee      	b.n	8000d74 <__libc_init_array+0xc>
 8000d96:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d9a:	4798      	blx	r3
 8000d9c:	3601      	adds	r6, #1
 8000d9e:	e7f2      	b.n	8000d86 <__libc_init_array+0x1e>
 8000da0:	08000dc8 	.word	0x08000dc8
 8000da4:	08000dc8 	.word	0x08000dc8
 8000da8:	08000dc8 	.word	0x08000dc8
 8000dac:	08000dcc 	.word	0x08000dcc

08000db0 <_init>:
 8000db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000db2:	bf00      	nop
 8000db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000db6:	bc08      	pop	{r3}
 8000db8:	469e      	mov	lr, r3
 8000dba:	4770      	bx	lr

08000dbc <_fini>:
 8000dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000dbe:	bf00      	nop
 8000dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000dc2:	bc08      	pop	{r3}
 8000dc4:	469e      	mov	lr, r3
 8000dc6:	4770      	bx	lr
