From 4d43a88b3c19b993882e30262f6b1d227295e75d Mon Sep 17 00:00:00 2001
From: Soren Brinkmann <soren.brinkmann@xilinx.com>
Date: Tue, 2 Sep 2014 12:07:00 -0700
Subject: [PATCH 0760/1566] ARM: zynq: pm: Don't have DDR self-refresh always
 on

Apparently, having self-refresh enabled at all times negatively affects
memory performance. Hence, only enable clock-stop at boot and limit
self-refresh to suspend.

Probably related: http://www.xilinx.com/support/answers/47514.htm

Reported-by: Lars-Peter Clausen <lars-peter.clausen@analog.com>
Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 arch/arm/mach-zynq/pm.c |   16 +++++++++++++++-
 1 files changed, 15 insertions(+), 1 deletions(-)

diff --git a/arch/arm/mach-zynq/pm.c b/arch/arm/mach-zynq/pm.c
index bbe622c..473bb72 100644
--- a/arch/arm/mach-zynq/pm.c
+++ b/arch/arm/mach-zynq/pm.c
@@ -53,6 +53,7 @@ static void zynq_pm_wake(void)
 
 static int zynq_pm_suspend(unsigned long arg)
 {
+	u32 reg;
 	int (*zynq_suspend_ptr)(void __iomem *, void __iomem *) =
 		(__force void *)ocm_base;
 	int do_ddrpll_bypass = 1;
@@ -68,8 +69,14 @@ static int zynq_pm_suspend(unsigned long arg)
 		      : /* no inputs */
 		      : "r12");
 
-	if (!ocm_base || !ddrc_base)
+	if (!ocm_base || !ddrc_base) {
 		do_ddrpll_bypass = 0;
+	} else {
+		/* enable DDRC self-refresh mode */
+		reg = readl(ddrc_base + DDRC_CTRL_REG1_OFFS);
+		reg |= DDRC_SELFREFRESH_MASK;
+		writel(reg, ddrc_base + DDRC_CTRL_REG1_OFFS);
+	}
 
 	if (do_ddrpll_bypass) {
 		/*
@@ -93,6 +100,13 @@ static int zynq_pm_suspend(unsigned long arg)
 		kfree(ocm_swap_area);
 	}
 
+	/* disable DDRC self-refresh mode */
+	if (do_ddrpll_bypass) {
+		reg = readl(ddrc_base + DDRC_CTRL_REG1_OFFS);
+		reg &= ~DDRC_SELFREFRESH_MASK;
+		writel(reg, ddrc_base + DDRC_CTRL_REG1_OFFS);
+	}
+
 	/* Topswitch clock stop enable */
 	zynq_clk_topswitch_enable();
 
-- 
1.7.5.4

