=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.003292 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001953/0 sec (0.000981/0 sec, 0.000972/0 sec )
[LOG] Nr of iterations: 4 (2, 2 )
[LOG] Total clause computation time: 0.000683/0 sec (0.000363/0.000363 sec, 0.00032/0.00032 sec )
[LOG] Total clause minimization time: 0.000717/0 sec (0.000305/0.000305 sec, 0.000412/0.000412 sec )
[LOG] Total clause size reduction: 56 --> 2 (28 --> 1, 28 --> 1 )
[LOG] Average clause size reduction: 14 --> 0.5 (14 --> 0.5, 14 --> 0.5 )
[LOG] Overall execution time: 0.00381 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.00271 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001398/0 sec (0.000688/0 sec, 0.00071/0 sec )
[LOG] Nr of iterations: 4 (2, 2 )
[LOG] Total clause computation time: 0.000507/0 sec (0.000255/0.000255 sec, 0.000252/0.000252 sec )
[LOG] Total clause minimization time: 0.000432/0 sec (0.000186/0.000186 sec, 0.000246/0.000246 sec )
[LOG] Total clause size reduction: 44 --> 2 (22 --> 1, 22 --> 1 )
[LOG] Average clause size reduction: 11 --> 0.5 (11 --> 0.5, 11 --> 0.5 )
[LOG] Overall execution time: 0.003192 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.010778 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008935/0 sec (0.002198/0 sec, 0.002287/0 sec, 0.002194/0 sec, 0.002256/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0.003504/0 sec (0.000902/0.000902 sec, 0.000851/0.000851 sec, 0.000843/0.000843 sec, 0.000908/0.000908 sec )
[LOG] Total clause minimization time: 0.003592/0 sec (0.000774/0.000774 sec, 0.000994/0.000994 sec, 0.000915/0.000915 sec, 0.000909/0.000909 sec )
[LOG] Total clause size reduction: 283 --> 4 (70 --> 1, 70 --> 1, 71 --> 1, 72 --> 1 )
[LOG] Average clause size reduction: 35.375 --> 0.5 (35 --> 0.5, 35 --> 0.5, 35.5 --> 0.5, 36 --> 0.5 )
[LOG] Overall execution time: 0.011491 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.007933 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006372/0 sec (0.00162/0 sec, 0.001576/0 sec, 0.001575/0 sec, 0.001601/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0.002449/0 sec (0.000608/0.000608 sec, 0.000617/0.000617 sec, 0.000608/0.000608 sec, 0.000616/0.000616 sec )
[LOG] Total clause minimization time: 0.0024/0 sec (0.000576/0.000576 sec, 0.000597/0.000597 sec, 0.00061/0.00061 sec, 0.000617/0.000617 sec )
[LOG] Total clause size reduction: 219 --> 4 (54 --> 1, 54 --> 1, 55 --> 1, 56 --> 1 )
[LOG] Average clause size reduction: 27.375 --> 0.5 (27 --> 0.5, 27 --> 0.5, 27.5 --> 0.5, 28 --> 0.5 )
[LOG] Overall execution time: 0.008563 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.022982 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02094/0 sec (0.003524/0 sec, 0.00337/0 sec, 0.003458/0 sec, 0.003425/0 sec, 0.003551/0 sec, 0.003612/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.008277/0 sec (0.001401/0.001401 sec, 0.001351/0.001351 sec, 0.001373/0.001373 sec, 0.001348/0.001348 sec, 0.001377/0.001377 sec, 0.001427/0.001427 sec )
[LOG] Total clause minimization time: 0.008669/0 sec (0.001295/0.001295 sec, 0.001384/0.001384 sec, 0.001453/0.001453 sec, 0.001448/0.001448 sec, 0.001546/0.001546 sec, 0.001543/0.001543 sec )
[LOG] Total clause size reduction: 682 --> 6 (112 --> 1, 112 --> 1, 113 --> 1, 114 --> 1, 115 --> 1, 116 --> 1 )
[LOG] Average clause size reduction: 56.8333 --> 0.5 (56 --> 0.5, 56 --> 0.5, 56.5 --> 0.5, 57 --> 0.5, 57.5 --> 0.5, 58 --> 0.5 )
[LOG] Overall execution time: 0.023809 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.016181 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014286/0 sec (0.00238/0 sec, 0.002362/0 sec, 0.002368/0 sec, 0.002414/0 sec, 0.002373/0 sec, 0.002389/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.005584/0 sec (0.000907/0.000907 sec, 0.000943/0.000943 sec, 0.000933/0.000933 sec, 0.000942/0.000942 sec, 0.000927/0.000927 sec, 0.000932/0.000932 sec )
[LOG] Total clause minimization time: 0.005566/0 sec (0.000883/0.000883 sec, 0.000921/0.000921 sec, 0.000933/0.000933 sec, 0.000948/0.000948 sec, 0.00093/0.00093 sec, 0.000951/0.000951 sec )
[LOG] Total clause size reduction: 526 --> 6 (86 --> 1, 86 --> 1, 87 --> 1, 88 --> 1, 89 --> 1, 90 --> 1 )
[LOG] Average clause size reduction: 43.8333 --> 0.5 (43 --> 0.5, 43 --> 0.5, 43.5 --> 0.5, 44 --> 0.5, 44.5 --> 0.5, 45 --> 0.5 )
[LOG] Overall execution time: 0.01692 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.039838 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037094/0 sec (0.004604/0 sec, 0.004639/0 sec, 0.004492/0 sec, 0.004673/0 sec, 0.004696/0 sec, 0.004592/0 sec, 0.004577/0 sec, 0.004821/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.01475/0 sec (0.001852/0.001852 sec, 0.001811/0.001811 sec, 0.001837/0.001837 sec, 0.00182/0.00182 sec, 0.001822/0.001822 sec, 0.001844/0.001844 sec, 0.001842/0.001842 sec, 0.001922/0.001922 sec )
[LOG] Total clause minimization time: 0.015565/0 sec (0.001749/0.001749 sec, 0.002008/0.002008 sec, 0.001835/0.001835 sec, 0.00202/0.00202 sec, 0.002049/0.002049 sec, 0.001922/0.001922 sec, 0.001911/0.001911 sec, 0.002071/0.002071 sec )
[LOG] Total clause size reduction: 1253 --> 8 (154 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1, 159 --> 1, 160 --> 1 )
[LOG] Average clause size reduction: 78.3125 --> 0.5 (77 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5, 79.5 --> 0.5, 80 --> 0.5 )
[LOG] Overall execution time: 0.040866 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.027605 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025414/0 sec (0.003188/0 sec, 0.003123/0 sec, 0.003109/0 sec, 0.003198/0 sec, 0.003194/0 sec, 0.003206/0 sec, 0.003187/0 sec, 0.003209/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.010056/0 sec (0.001218/0.001218 sec, 0.001262/0.001262 sec, 0.001228/0.001228 sec, 0.001269/0.001269 sec, 0.001284/0.001284 sec, 0.001267/0.001267 sec, 0.001259/0.001259 sec, 0.001269/0.001269 sec )
[LOG] Total clause minimization time: 0.010085/0 sec (0.0012/0.0012 sec, 0.001227/0.001227 sec, 0.001238/0.001238 sec, 0.00129/0.00129 sec, 0.00127/0.00127 sec, 0.001294/0.001294 sec, 0.001284/0.001284 sec, 0.001282/0.001282 sec )
[LOG] Total clause size reduction: 965 --> 8 (118 --> 1, 118 --> 1, 119 --> 1, 120 --> 1, 121 --> 1, 122 --> 1, 123 --> 1, 124 --> 1 )
[LOG] Average clause size reduction: 60.3125 --> 0.5 (59 --> 0.5, 59 --> 0.5, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 61 --> 0.5, 61.5 --> 0.5, 62 --> 0.5 )
[LOG] Overall execution time: 0.028489 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.061006 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.057744/0 sec (0.005806/0 sec, 0.005866/0 sec, 0.005647/0 sec, 0.005717/0 sec, 0.005676/0 sec, 0.005874/0 sec, 0.005662/0 sec, 0.005678/0 sec, 0.005792/0 sec, 0.006026/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.02334/0 sec (0.002345/0.002345 sec, 0.002325/0.002325 sec, 0.00233/0.00233 sec, 0.002358/0.002358 sec, 0.002306/0.002306 sec, 0.002307/0.002307 sec, 0.002303/0.002303 sec, 0.002324/0.002324 sec, 0.002329/0.002329 sec, 0.002413/0.002413 sec )
[LOG] Total clause minimization time: 0.024031/0 sec (0.002232/0.002232 sec, 0.002535/0.002535 sec, 0.002315/0.002315 sec, 0.002351/0.002351 sec, 0.002361/0.002361 sec, 0.002534/0.002534 sec, 0.002346/0.002346 sec, 0.002339/0.002339 sec, 0.002428/0.002428 sec, 0.00259/0.00259 sec )
[LOG] Total clause size reduction: 1996 --> 10 (196 --> 1, 196 --> 1, 197 --> 1, 198 --> 1, 199 --> 1, 200 --> 1, 201 --> 1, 202 --> 1, 203 --> 1, 204 --> 1 )
[LOG] Average clause size reduction: 99.8 --> 0.5 (98 --> 0.5, 98 --> 0.5, 98.5 --> 0.5, 99 --> 0.5, 99.5 --> 0.5, 100 --> 0.5, 100.5 --> 0.5, 101 --> 0.5, 101.5 --> 0.5, 102 --> 0.5 )
[LOG] Overall execution time: 0.062282 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 256
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.042471 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03956/0 sec (0.003977/0 sec, 0.003893/0 sec, 0.003861/0 sec, 0.003958/0 sec, 0.003947/0 sec, 0.003963/0 sec, 0.003955/0 sec, 0.004012/0 sec, 0.003984/0 sec, 0.00401/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.015789/0 sec (0.001514/0.001514 sec, 0.001573/0.001573 sec, 0.00154/0.00154 sec, 0.001589/0.001589 sec, 0.001584/0.001584 sec, 0.001592/0.001592 sec, 0.0016/0.0016 sec, 0.001596/0.001596 sec, 0.001583/0.001583 sec, 0.001618/0.001618 sec )
[LOG] Total clause minimization time: 0.015781/0 sec (0.001509/0.001509 sec, 0.001553/0.001553 sec, 0.001551/0.001551 sec, 0.001595/0.001595 sec, 0.001586/0.001586 sec, 0.001592/0.001592 sec, 0.001576/0.001576 sec, 0.001608/0.001608 sec, 0.001612/0.001612 sec, 0.001599/0.001599 sec )
[LOG] Total clause size reduction: 1536 --> 10 (150 --> 1, 150 --> 1, 151 --> 1, 152 --> 1, 153 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1 )
[LOG] Average clause size reduction: 76.8 --> 0.5 (75 --> 0.5, 75 --> 0.5, 75.5 --> 0.5, 76 --> 0.5, 76.5 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5 )
[LOG] Overall execution time: 0.043559 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.089451 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.085337/1 sec (0.006918/0 sec, 0.007113/0 sec, 0.006965/0 sec, 0.006935/0 sec, 0.006966/0 sec, 0.006981/0 sec, 0.007007/1 sec, 0.007257/0 sec, 0.007271/0 sec, 0.007049/0 sec, 0.007383/0 sec, 0.007492/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.033713/0 sec (0.002688/0.002688 sec, 0.002767/0.002767 sec, 0.002811/0.002811 sec, 0.002798/0.002798 sec, 0.002792/0.002792 sec, 0.002813/0.002813 sec, 0.002808/0.002808 sec, 0.002816/0.002816 sec, 0.002822/0.002822 sec, 0.002831/0.002831 sec, 0.002829/0.002829 sec, 0.002938/0.002938 sec )
[LOG] Total clause minimization time: 0.035311/1 sec (0.002741/0.002741 sec, 0.003025/0.003025 sec, 0.002824/0.002824 sec, 0.002802/0.002802 sec, 0.002828/0.002828 sec, 0.002828/0.002828 sec, 0.002852/0.002852 sec, 0.003091/0.003091 sec, 0.003092/0.003092 sec, 0.002853/0.002853 sec, 0.003187/0.003187 sec, 0.003188/0.003188 sec )
[LOG] Total clause size reduction: 2911 --> 12 (238 --> 1, 238 --> 1, 239 --> 1, 240 --> 1, 241 --> 1, 242 --> 1, 243 --> 1, 244 --> 1, 245 --> 1, 246 --> 1, 247 --> 1, 248 --> 1 )
[LOG] Average clause size reduction: 121.292 --> 0.5 (119 --> 0.5, 119 --> 0.5, 119.5 --> 0.5, 120 --> 0.5, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 122 --> 0.5, 122.5 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5 )
[LOG] Overall execution time: 0.091004 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.060265 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.056828/0 sec (0.004837/0 sec, 0.004663/0 sec, 0.004605/0 sec, 0.004735/0 sec, 0.00469/0 sec, 0.004717/0 sec, 0.004733/0 sec, 0.004747/0 sec, 0.004773/0 sec, 0.004779/0 sec, 0.004769/0 sec, 0.00478/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.022726/0 sec (0.001833/0.001833 sec, 0.001888/0.001888 sec, 0.001846/0.001846 sec, 0.0019/0.0019 sec, 0.001906/0.001906 sec, 0.001897/0.001897 sec, 0.001902/0.001902 sec, 0.001916/0.001916 sec, 0.001921/0.001921 sec, 0.001918/0.001918 sec, 0.001899/0.001899 sec, 0.0019/0.0019 sec )
[LOG] Total clause minimization time: 0.022646/0 sec (0.001838/0.001838 sec, 0.001861/0.001861 sec, 0.001851/0.001851 sec, 0.001919/0.001919 sec, 0.001867/0.001867 sec, 0.001879/0.001879 sec, 0.001899/0.001899 sec, 0.001889/0.001889 sec, 0.0019/0.0019 sec, 0.001904/0.001904 sec, 0.001912/0.001912 sec, 0.001927/0.001927 sec )
[LOG] Total clause size reduction: 2239 --> 12 (182 --> 1, 182 --> 1, 183 --> 1, 184 --> 1, 185 --> 1, 186 --> 1, 187 --> 1, 188 --> 1, 189 --> 1, 190 --> 1, 191 --> 1, 192 --> 1 )
[LOG] Average clause size reduction: 93.2917 --> 0.5 (91 --> 0.5, 91 --> 0.5, 91.5 --> 0.5, 92 --> 0.5, 92.5 --> 0.5, 93 --> 0.5, 93.5 --> 0.5, 94 --> 0.5, 94.5 --> 0.5, 95 --> 0.5, 95.5 --> 0.5, 96 --> 0.5 )
[LOG] Overall execution time: 0.061566 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.121334 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.116483/0 sec (0.008134/0 sec, 0.008257/0 sec, 0.008036/0 sec, 0.008109/0 sec, 0.008152/0 sec, 0.008443/0 sec, 0.00843/0 sec, 0.008188/0 sec, 0.008485/0 sec, 0.008485/0 sec, 0.008212/0 sec, 0.008548/0 sec, 0.008243/0 sec, 0.008761/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.046348/0 sec (0.003208/0.003208 sec, 0.003174/0.003174 sec, 0.003216/0.003216 sec, 0.003306/0.003306 sec, 0.00331/0.00331 sec, 0.003304/0.003304 sec, 0.003292/0.003292 sec, 0.003344/0.003344 sec, 0.003327/0.003327 sec, 0.003341/0.003341 sec, 0.003338/0.003338 sec, 0.003356/0.003356 sec, 0.003356/0.003356 sec, 0.003476/0.003476 sec )
[LOG] Total clause minimization time: 0.048186/0 sec (0.003221/0.003221 sec, 0.003518/0.003518 sec, 0.003282/0.003282 sec, 0.003261/0.003261 sec, 0.003295/0.003295 sec, 0.003597/0.003597 sec, 0.003585/0.003585 sec, 0.003292/0.003292 sec, 0.00359/0.00359 sec, 0.003576/0.003576 sec, 0.003314/0.003314 sec, 0.003626/0.003626 sec, 0.003318/0.003318 sec, 0.003711/0.003711 sec )
[LOG] Total clause size reduction: 3998 --> 14 (280 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1 )
[LOG] Average clause size reduction: 142.786 --> 0.5 (140 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5 )
[LOG] Overall execution time: 0.123235 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 368
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.081192 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 143 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.077214/0 sec (0.005562/0 sec, 0.005433/0 sec, 0.005391/0 sec, 0.005512/0 sec, 0.005492/0 sec, 0.005478/0 sec, 0.005507/0 sec, 0.005479/0 sec, 0.00553/0 sec, 0.005546/0 sec, 0.005551/0 sec, 0.005598/0 sec, 0.005562/0 sec, 0.005573/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.031051/0 sec (0.002145/0.002145 sec, 0.002217/0.002217 sec, 0.002148/0.002148 sec, 0.002229/0.002229 sec, 0.002215/0.002215 sec, 0.002232/0.002232 sec, 0.002222/0.002222 sec, 0.002212/0.002212 sec, 0.002236/0.002236 sec, 0.002225/0.002225 sec, 0.002243/0.002243 sec, 0.002257/0.002257 sec, 0.002235/0.002235 sec, 0.002235/0.002235 sec )
[LOG] Total clause minimization time: 0.031003/0 sec (0.002151/0.002151 sec, 0.002166/0.002166 sec, 0.002194/0.002194 sec, 0.002228/0.002228 sec, 0.002185/0.002185 sec, 0.002184/0.002184 sec, 0.002216/0.002216 sec, 0.002207/0.002207 sec, 0.002226/0.002226 sec, 0.002245/0.002245 sec, 0.002236/0.002236 sec, 0.002258/0.002258 sec, 0.002251/0.002251 sec, 0.002256/0.002256 sec )
[LOG] Total clause size reduction: 3074 --> 14 (214 --> 1, 214 --> 1, 215 --> 1, 216 --> 1, 217 --> 1, 218 --> 1, 219 --> 1, 220 --> 1, 221 --> 1, 222 --> 1, 223 --> 1, 224 --> 1, 225 --> 1, 226 --> 1 )
[LOG] Average clause size reduction: 109.786 --> 0.5 (107 --> 0.5, 107 --> 0.5, 107.5 --> 0.5, 108 --> 0.5, 108.5 --> 0.5, 109 --> 0.5, 109.5 --> 0.5, 110 --> 0.5, 110.5 --> 0.5, 111 --> 0.5, 111.5 --> 0.5, 112 --> 0.5, 112.5 --> 0.5, 113 --> 0.5 )
[LOG] Overall execution time: 0.082664 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.157101 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 241 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.151307/0 sec (0.009332/0 sec, 0.00923/0 sec, 0.009501/0 sec, 0.009193/0 sec, 0.009565/0 sec, 0.009268/0 sec, 0.009234/0 sec, 0.009711/0 sec, 0.009383/0 sec, 0.009382/0 sec, 0.009374/0 sec, 0.009781/0 sec, 0.009784/0 sec, 0.009465/0 sec, 0.009461/0 sec, 0.009643/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.060137/0 sec (0.003688/0.003688 sec, 0.003669/0.003669 sec, 0.003647/0.003647 sec, 0.003627/0.003627 sec, 0.003665/0.003665 sec, 0.003668/0.003668 sec, 0.003675/0.003675 sec, 0.003801/0.003801 sec, 0.0038/0.0038 sec, 0.0038/0.0038 sec, 0.003808/0.003808 sec, 0.003817/0.003817 sec, 0.003826/0.003826 sec, 0.003822/0.003822 sec, 0.003829/0.003829 sec, 0.003995/0.003995 sec )
[LOG] Total clause minimization time: 0.062188/0 sec (0.003696/0.003696 sec, 0.003763/0.003763 sec, 0.004067/0.004067 sec, 0.003742/0.003742 sec, 0.004079/0.004079 sec, 0.003792/0.003792 sec, 0.00377/0.00377 sec, 0.00413/0.00413 sec, 0.00379/0.00379 sec, 0.003791/0.003791 sec, 0.003767/0.003767 sec, 0.004161/0.004161 sec, 0.004148/0.004148 sec, 0.00383/0.00383 sec, 0.00383/0.00383 sec, 0.003832/0.003832 sec )
[LOG] Total clause size reduction: 5257 --> 16 (322 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1, 329 --> 1, 330 --> 1, 331 --> 1, 332 --> 1, 333 --> 1, 334 --> 1, 335 --> 1, 336 --> 1 )
[LOG] Average clause size reduction: 164.281 --> 0.5 (161 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5, 164.5 --> 0.5, 165 --> 0.5, 165.5 --> 0.5, 166 --> 0.5, 166.5 --> 0.5, 167 --> 0.5, 167.5 --> 0.5, 168 --> 0.5 )
[LOG] Overall execution time: 0.159256 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.108038 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.103311/0 sec (0.006424/0 sec, 0.006375/0 sec, 0.006303/0 sec, 0.006463/0 sec, 0.006378/0 sec, 0.006415/0 sec, 0.006415/0 sec, 0.006453/0 sec, 0.006467/0 sec, 0.006483/0 sec, 0.006494/0 sec, 0.006505/0 sec, 0.006519/0 sec, 0.006521/0 sec, 0.006533/0 sec, 0.006563/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.040864/0 sec (0.002455/0.002455 sec, 0.00257/0.00257 sec, 0.002471/0.002471 sec, 0.002568/0.002568 sec, 0.002558/0.002558 sec, 0.002556/0.002556 sec, 0.002538/0.002538 sec, 0.002571/0.002571 sec, 0.002562/0.002562 sec, 0.002565/0.002565 sec, 0.002576/0.002576 sec, 0.002567/0.002567 sec, 0.002585/0.002585 sec, 0.002583/0.002583 sec, 0.002563/0.002563 sec, 0.002576/0.002576 sec )
[LOG] Total clause minimization time: 0.040654/0 sec (0.002489/0.002489 sec, 0.00248/0.00248 sec, 0.002488/0.002488 sec, 0.002561/0.002561 sec, 0.002485/0.002485 sec, 0.002506/0.002506 sec, 0.002528/0.002528 sec, 0.00253/0.00253 sec, 0.002544/0.002544 sec, 0.002564/0.002564 sec, 0.002558/0.002558 sec, 0.002563/0.002563 sec, 0.002574/0.002574 sec, 0.002577/0.002577 sec, 0.002594/0.002594 sec, 0.002613/0.002613 sec )
[LOG] Total clause size reduction: 4041 --> 16 (246 --> 1, 246 --> 1, 247 --> 1, 248 --> 1, 249 --> 1, 250 --> 1, 251 --> 1, 252 --> 1, 253 --> 1, 254 --> 1, 255 --> 1, 256 --> 1, 257 --> 1, 258 --> 1, 259 --> 1, 260 --> 1 )
[LOG] Average clause size reduction: 126.281 --> 0.5 (123 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5, 124.5 --> 0.5, 125 --> 0.5, 125.5 --> 0.5, 126 --> 0.5, 126.5 --> 0.5, 127 --> 0.5, 127.5 --> 0.5, 128 --> 0.5, 128.5 --> 0.5, 129 --> 0.5, 129.5 --> 0.5, 130 --> 0.5 )
[LOG] Overall execution time: 0.109703 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.197453 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 273 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.190751/0 sec (0.010518/0 sec, 0.010613/0 sec, 0.010283/0 sec, 0.010613/0 sec, 0.01032/0 sec, 0.010695/0 sec, 0.010312/0 sec, 0.010706/0 sec, 0.010386/0 sec, 0.010387/0 sec, 0.010512/0 sec, 0.0105/0 sec, 0.010538/0 sec, 0.010573/0 sec, 0.01099/0 sec, 0.01062/0 sec, 0.011036/0 sec, 0.011149/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.075194/0 sec (0.004143/0.004143 sec, 0.004074/0.004074 sec, 0.004095/0.004095 sec, 0.004057/0.004057 sec, 0.004072/0.004072 sec, 0.004103/0.004103 sec, 0.004086/0.004086 sec, 0.004093/0.004093 sec, 0.004117/0.004117 sec, 0.004107/0.004107 sec, 0.004226/0.004226 sec, 0.004228/0.004228 sec, 0.004245/0.004245 sec, 0.004259/0.004259 sec, 0.004274/0.004274 sec, 0.004293/0.004293 sec, 0.004287/0.004287 sec, 0.004435/0.004435 sec )
[LOG] Total clause minimization time: 0.079211/0 sec (0.004189/0.004189 sec, 0.004571/0.004571 sec, 0.004202/0.004202 sec, 0.004552/0.004552 sec, 0.004225/0.004225 sec, 0.004599/0.004599 sec, 0.004236/0.004236 sec, 0.004612/0.004612 sec, 0.004263/0.004263 sec, 0.004267/0.004267 sec, 0.004267/0.004267 sec, 0.004268/0.004268 sec, 0.004278/0.004278 sec, 0.004296/0.004296 sec, 0.004693/0.004693 sec, 0.004314/0.004314 sec, 0.004695/0.004695 sec, 0.004684/0.004684 sec )
[LOG] Total clause size reduction: 6688 --> 18 (364 --> 1, 364 --> 1, 365 --> 1, 366 --> 1, 367 --> 1, 368 --> 1, 369 --> 1, 370 --> 1, 371 --> 1, 372 --> 1, 373 --> 1, 374 --> 1, 375 --> 1, 376 --> 1, 377 --> 1, 378 --> 1, 379 --> 1, 380 --> 1 )
[LOG] Average clause size reduction: 185.778 --> 0.5 (182 --> 0.5, 182 --> 0.5, 182.5 --> 0.5, 183 --> 0.5, 183.5 --> 0.5, 184 --> 0.5, 184.5 --> 0.5, 185 --> 0.5, 185.5 --> 0.5, 186 --> 0.5, 186.5 --> 0.5, 187 --> 0.5, 187.5 --> 0.5, 188 --> 0.5, 188.5 --> 0.5, 189 --> 0.5, 189.5 --> 0.5, 190 --> 0.5 )
[LOG] Overall execution time: 0.199958 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 480
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.135822 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.130355/0 sec (0.007217/0 sec, 0.007141/0 sec, 0.007101/0 sec, 0.007225/0 sec, 0.007142/0 sec, 0.007166/0 sec, 0.007213/0 sec, 0.007247/0 sec, 0.007222/0 sec, 0.007226/0 sec, 0.007232/0 sec, 0.007249/0 sec, 0.007305/0 sec, 0.007314/0 sec, 0.007329/0 sec, 0.007338/0 sec, 0.007341/0 sec, 0.007347/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.051692/0 sec (0.002762/0.002762 sec, 0.002855/0.002855 sec, 0.002823/0.002823 sec, 0.002855/0.002855 sec, 0.002844/0.002844 sec, 0.002864/0.002864 sec, 0.002899/0.002899 sec, 0.002879/0.002879 sec, 0.002875/0.002875 sec, 0.002872/0.002872 sec, 0.002861/0.002861 sec, 0.002868/0.002868 sec, 0.002908/0.002908 sec, 0.002909/0.002909 sec, 0.002896/0.002896 sec, 0.002908/0.002908 sec, 0.002911/0.002911 sec, 0.002903/0.002903 sec )
[LOG] Total clause minimization time: 0.051379/0 sec (0.00281/0.00281 sec, 0.002797/0.002797 sec, 0.002804/0.002804 sec, 0.00287/0.00287 sec, 0.002801/0.002801 sec, 0.002816/0.002816 sec, 0.002822/0.002822 sec, 0.00286/0.00286 sec, 0.002843/0.002843 sec, 0.002846/0.002846 sec, 0.002853/0.002853 sec, 0.00286/0.00286 sec, 0.002887/0.002887 sec, 0.002882/0.002882 sec, 0.002908/0.002908 sec, 0.002907/0.002907 sec, 0.002902/0.002902 sec, 0.002911/0.002911 sec )
[LOG] Total clause size reduction: 5140 --> 18 (278 --> 1, 278 --> 1, 279 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1, 293 --> 1, 294 --> 1 )
[LOG] Average clause size reduction: 142.778 --> 0.5 (139 --> 0.5, 139 --> 0.5, 139.5 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5, 146.5 --> 0.5, 147 --> 0.5 )
[LOG] Overall execution time: 0.137744 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.243917 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.235745/0 sec (0.011747/0 sec, 0.011473/0 sec, 0.011862/0 sec, 0.011425/0 sec, 0.011455/0 sec, 0.011522/0 sec, 0.011905/0 sec, 0.011918/0 sec, 0.011968/0 sec, 0.011929/0 sec, 0.011593/0 sec, 0.011564/0 sec, 0.012028/0 sec, 0.012152/0 sec, 0.012199/0 sec, 0.011646/0 sec, 0.011798/0 sec, 0.011842/0 sec, 0.011743/0 sec, 0.011976/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.093695/0 sec (0.00464/0.00464 sec, 0.004594/0.004594 sec, 0.004595/0.004595 sec, 0.00456/0.00456 sec, 0.004571/0.004571 sec, 0.004623/0.004623 sec, 0.004572/0.004572 sec, 0.004601/0.004601 sec, 0.004615/0.004615 sec, 0.004613/0.004613 sec, 0.004644/0.004644 sec, 0.004628/0.004628 sec, 0.004651/0.004651 sec, 0.004771/0.004771 sec, 0.004795/0.004795 sec, 0.004783/0.004783 sec, 0.004801/0.004801 sec, 0.004825/0.004825 sec, 0.004842/0.004842 sec, 0.004971/0.004971 sec )
[LOG] Total clause minimization time: 0.097658/0 sec (0.004682/0.004682 sec, 0.004695/0.004695 sec, 0.005064/0.005064 sec, 0.004667/0.004667 sec, 0.004666/0.004666 sec, 0.004687/0.004687 sec, 0.005128/0.005128 sec, 0.005103/0.005103 sec, 0.005138/0.005138 sec, 0.005096/0.005096 sec, 0.00473/0.00473 sec, 0.004725/0.004725 sec, 0.00515/0.00515 sec, 0.005159/0.005159 sec, 0.005173/0.005173 sec, 0.004742/0.004742 sec, 0.004752/0.004752 sec, 0.004773/0.004773 sec, 0.004773/0.004773 sec, 0.004755/0.004755 sec )
[LOG] Total clause size reduction: 8291 --> 20 (406 --> 1, 406 --> 1, 407 --> 1, 408 --> 1, 409 --> 1, 410 --> 1, 411 --> 1, 412 --> 1, 413 --> 1, 414 --> 1, 415 --> 1, 416 --> 1, 417 --> 1, 418 --> 1, 419 --> 1, 420 --> 1, 421 --> 1, 422 --> 1, 423 --> 1, 424 --> 1 )
[LOG] Average clause size reduction: 207.275 --> 0.5 (203 --> 0.5, 203 --> 0.5, 203.5 --> 0.5, 204 --> 0.5, 204.5 --> 0.5, 205 --> 0.5, 205.5 --> 0.5, 206 --> 0.5, 206.5 --> 0.5, 207 --> 0.5, 207.5 --> 0.5, 208 --> 0.5, 208.5 --> 0.5, 209 --> 0.5, 209.5 --> 0.5, 210 --> 0.5, 210.5 --> 0.5, 211 --> 0.5, 211.5 --> 0.5, 212 --> 0.5 )
[LOG] Overall execution time: 0.246842 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 580 40 2 1 536
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.169133 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16289/1 sec (0.008054/0 sec, 0.008015/0 sec, 0.00787/0 sec, 0.008102/0 sec, 0.008008/0 sec, 0.008116/0 sec, 0.008103/0 sec, 0.008128/0 sec, 0.008097/0 sec, 0.008135/0 sec, 0.008161/0 sec, 0.008152/0 sec, 0.008205/0 sec, 0.008191/0 sec, 0.008218/0 sec, 0.008244/0 sec, 0.008284/0 sec, 0.008268/1 sec, 0.008277/0 sec, 0.008262/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.064534/0 sec (0.003069/0.003069 sec, 0.003201/0.003201 sec, 0.003087/0.003087 sec, 0.003214/0.003214 sec, 0.0032/0.0032 sec, 0.003214/0.003214 sec, 0.003234/0.003234 sec, 0.003223/0.003223 sec, 0.00324/0.00324 sec, 0.003242/0.003242 sec, 0.00324/0.00324 sec, 0.003244/0.003244 sec, 0.003244/0.003244 sec, 0.003271/0.003271 sec, 0.003259/0.003259 sec, 0.003267/0.003267 sec, 0.003287/0.003287 sec, 0.003266/0.003266 sec, 0.003281/0.003281 sec, 0.003251/0.003251 sec )
[LOG] Total clause minimization time: 0.064227/0 sec (0.00315/0.00315 sec, 0.003132/0.003132 sec, 0.003121/0.003121 sec, 0.003216/0.003216 sec, 0.003136/0.003136 sec, 0.003201/0.003201 sec, 0.003177/0.003177 sec, 0.003193/0.003193 sec, 0.003178/0.003178 sec, 0.003196/0.003196 sec, 0.003219/0.003219 sec, 0.003208/0.003208 sec, 0.003255/0.003255 sec, 0.00323/0.00323 sec, 0.003248/0.003248 sec, 0.003257/0.003257 sec, 0.003273/0.003273 sec, 0.003268/0.003268 sec, 0.00328/0.00328 sec, 0.003289/0.003289 sec )
[LOG] Total clause size reduction: 6371 --> 20 (310 --> 1, 310 --> 1, 311 --> 1, 312 --> 1, 313 --> 1, 314 --> 1, 315 --> 1, 316 --> 1, 317 --> 1, 318 --> 1, 319 --> 1, 320 --> 1, 321 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1 )
[LOG] Average clause size reduction: 159.275 --> 0.5 (155 --> 0.5, 155 --> 0.5, 155.5 --> 0.5, 156 --> 0.5, 156.5 --> 0.5, 157 --> 0.5, 157.5 --> 0.5, 158 --> 0.5, 158.5 --> 0.5, 159 --> 0.5, 159.5 --> 0.5, 160 --> 0.5, 160.5 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5 )
[LOG] Overall execution time: 0.171314 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001592 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000329/0 sec (0.000329/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002087 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001428 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000211/0 sec (0.000211/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001875 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.001778 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00045/0 sec (0.00045/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002348 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.00151 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00026/0 sec (0.00026/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-05/0 sec (1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001984 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001889 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000544/0 sec (0.000544/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.2e-05/0 sec (2.2e-05/2.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002521 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001573 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000293/0 sec (0.000293/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002059 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.00211 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000648/0 sec (0.000648/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002779 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001647 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000335/0 sec (0.000335/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002166 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.002243 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000738/0 sec (0.000738/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.4e-05/0 sec (2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002999 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001746 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000395/0 sec (0.000395/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002292 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.003244 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001581/0 sec (0.001581/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000789/0 sec (0.000789/0.000789 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00407 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001787 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000415/0 sec (0.000415/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002359 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.002569 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000895/0 sec (0.000895/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.7e-05/0 sec (2.7e-05/2.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003472 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001822 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00045/0 sec (0.00045/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002415 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.002705 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000996/0 sec (0.000996/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.8e-05/0 sec (2.8e-05/2.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003647 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001877 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000499/0 sec (0.000499/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002543 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.002847 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00109/0 sec (0.00109/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003886 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.69 sec (Real time) / 1.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.001992 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000567/0 sec (0.000567/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002684 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.26 sec (Real time) / 1.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.00308 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001262/0 sec (0.001262/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004238 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.21 sec (Real time) / 5.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.002091 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000618/0 sec (0.000618/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002871 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.90 sec (Real time) / 3.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.003728 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001651/0 sec (0.001651/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.7e-05/0 sec (3.7e-05/3.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005332 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 697.62 sec (Real time) / 686.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002486 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000778/0 sec (0.000778/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003533 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 442.78 sec (Real time) / 433.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.004517 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002131/0 sec (0.002131/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.3e-05/0 sec (4.3e-05/4.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006898 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10001.61 sec (Real time) / 9912.66 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002756 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000987/0 sec (0.000987/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004108 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.78 sec (Real time) / 9908.91 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.007618 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004818/0 sec (0.004818/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.002123/0 sec (0.002123/0.002123 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.010756 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.71 sec (Real time) / 9910.97 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.003174 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001198/0 sec (0.001198/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00478 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10001.47 sec (Real time) / 9914.33 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.006185 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003181/0 sec (0.003181/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5.7e-05/0 sec (5.7e-05/5.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.010174 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.85 sec (Real time) / 9917.89 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.003591 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001452/0 sec (0.001452/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005435 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9904.75 sec (Real time) / 9808.38 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 134)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001645 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000286/0 sec (0.000286/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002324 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001562 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000239/0 sec (0.000239/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002177 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.001969 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000608/0 sec (0.000608/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000294/0 sec (0.000294/0.000294 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002619 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001547 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000214/0 sec (0.000214/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002166 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.006565 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.004897/0 sec (0.003417/0 sec, 0.000976/0 sec, 0.000504/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.001899/0 sec (0.001389/0.001389 sec, 0.000489/0.000489 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 0.001436/0 sec (0.001436/0.001436 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 128 --> 4 (128 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 25.6 --> 0.8 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007412 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.00438 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002857/0 sec (0.001611/0 sec, 0.000676/0 sec, 0.00057/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.001098/0 sec (0.000576/0.000576 sec, 0.000307/0.000307 sec, 0.000215/0.000215 sec )
[LOG] Total clause minimization time: 0.000604/0 sec (0.000604/0.000604 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 4 (66 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.2 --> 0.8 (22 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005139 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.007489 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005895/0 sec (0.003271/0 sec, 0.001382/0 sec, 0.001242/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.003131/0 sec (0.001371/0.001371 sec, 0.000947/0.000947 sec, 0.000813/0.000813 sec )
[LOG] Total clause minimization time: 0.001368/0 sec (0.001368/0.001368 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 4 (72 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 0.8 (24 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008285 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.002963 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001537/0 sec (0.000858/0 sec, 0.00039/0 sec, 0.000289/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.00037/0 sec (0.000253/0.000253 sec, 0.000101/0.000101 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0.000273/0 sec (0.000273/0.000273 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003638 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.056454 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.052873/0 sec (0.022797/0 sec, 0.010249/0 sec, 0.007031/0 sec, 0.005733/0 sec, 0.003675/0 sec, 0.002124/0 sec, 0.001264/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.029077/0 sec (0.006523/0.006523 sec, 0.008918/0.008918 sec, 0.005771/0.005771 sec, 0.00448/0.00448 sec, 0.002447/0.002447 sec, 0.000902/0.000902 sec, 3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0.014655/0 sec (0.014655/0.014655 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4864 --> 192 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 124.718 --> 4.92308 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.057731 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.032796 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.030022/0 sec (0.012262/0 sec, 0.006704/0 sec, 0.003742/0 sec, 0.002629/0 sec, 0.001809/0 sec, 0.001498/0 sec, 0.001378/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.015332/0 sec (0.003082/0.003082 sec, 0.005695/0.005695 sec, 0.002828/0.002828 sec, 0.001718/0.001718 sec, 0.000915/0.000915 sec, 0.000597/0.000597 sec, 0.000497/0.000497 sec )
[LOG] Total clause minimization time: 0.008148/0 sec (0.008148/0.008148 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2336 --> 192 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 59.8974 --> 4.92308 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.033911 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.038427 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035408/0 sec (0.013819/0 sec, 0.007453/0 sec, 0.004203/0 sec, 0.003598/0 sec, 0.002505/0 sec, 0.001955/0 sec, 0.001875/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.019094/0 sec (0.003727/0.003727 sec, 0.006301/0.006301 sec, 0.003181/0.003181 sec, 0.002572/0.002572 sec, 0.001489/0.001489 sec, 0.000951/0.000951 sec, 0.000873/0.000873 sec )
[LOG] Total clause minimization time: 0.008912/0 sec (0.008912/0.008912 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2432 --> 192 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 62.359 --> 4.92308 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.039556 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.024862 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02238/0 sec (0.009057/0 sec, 0.006189/0 sec, 0.002657/0 sec, 0.001878/0 sec, 0.001011/0 sec, 0.000875/0 sec, 0.000713/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.011195/0 sec (0.002147/0.002147 sec, 0.005383/0.005383 sec, 0.001952/0.001952 sec, 0.001181/0.001181 sec, 0.000312/0.000312 sec, 0.000189/0.000189 sec, 3.1e-05/3.1e-05 sec )
[LOG] Total clause minimization time: 0.006134/0 sec (0.006134/0.006134 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.025764 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.827731 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.808019/1 sec (0.454537/1 sec, 0.134196/0 sec, 0.05366/0 sec, 0.031769/0 sec, 0.037141/0 sec, 0.024324/0 sec, 0.020368/0 sec, 0.018775/0 sec, 0.013494/0 sec, 0.011433/0 sec, 0.008322/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.313752/0 sec (0.046883/0.046883 sec, 0.123792/0.123792 sec, 0.04446/0.04446 sec, 0.023007/0.023007 sec, 0.028609/0.028609 sec, 0.015881/0.015881 sec, 0.01202/0.01202 sec, 0.01048/0.01048 sec, 0.00525/0.00525 sec, 0.00325/0.00325 sec, 0.00012/0.00012 sec )
[LOG] Total clause minimization time: 0.394729/1 sec (0.394729/0.394729 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122880 --> 5120 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.952 --> 9.78967 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.829785 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.96 sec (Real time) / 0.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.630353 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.611829/1 sec (0.279646/0 sec, 0.147411/1 sec, 0.054997/0 sec, 0.026882/0 sec, 0.029353/0 sec, 0.017232/0 sec, 0.013003/0 sec, 0.01197/0 sec, 0.010996/0 sec, 0.010288/0 sec, 0.010051/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.282734/1 sec (0.031012/0.031012 sec, 0.137724/0.137724 sec, 0.046517/0.046517 sec, 0.018757/0.018757 sec, 0.021385/0.021385 sec, 0.009397/0.009397 sec, 0.005249/0.005249 sec, 0.004261/0.004261 sec, 0.003299/0.003299 sec, 0.00264/0.00264 sec, 0.002493/0.002493 sec )
[LOG] Total clause minimization time: 0.240348/0 sec (0.240348/0.240348 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57856 --> 5120 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.623 --> 9.78967 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.631969 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.76 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.660611 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.641184/1 sec (0.29167/0 sec, 0.148529/0 sec, 0.059085/0 sec, 0.030212/1 sec, 0.031479/0 sec, 0.018493/0 sec, 0.014603/0 sec, 0.013516/0 sec, 0.012022/0 sec, 0.011116/0 sec, 0.010459/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.301543/0 sec (0.033214/0.033214 sec, 0.138774/0.138774 sec, 0.050522/0.050522 sec, 0.022233/0.022233 sec, 0.023402/0.023402 sec, 0.010521/0.010521 sec, 0.006708/0.006708 sec, 0.005675/0.005675 sec, 0.004172/0.004172 sec, 0.003334/0.003334 sec, 0.002988/0.002988 sec )
[LOG] Total clause minimization time: 0.249855/0 sec (0.249855/0.249855 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59392 --> 5120 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.56 --> 9.78967 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.66213 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.533766 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.515546/0 sec (0.229341/0 sec, 0.11882/0 sec, 0.046304/0 sec, 0.027274/0 sec, 0.028989/0 sec, 0.015604/0 sec, 0.012314/0 sec, 0.010822/0 sec, 0.009469/0 sec, 0.009334/0 sec, 0.007275/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.23709/0 sec (0.026904/0.026904 sec, 0.109561/0.109561 sec, 0.038293/0.038293 sec, 0.019738/0.019738 sec, 0.021637/0.021637 sec, 0.008151/0.008151 sec, 0.004924/0.004924 sec, 0.003502/0.003502 sec, 0.002192/0.002192 sec, 0.002074/0.002074 sec, 0.000114/0.000114 sec )
[LOG] Total clause minimization time: 0.195323/0 sec (0.195323/0.195323 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30720 --> 5120 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.738 --> 9.78967 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.534916 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 198.011 sec CPU time.
[LOG] Relation determinization time: 198 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 197.074/197 sec (13.8919/13 sec, 113.348/114 sec, 58.3429/58 sec, 2.40971/3 sec, 1.48382/1 sec, 1.04152/1 sec, 0.93227/1 sec, 0.850036/1 sec, 0.818472/1 sec, 0.777235/1 sec, 0.768017/1 sec, 0.731075/1 sec, 0.738442/0 sec, 0.729976/1 sec, 0.210387/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 180.894/177 sec (1.22655/1.22655 sec, 113.081/113.081 sec, 58.0517/58.0517 sec, 2.12579/2.12579 sec, 1.26337/1.26337 sec, 0.828021/0.828021 sec, 0.682359/0.682359 sec, 0.602729/0.602729 sec, 0.5699/0.5699 sec, 0.531157/0.531157 sec, 0.502067/0.502067 sec, 0.487747/0.487747 sec, 0.473769/0.473769 sec, 0.465809/0.465809 sec, 0.001933/0.001933 sec )
[LOG] Total clause minimization time: 12.037/11 sec (12.037/12.037 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686976 --> 114688 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.401 --> 13.9744 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 198.013 sec CPU time.
[LOG] Overall execution time: 198 sec real time.
Synthesis time: 198.18 sec (Real time) / 194.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 201.012 sec CPU time.
[LOG] Relation determinization time: 201 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 200.201/200 sec (9.04671/9 sec, 101.483/101 sec, 55.7657/56 sec, 24.2046/25 sec, 1.59974/1 sec, 1.11735/1 sec, 0.925521/0 sec, 0.85453/1 sec, 0.822473/1 sec, 0.758585/1 sec, 0.731819/1 sec, 0.739124/1 sec, 0.737691/0 sec, 0.707197/1 sec, 0.706684/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 188.606/188 sec (1.02867/1.02867 sec, 101.223/101.223 sec, 55.4842/55.4842 sec, 23.9487/23.9487 sec, 1.34741/1.34741 sec, 0.850475/0.850475 sec, 0.680934/0.680934 sec, 0.601461/0.601461 sec, 0.560599/0.560599 sec, 0.516428/0.516428 sec, 0.489949/0.489949 sec, 0.474976/0.474976 sec, 0.471528/0.471528 sec, 0.461479/0.461479 sec, 0.466548/0.466548 sec )
[LOG] Total clause minimization time: 7.27883/5 sec (7.27883/7.27883 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253376 --> 114688 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.72 --> 13.9744 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 201.014 sec CPU time.
[LOG] Overall execution time: 201 sec real time.
Synthesis time: 201.35 sec (Real time) / 197.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 216.114 sec CPU time.
[LOG] Relation determinization time: 217 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 215.17/216 sec (9.35662/10 sec, 108.074/108 sec, 85.9099/86 sec, 2.2328/2 sec, 1.55527/2 sec, 1.1162/1 sec, 0.924141/1 sec, 0.835276/1 sec, 0.82446/1 sec, 0.720398/1 sec, 0.736738/0 sec, 0.73029/1 sec, 0.713794/1 sec, 0.736319/1 sec, 0.70367/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 203.422/206 sec (1.0573/1.0573 sec, 107.812/107.812 sec, 85.6272/85.6272 sec, 2.01329/2.01329 sec, 1.33948/1.33948 sec, 0.848461/0.848461 sec, 0.677904/0.677904 sec, 0.592392/0.592392 sec, 0.561272/0.561272 sec, 0.515512/0.515512 sec, 0.493068/0.493068 sec, 0.485708/0.485708 sec, 0.468065/0.468065 sec, 0.469383/0.469383 sec, 0.461875/0.461875 sec )
[LOG] Total clause minimization time: 7.52649/9 sec (7.52649/7.52649 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277952 --> 114688 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.715 --> 13.9744 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 216.116 sec CPU time.
[LOG] Overall execution time: 217 sec real time.
Synthesis time: 216.40 sec (Real time) / 212.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 177.887 sec CPU time.
[LOG] Relation determinization time: 178 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 177.096/175 sec (7.68966/8 sec, 101.603/101 sec, 56.3986/57 sec, 2.36662/2 sec, 1.47419/1 sec, 1.09568/1 sec, 0.934401/1 sec, 0.842253/0 sec, 0.795378/0 sec, 0.758861/1 sec, 0.73601/1 sec, 0.718572/1 sec, 0.732515/0 sec, 0.706944/0 sec, 0.24349/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 166.778/165 sec (0.959252/0.959252 sec, 101.345/101.345 sec, 56.1183/56.1183 sec, 2.09199/2.09199 sec, 1.20247/1.20247 sec, 0.829896/0.829896 sec, 0.669214/0.669214 sec, 0.598406/0.598406 sec, 0.552532/0.552532 sec, 0.515129/0.515129 sec, 0.492666/0.492666 sec, 0.473081/0.473081 sec, 0.466645/0.466645 sec, 0.461663/0.461663 sec, 0.0018/0.0018 sec )
[LOG] Total clause minimization time: 6.00529/5 sec (6.00529/6.00529 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655360 --> 114688 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8538 --> 13.9744 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 177.888 sec CPU time.
[LOG] Overall execution time: 178 sec real time.
Synthesis time: 178.07 sec (Real time) / 174.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 1315.41 sec CPU time.
[LOG] Relation determinization time: 1316 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1308.08/1311 sec (60.4453/61 sec, 611.944/612 sec, 265.194/265 sec, 120.761/121 sec, 72.5939/73 sec, 62.0462/62 sec, 13.5616/13 sec, 12.1499/12 sec, 11.3052/12 sec, 10.612/11 sec, 10.2053/10 sec, 9.83243/10 sec, 9.63429/10 sec, 9.51707/10 sec, 9.46942/10 sec, 9.43172/10 sec, 9.37506/9 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1240.42/1242 sec (8.22019/8.22019 sec, 610.792/610.792 sec, 264.17/264.17 sec, 119.777/119.777 sec, 71.6064/71.6064 sec, 61.0782/61.0782 sec, 12.6029/12.6029 sec, 11.1985/11.1985 sec, 10.3649/10.3649 sec, 9.68065/9.68065 sec, 9.26845/9.26845 sec, 8.90397/8.90397 sec, 8.70483/8.70483 sec, 8.57617/8.57617 sec, 8.53178/8.53178 sec, 8.49117/8.49117 sec, 8.45757/8.45757 sec )
[LOG] Total clause minimization time: 37.0213/33 sec (37.0213/37.0213 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767168 --> 524288 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.909 --> 15.9917 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1315.42 sec CPU time.
[LOG] Overall execution time: 1316 sec real time.
Synthesis time: 1316.54 sec (Real time) / 1279.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1387.2 sec CPU time.
[LOG] Relation determinization time: 1387 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1379.87/1379 sec (48.5208/48 sec, 746.759/747 sec, 214.596/215 sec, 121.054/121 sec, 77.5/78 sec, 65.1541/65 sec, 13.5019/13 sec, 12.0332/13 sec, 11.1988/11 sec, 10.6004/10 sec, 10.207/10 sec, 9.87004/10 sec, 9.64642/9 sec, 9.48921/9 sec, 9.4286/9 sec, 9.38691/10 sec, 0.919896/1 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1323.19/1318 sec (7.24722/7.24722 sec, 745.61/745.61 sec, 213.574/213.574 sec, 120.056/120.056 sec, 76.5245/76.5245 sec, 64.1874/64.1874 sec, 12.5437/12.5437 sec, 11.0906/11.0906 sec, 10.266/10.266 sec, 9.66778/9.66778 sec, 9.2739/9.2739 sec, 8.94098/8.94098 sec, 8.70935/8.70935 sec, 8.55137/8.55137 sec, 8.4838/8.4838 sec, 8.45041/8.45041 sec, 0.007746/0.007746 sec )
[LOG] Total clause minimization time: 29.6187/35 sec (29.6187/29.6187 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949120 --> 524288 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9533 --> 15.9917 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1387.2 sec CPU time.
[LOG] Overall execution time: 1387 sec real time.
Synthesis time: 1387.69 sec (Real time) / 1351.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.40 sec (Real time) / 9407.00 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 10000.41 sec (Real time) / 9570.38 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 10000.89 sec (Real time) / 9567.74 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10000.76 sec (Real time) / 9593.70 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
Synthesis time: 10000.85 sec (Real time) / 5261.04 sec (User CPU time)
Timeout: 1
=====================  mvs22y.aag =====================
Synthesis time: 10001.01 sec (Real time) / 3950.63 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
Synthesis time: 10000.82 sec (Real time) / 3018.90 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.85 sec (Real time) / 2790.63 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.86 sec (Real time) / 2538.61 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.57 sec (Real time) / 2351.04 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.004596 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003248/0 sec (0.000882/0 sec, 0.000881/0 sec, 0.000798/0 sec, 0.000687/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0.001317/0 sec (0.000296/0.000296 sec, 0.000363/0.000363 sec, 0.00036/0.00036 sec, 0.000298/0.000298 sec )
[LOG] Total clause minimization time: 0.000921/0 sec (0.000296/0.000296 sec, 0.000281/0.000281 sec, 0.000197/0.000197 sec, 0.000147/0.000147 sec )
[LOG] Total clause size reduction: 103 --> 4 (25 --> 1, 26 --> 1, 27 --> 1, 25 --> 1 )
[LOG] Average clause size reduction: 12.875 --> 0.5 (12.5 --> 0.5, 13 --> 0.5, 13.5 --> 0.5, 12.5 --> 0.5 )
[LOG] Overall execution time: 0.005317 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.037881 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035114/0 sec (0.004552/0 sec, 0.004196/0 sec, 0.004286/0 sec, 0.004252/0 sec, 0.004342/0 sec, 0.004338/0 sec, 0.004276/0 sec, 0.004872/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.014479/0 sec (0.001934/0.001934 sec, 0.001714/0.001714 sec, 0.001767/0.001767 sec, 0.001738/0.001738 sec, 0.001756/0.001756 sec, 0.00176/0.00176 sec, 0.001742/0.001742 sec, 0.002068/0.002068 sec )
[LOG] Total clause minimization time: 0.014373/0 sec (0.001694/0.001694 sec, 0.001728/0.001728 sec, 0.001766/0.001766 sec, 0.001756/0.001756 sec, 0.001824/0.001824 sec, 0.001809/0.001809 sec, 0.001759/0.001759 sec, 0.002037/0.002037 sec )
[LOG] Total clause size reduction: 1079 --> 8 (137 --> 1, 137 --> 1, 139 --> 1, 132 --> 1, 136 --> 1, 132 --> 1, 132 --> 1, 134 --> 1 )
[LOG] Average clause size reduction: 67.4375 --> 0.5 (68.5 --> 0.5, 68.5 --> 0.5, 69.5 --> 0.5, 66 --> 0.5, 68 --> 0.5, 66 --> 0.5, 66 --> 0.5, 67 --> 0.5 )
[LOG] Overall execution time: 0.038974 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 233 8 0 1 223
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.077224 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.073642/0 sec (0.007505/0 sec, 0.006994/0 sec, 0.00735/0 sec, 0.00727/0 sec, 0.006997/0 sec, 0.007271/0 sec, 0.007287/0 sec, 0.007505/0 sec, 0.007345/0 sec, 0.008118/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.030376/0 sec (0.003236/0.003236 sec, 0.002895/0.002895 sec, 0.002913/0.002913 sec, 0.002894/0.002894 sec, 0.002895/0.002895 sec, 0.002869/0.002869 sec, 0.002889/0.002889 sec, 0.002901/0.002901 sec, 0.002976/0.002976 sec, 0.003908/0.003908 sec )
[LOG] Total clause minimization time: 0.031074/0 sec (0.002834/0.002834 sec, 0.002913/0.002913 sec, 0.003246/0.003246 sec, 0.003188/0.003188 sec, 0.002911/0.002911 sec, 0.0032/0.0032 sec, 0.003191/0.003191 sec, 0.003409/0.003409 sec, 0.003169/0.003169 sec, 0.003013/0.003013 sec )
[LOG] Total clause size reduction: 2289 --> 10 (228 --> 1, 228 --> 1, 228 --> 1, 228 --> 1, 230 --> 1, 227 --> 1, 227 --> 1, 228 --> 1, 232 --> 1, 233 --> 1 )
[LOG] Average clause size reduction: 114.45 --> 0.5 (114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 115 --> 0.5, 113.5 --> 0.5, 113.5 --> 0.5, 114 --> 0.5, 116 --> 0.5, 116.5 --> 0.5 )
[LOG] Overall execution time: 0.078657 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 395 10 0 1 380
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.144304 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 287 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.139114/0 sec (0.013718/0 sec, 0.011158/0 sec, 0.011301/0 sec, 0.011179/0 sec, 0.011924/0 sec, 0.010952/0 sec, 0.01167/0 sec, 0.011363/0 sec, 0.011628/0 sec, 0.011871/0 sec, 0.011403/0 sec, 0.010947/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.05664/0 sec (0.00724/0.00724 sec, 0.004792/0.004792 sec, 0.004357/0.004357 sec, 0.004422/0.004422 sec, 0.004588/0.004588 sec, 0.004442/0.004442 sec, 0.004454/0.004454 sec, 0.004436/0.004436 sec, 0.004422/0.004422 sec, 0.004511/0.004511 sec, 0.004493/0.004493 sec, 0.004483/0.004483 sec )
[LOG] Total clause minimization time: 0.059406/0 sec (0.004429/0.004429 sec, 0.004471/0.004471 sec, 0.005048/0.005048 sec, 0.004859/0.004859 sec, 0.005418/0.005418 sec, 0.004605/0.004605 sec, 0.005298/0.005298 sec, 0.005016/0.005016 sec, 0.005287/0.005287 sec, 0.005448/0.005448 sec, 0.00499/0.00499 sec, 0.004537/0.004537 sec )
[LOG] Total clause size reduction: 4046 --> 12 (338 --> 1, 340 --> 1, 342 --> 1, 338 --> 1, 338 --> 1, 335 --> 1, 335 --> 1, 336 --> 1, 338 --> 1, 335 --> 1, 336 --> 1, 335 --> 1 )
[LOG] Average clause size reduction: 168.583 --> 0.5 (169 --> 0.5, 170 --> 0.5, 171 --> 0.5, 169 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 167.5 --> 0.5 )
[LOG] Overall execution time: 0.146258 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.58 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.81 sec (Real time) / 0.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.237833 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 414 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.230362/0 sec (0.016722/0 sec, 0.016345/0 sec, 0.015956/0 sec, 0.016294/0 sec, 0.016332/0 sec, 0.016403/0 sec, 0.016736/0 sec, 0.016398/0 sec, 0.016637/0 sec, 0.016364/0 sec, 0.016302/0 sec, 0.016256/0 sec, 0.017684/0 sec, 0.015933/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.093736/0 sec (0.007357/0.007357 sec, 0.00712/0.00712 sec, 0.006545/0.006545 sec, 0.006552/0.006552 sec, 0.006443/0.006443 sec, 0.006523/0.006523 sec, 0.006551/0.006551 sec, 0.006589/0.006589 sec, 0.006575/0.006575 sec, 0.006548/0.006548 sec, 0.006566/0.006566 sec, 0.006484/0.006484 sec, 0.007328/0.007328 sec, 0.006555/0.006555 sec )
[LOG] Total clause minimization time: 0.099232/0 sec (0.006458/0.006458 sec, 0.0066/0.0066 sec, 0.006752/0.006752 sec, 0.007108/0.007108 sec, 0.007236/0.007236 sec, 0.007236/0.007236 sec, 0.007537/0.007537 sec, 0.007162/0.007162 sec, 0.007402/0.007402 sec, 0.007158/0.007158 sec, 0.00707/0.00707 sec, 0.007109/0.007109 sec, 0.007695/0.007695 sec, 0.006709/0.006709 sec )
[LOG] Total clause size reduction: 6646 --> 14 (475 --> 1, 475 --> 1, 475 --> 1, 475 --> 1, 477 --> 1, 474 --> 1, 474 --> 1, 475 --> 1, 475 --> 1, 472 --> 1, 472 --> 1, 473 --> 1, 477 --> 1, 477 --> 1 )
[LOG] Average clause size reduction: 237.357 --> 0.5 (237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 238.5 --> 0.5, 237 --> 0.5, 237 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 236 --> 0.5, 236 --> 0.5, 236.5 --> 0.5, 238.5 --> 0.5, 238.5 --> 0.5 )
[LOG] Overall execution time: 0.240396 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.81 sec (Real time) / 2.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.29 sec (Real time) / 7.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.362023 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 477 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.351774/1 sec (0.024146/1 sec, 0.023292/0 sec, 0.020976/0 sec, 0.022014/0 sec, 0.021836/0 sec, 0.022079/0 sec, 0.021421/0 sec, 0.022125/0 sec, 0.022092/0 sec, 0.021041/0 sec, 0.022623/0 sec, 0.022396/0 sec, 0.021734/0 sec, 0.021836/0 sec, 0.021287/0 sec, 0.020876/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.145713/0 sec (0.011508/0.011508 sec, 0.010938/0.010938 sec, 0.008805/0.008805 sec, 0.008627/0.008627 sec, 0.0086/0.0086 sec, 0.00883/0.00883 sec, 0.008886/0.008886 sec, 0.009015/0.009015 sec, 0.008644/0.008644 sec, 0.008862/0.008862 sec, 0.009119/0.009119 sec, 0.009066/0.009066 sec, 0.008652/0.008652 sec, 0.008644/0.008644 sec, 0.008874/0.008874 sec, 0.008643/0.008643 sec )
[LOG] Total clause minimization time: 0.149147/1 sec (0.008741/0.008741 sec, 0.008829/0.008829 sec, 0.008668/0.008668 sec, 0.009902/0.009902 sec, 0.009713/0.009713 sec, 0.009714/0.009714 sec, 0.009039/0.009039 sec, 0.009615/0.009615 sec, 0.009903/0.009903 sec, 0.008621/0.008621 sec, 0.00992/0.00992 sec, 0.009799/0.009799 sec, 0.009517/0.009517 sec, 0.009636/0.009636 sec, 0.008833/0.008833 sec, 0.008697/0.008697 sec )
[LOG] Total clause size reduction: 10007 --> 16 (628 --> 1, 628 --> 1, 632 --> 1, 629 --> 1, 627 --> 1, 623 --> 1, 623 --> 1, 624 --> 1, 625 --> 1, 622 --> 1, 622 --> 1, 623 --> 1, 627 --> 1, 624 --> 1, 624 --> 1, 626 --> 1 )
[LOG] Average clause size reduction: 312.719 --> 0.5 (314 --> 0.5, 314 --> 0.5, 316 --> 0.5, 314.5 --> 0.5, 313.5 --> 0.5, 311.5 --> 0.5, 311.5 --> 0.5, 312 --> 0.5, 312.5 --> 0.5, 311 --> 0.5, 311 --> 0.5, 311.5 --> 0.5, 313.5 --> 0.5, 312 --> 0.5, 312 --> 0.5, 313 --> 0.5 )
[LOG] Overall execution time: 0.365544 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.13 sec (Real time) / 17.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 54.99 sec (Real time) / 54.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1081
=====================  mult9.aag =====================
[LOG] Relation determinization time: 0.536909 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 633 new AND gates.
[LOG] Size before ABC: 706 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.523385/1 sec (0.027819/0 sec, 0.028148/0 sec, 0.030009/0 sec, 0.028407/0 sec, 0.028729/0 sec, 0.027863/0 sec, 0.028793/1 sec, 0.028958/0 sec, 0.028964/0 sec, 0.029375/0 sec, 0.028276/0 sec, 0.030395/0 sec, 0.029089/0 sec, 0.029133/0 sec, 0.031137/0 sec, 0.029066/0 sec, 0.030371/0 sec, 0.028853/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.216024/0 sec (0.012019/0.012019 sec, 0.012105/0.012105 sec, 0.012022/0.012022 sec, 0.012161/0.012161 sec, 0.01175/0.01175 sec, 0.011832/0.011832 sec, 0.011828/0.011828 sec, 0.011845/0.011845 sec, 0.011815/0.011815 sec, 0.011798/0.011798 sec, 0.011773/0.011773 sec, 0.011999/0.011999 sec, 0.012316/0.012316 sec, 0.011659/0.011659 sec, 0.012257/0.012257 sec, 0.012257/0.012257 sec, 0.012147/0.012147 sec, 0.012441/0.012441 sec )
[LOG] Total clause minimization time: 0.227939/0 sec (0.010839/0.010839 sec, 0.011631/0.011631 sec, 0.013633/0.013633 sec, 0.011913/0.011913 sec, 0.012638/0.012638 sec, 0.011689/0.011689 sec, 0.012613/0.012613 sec, 0.012739/0.012739 sec, 0.012721/0.012721 sec, 0.01321/0.01321 sec, 0.012115/0.012115 sec, 0.014002/0.014002 sec, 0.012391/0.012391 sec, 0.013079/0.013079 sec, 0.014495/0.014495 sec, 0.012417/0.012417 sec, 0.013818/0.013818 sec, 0.011996/0.011996 sec )
[LOG] Total clause size reduction: 14075 --> 18 (784 --> 1, 783 --> 1, 785 --> 1, 787 --> 1, 779 --> 1, 782 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 790 --> 1, 786 --> 1 )
[LOG] Average clause size reduction: 390.972 --> 0.5 (392 --> 0.5, 391.5 --> 0.5, 392.5 --> 0.5, 393.5 --> 0.5, 389.5 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 395 --> 0.5, 393 --> 0.5 )
[LOG] Overall execution time: 0.541461 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.85 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 107.80 sec (Real time) / 104.99 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1089.09 sec (Real time) / 1086.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1392
=====================  mult10.aag =====================
[LOG] Relation determinization time: 0.731961 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 777 new AND gates.
[LOG] Size before ABC: 905 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.713119/1 sec (0.038217/0 sec, 0.036192/0 sec, 0.033975/0 sec, 0.035932/0 sec, 0.035051/0 sec, 0.035009/0 sec, 0.035301/0 sec, 0.035841/0 sec, 0.034627/0 sec, 0.035758/1 sec, 0.035898/0 sec, 0.03586/0 sec, 0.03454/0 sec, 0.036723/0 sec, 0.035186/0 sec, 0.034234/0 sec, 0.03701/0 sec, 0.035421/0 sec, 0.036831/0 sec, 0.035513/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.295868/0 sec (0.017566/0.017566 sec, 0.015638/0.015638 sec, 0.014484/0.014484 sec, 0.014056/0.014056 sec, 0.013846/0.013846 sec, 0.014296/0.014296 sec, 0.014295/0.014295 sec, 0.014587/0.014587 sec, 0.014815/0.014815 sec, 0.014692/0.014692 sec, 0.014831/0.014831 sec, 0.01475/0.01475 sec, 0.01471/0.01471 sec, 0.015952/0.015952 sec, 0.014474/0.014474 sec, 0.014799/0.014799 sec, 0.014212/0.014212 sec, 0.014034/0.014034 sec, 0.015171/0.015171 sec, 0.01466/0.01466 sec )
[LOG] Total clause minimization time: 0.305988/1 sec (0.014427/0.014427 sec, 0.014956/0.014956 sec, 0.014013/0.014013 sec, 0.016419/0.016419 sec, 0.01572/0.01572 sec, 0.01527/0.01527 sec, 0.015578/0.015578 sec, 0.015806/0.015806 sec, 0.014335/0.014335 sec, 0.015613/0.015613 sec, 0.015609/0.015609 sec, 0.015643/0.015643 sec, 0.014327/0.014327 sec, 0.015298/0.015298 sec, 0.015216/0.015216 sec, 0.013952/0.013952 sec, 0.017323/0.017323 sec, 0.01586/0.01586 sec, 0.016081/0.016081 sec, 0.014542/0.014542 sec )
[LOG] Total clause size reduction: 19847 --> 20 (992 --> 1, 992 --> 1, 995 --> 1, 994 --> 1, 1000 --> 1, 996 --> 1, 996 --> 1, 997 --> 1, 996 --> 1, 993 --> 1, 993 --> 1, 994 --> 1, 992 --> 1, 988 --> 1, 988 --> 1, 989 --> 1, 990 --> 1, 987 --> 1, 988 --> 1, 987 --> 1 )
[LOG] Average clause size reduction: 496.175 --> 0.5 (496 --> 0.5, 496 --> 0.5, 497.5 --> 0.5, 497 --> 0.5, 500 --> 0.5, 498 --> 0.5, 498 --> 0.5, 498.5 --> 0.5, 498 --> 0.5, 496.5 --> 0.5, 496.5 --> 0.5, 497 --> 0.5, 496 --> 0.5, 494 --> 0.5, 494 --> 0.5, 494.5 --> 0.5, 495 --> 0.5, 493.5 --> 0.5, 494 --> 0.5, 493.5 --> 0.5 )
[LOG] Overall execution time: 0.737583 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.34 sec (Real time) / 1.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 322.46 sec (Real time) / 315.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3254.10 sec (Real time) / 3245.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1774 20 0 1 1741
=====================  mult11.aag =====================
[LOG] Relation determinization time: 0.962969 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1042 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.94023/1 sec (0.042133/0 sec, 0.042555/0 sec, 0.041972/0 sec, 0.042732/0 sec, 0.042187/0 sec, 0.044061/0 sec, 0.041646/0 sec, 0.043892/0 sec, 0.042594/1 sec, 0.042797/0 sec, 0.043029/0 sec, 0.043972/0 sec, 0.042061/0 sec, 0.041524/0 sec, 0.041609/0 sec, 0.042805/0 sec, 0.043195/0 sec, 0.041759/0 sec, 0.04287/0 sec, 0.043724/0 sec, 0.044022/0 sec, 0.043091/0 sec )
[LOG] Nr of iterations: 44 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.387447/0 sec (0.01779/0.01779 sec, 0.017394/0.017394 sec, 0.017468/0.017468 sec, 0.017392/0.017392 sec, 0.01734/0.01734 sec, 0.017614/0.017614 sec, 0.017477/0.017477 sec, 0.017411/0.017411 sec, 0.017499/0.017499 sec, 0.018692/0.018692 sec, 0.017582/0.017582 sec, 0.017429/0.017429 sec, 0.017536/0.017536 sec, 0.017379/0.017379 sec, 0.017397/0.017397 sec, 0.017386/0.017386 sec, 0.017409/0.017409 sec, 0.017466/0.017466 sec, 0.017525/0.017525 sec, 0.017716/0.017716 sec, 0.018327/0.018327 sec, 0.018218/0.018218 sec )
[LOG] Total clause minimization time: 0.408451/1 sec (0.016822/0.016822 sec, 0.018404/0.018404 sec, 0.017958/0.017958 sec, 0.018858/0.018858 sec, 0.018283/0.018283 sec, 0.020019/0.020019 sec, 0.017735/0.017735 sec, 0.019956/0.019956 sec, 0.018571/0.018571 sec, 0.017611/0.017611 sec, 0.018764/0.018764 sec, 0.019872/0.019872 sec, 0.017985/0.017985 sec, 0.017662/0.017662 sec, 0.017748/0.017748 sec, 0.018968/0.018968 sec, 0.019349/0.019349 sec, 0.0178/0.0178 sec, 0.018959/0.018959 sec, 0.019396/0.019396 sec, 0.01937/0.01937 sec, 0.018361/0.018361 sec )
[LOG] Total clause size reduction: 25118 --> 22 (1140 --> 1, 1140 --> 1, 1140 --> 1, 1140 --> 1, 1139 --> 1, 1142 --> 1, 1139 --> 1, 1140 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1143 --> 1, 1140 --> 1, 1140 --> 1, 1141 --> 1, 1146 --> 1, 1144 --> 1 )
[LOG] Average clause size reduction: 570.864 --> 0.5 (570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 569.5 --> 0.5, 571 --> 0.5, 569.5 --> 0.5, 570 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 571.5 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570.5 --> 0.5, 573 --> 0.5, 572 --> 0.5 )
[LOG] Overall execution time: 0.969549 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.38 sec (Real time) / 1.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4422.02 sec (Real time) / 4362.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.75 sec (Real time) / 9973.96 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2042
=====================  mult12.aag =====================
[LOG] Relation determinization time: 1.32401 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Size before ABC: 1308 AND gates.
[LOG] Size after ABC: 1153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.29441/2 sec (0.052655/0 sec, 0.052809/0 sec, 0.054094/1 sec, 0.054539/0 sec, 0.051877/0 sec, 0.051634/0 sec, 0.053053/0 sec, 0.053677/0 sec, 0.052579/0 sec, 0.055512/0 sec, 0.052688/0 sec, 0.054957/0 sec, 0.053463/0 sec, 0.053542/0 sec, 0.051793/0 sec, 0.054102/0 sec, 0.054521/0 sec, 0.055903/0 sec, 0.053203/0 sec, 0.055239/0 sec, 0.055637/1 sec, 0.055785/0 sec, 0.05521/0 sec, 0.055935/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.533155/0 sec (0.021948/0.021948 sec, 0.021907/0.021907 sec, 0.022178/0.022178 sec, 0.022965/0.022965 sec, 0.021524/0.021524 sec, 0.021779/0.021779 sec, 0.021467/0.021467 sec, 0.021796/0.021796 sec, 0.022235/0.022235 sec, 0.022393/0.022393 sec, 0.022339/0.022339 sec, 0.021964/0.021964 sec, 0.021885/0.021885 sec, 0.021812/0.021812 sec, 0.021692/0.021692 sec, 0.021718/0.021718 sec, 0.022435/0.022435 sec, 0.023898/0.023898 sec, 0.021725/0.021725 sec, 0.022173/0.022173 sec, 0.023341/0.023341 sec, 0.023406/0.023406 sec, 0.022319/0.022319 sec, 0.022256/0.022256 sec )
[LOG] Total clause minimization time: 0.561916/2 sec (0.021482/0.021482 sec, 0.022386/0.022386 sec, 0.02369/0.02369 sec, 0.023341/0.023341 sec, 0.021999/0.021999 sec, 0.021629/0.021629 sec, 0.02334/0.02334 sec, 0.023738/0.023738 sec, 0.022138/0.022138 sec, 0.02498/0.02498 sec, 0.022084/0.022084 sec, 0.024758/0.024758 sec, 0.023379/0.023379 sec, 0.023446/0.023446 sec, 0.021757/0.021757 sec, 0.02421/0.02421 sec, 0.023907/0.023907 sec, 0.023716/0.023716 sec, 0.023143/0.023143 sec, 0.024777/0.024777 sec, 0.023946/0.023946 sec, 0.024102/0.024102 sec, 0.02461/0.02461 sec, 0.025358/0.025358 sec )
[LOG] Total clause size reduction: 33953 --> 24 (1415 --> 1, 1415 --> 1, 1415 --> 1, 1418 --> 1, 1411 --> 1, 1415 --> 1, 1411 --> 1, 1412 --> 1, 1423 --> 1, 1419 --> 1, 1419 --> 1, 1420 --> 1, 1419 --> 1, 1416 --> 1, 1416 --> 1, 1417 --> 1, 1413 --> 1, 1410 --> 1, 1410 --> 1, 1411 --> 1, 1414 --> 1, 1411 --> 1, 1411 --> 1, 1412 --> 1 )
[LOG] Average clause size reduction: 707.354 --> 0.5 (707.5 --> 0.5, 707.5 --> 0.5, 707.5 --> 0.5, 709 --> 0.5, 705.5 --> 0.5, 707.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5, 711.5 --> 0.5, 709.5 --> 0.5, 709.5 --> 0.5, 710 --> 0.5, 709.5 --> 0.5, 708 --> 0.5, 708 --> 0.5, 708.5 --> 0.5, 706.5 --> 0.5, 705 --> 0.5, 705 --> 0.5, 705.5 --> 0.5, 707 --> 0.5, 705.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5 )
[LOG] Overall execution time: 1.33238 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.82 sec (Real time) / 1.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.86 sec (Real time) / 9895.14 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.44 sec (Real time) / 9978.24 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2580 24 0 1 2539
=====================  mult13.aag =====================
[LOG] Relation determinization time: 1.59754 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 1443 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.56143/1 sec (0.058581/0 sec, 0.059085/0 sec, 0.059899/0 sec, 0.060083/0 sec, 0.057543/0 sec, 0.059378/0 sec, 0.057518/0 sec, 0.058787/0 sec, 0.061148/0 sec, 0.060229/0 sec, 0.060002/0 sec, 0.059998/0 sec, 0.059918/0 sec, 0.059612/0 sec, 0.061053/0 sec, 0.058264/1 sec, 0.059671/0 sec, 0.061359/0 sec, 0.063563/0 sec, 0.058704/0 sec, 0.058585/0 sec, 0.062788/0 sec, 0.06153/0 sec, 0.058939/0 sec, 0.061894/0 sec, 0.063297/0 sec )
[LOG] Nr of iterations: 52 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.647193/1 sec (0.024536/0.024536 sec, 0.024475/0.024475 sec, 0.025264/0.025264 sec, 0.024393/0.024393 sec, 0.024121/0.024121 sec, 0.024279/0.024279 sec, 0.024147/0.024147 sec, 0.024499/0.024499 sec, 0.024869/0.024869 sec, 0.024535/0.024535 sec, 0.024516/0.024516 sec, 0.024431/0.024431 sec, 0.024261/0.024261 sec, 0.024466/0.024466 sec, 0.024463/0.024463 sec, 0.024645/0.024645 sec, 0.024405/0.024405 sec, 0.025796/0.025796 sec, 0.027005/0.027005 sec, 0.024496/0.024496 sec, 0.02459/0.02459 sec, 0.02661/0.02661 sec, 0.025582/0.025582 sec, 0.024983/0.024983 sec, 0.025775/0.025775 sec, 0.026051/0.026051 sec )
[LOG] Total clause minimization time: 0.671562/0 sec (0.023939/0.023939 sec, 0.025176/0.025176 sec, 0.02525/0.02525 sec, 0.026289/0.026289 sec, 0.024196/0.024196 sec, 0.025943/0.025943 sec, 0.02422/0.02422 sec, 0.02484/0.02484 sec, 0.026889/0.026889 sec, 0.026308/0.026308 sec, 0.02626/0.02626 sec, 0.02629/0.02629 sec, 0.026421/0.026421 sec, 0.025967/0.025967 sec, 0.027265/0.027265 sec, 0.024413/0.024413 sec, 0.026049/0.026049 sec, 0.026257/0.026257 sec, 0.027318/0.027318 sec, 0.024887/0.024887 sec, 0.024693/0.024693 sec, 0.026716/0.026716 sec, 0.026606/0.026606 sec, 0.024603/0.024603 sec, 0.026842/0.026842 sec, 0.027925/0.027925 sec )
[LOG] Total clause size reduction: 40523 --> 26 (1564 --> 1, 1564 --> 1, 1567 --> 1, 1566 --> 1, 1560 --> 1, 1563 --> 1, 1560 --> 1, 1561 --> 1, 1563 --> 1, 1559 --> 1, 1559 --> 1, 1560 --> 1, 1559 --> 1, 1556 --> 1, 1556 --> 1, 1557 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1559 --> 1, 1558 --> 1 )
[LOG] Average clause size reduction: 779.288 --> 0.5 (782 --> 0.5, 782 --> 0.5, 783.5 --> 0.5, 783 --> 0.5, 780 --> 0.5, 781.5 --> 0.5, 780 --> 0.5, 780.5 --> 0.5, 781.5 --> 0.5, 779.5 --> 0.5, 779.5 --> 0.5, 780 --> 0.5, 779.5 --> 0.5, 778 --> 0.5, 778 --> 0.5, 778.5 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 779.5 --> 0.5, 779 --> 0.5 )
[LOG] Overall execution time: 1.60663 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.13 sec (Real time) / 2.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.62 sec (Real time) / 9912.98 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.62 sec (Real time) / 9973.97 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2859 26 0 1 2816
=====================  mult14.aag =====================
[LOG] Relation determinization time: 2.13553 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Size before ABC: 1765 AND gates.
[LOG] Size after ABC: 1550 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.08893/2 sec (0.073582/0 sec, 0.075707/0 sec, 0.072822/0 sec, 0.072948/0 sec, 0.074487/0 sec, 0.073514/0 sec, 0.073695/1 sec, 0.073147/0 sec, 0.073162/0 sec, 0.07432/0 sec, 0.073474/0 sec, 0.073979/0 sec, 0.074731/0 sec, 0.073017/0 sec, 0.073452/0 sec, 0.075005/0 sec, 0.074783/0 sec, 0.076465/0 sec, 0.073832/0 sec, 0.07579/1 sec, 0.074309/0 sec, 0.076747/0 sec, 0.077943/0 sec, 0.074471/0 sec, 0.075564/0 sec, 0.074865/0 sec, 0.077556/0 sec, 0.075565/0 sec )
[LOG] Nr of iterations: 56 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.888021/2 sec (0.030927/0.030927 sec, 0.03143/0.03143 sec, 0.030759/0.030759 sec, 0.030976/0.030976 sec, 0.032155/0.032155 sec, 0.030807/0.030807 sec, 0.031069/0.031069 sec, 0.030985/0.030985 sec, 0.030964/0.030964 sec, 0.03205/0.03205 sec, 0.031282/0.031282 sec, 0.030975/0.030975 sec, 0.032617/0.032617 sec, 0.030983/0.030983 sec, 0.031065/0.031065 sec, 0.031448/0.031448 sec, 0.030983/0.030983 sec, 0.034031/0.034031 sec, 0.031242/0.031242 sec, 0.032894/0.032894 sec, 0.031385/0.031385 sec, 0.030915/0.030915 sec, 0.034595/0.034595 sec, 0.032127/0.032127 sec, 0.031938/0.031938 sec, 0.032105/0.032105 sec, 0.03381/0.03381 sec, 0.031504/0.031504 sec )
[LOG] Total clause minimization time: 0.876162/0 sec (0.030407/0.030407 sec, 0.032581/0.032581 sec, 0.030587/0.030587 sec, 0.030532/0.030532 sec, 0.030634/0.030634 sec, 0.031154/0.031154 sec, 0.030935/0.030935 sec, 0.030554/0.030554 sec, 0.030695/0.030695 sec, 0.030741/0.030741 sec, 0.030661/0.030661 sec, 0.031564/0.031564 sec, 0.030687/0.030687 sec, 0.030663/0.030663 sec, 0.030962/0.030962 sec, 0.031892/0.031892 sec, 0.032298/0.032298 sec, 0.03097/0.03097 sec, 0.031092/0.031092 sec, 0.031228/0.031228 sec, 0.031312/0.031312 sec, 0.034313/0.034313 sec, 0.031856/0.031856 sec, 0.03072/0.03072 sec, 0.032071/0.032071 sec, 0.030972/0.030972 sec, 0.031879/0.031879 sec, 0.032202/0.032202 sec )
[LOG] Total clause size reduction: 52981 --> 28 (1896 --> 1, 1896 --> 1, 1899 --> 1, 1898 --> 1, 1890 --> 1, 1893 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1 )
[LOG] Average clause size reduction: 946.089 --> 0.5 (948 --> 0.5, 948 --> 0.5, 949.5 --> 0.5, 949 --> 0.5, 945 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5 )
[LOG] Overall execution time: 2.14649 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.72 sec (Real time) / 2.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10001.47 sec (Real time) / 9906.85 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.84 sec (Real time) / 9971.26 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3454 28 0 1 3404
=====================  mult15.aag =====================
[LOG] Relation determinization time: 2.47761 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1717 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.42221/3 sec (0.080282/0 sec, 0.080179/0 sec, 0.079826/0 sec, 0.079627/0 sec, 0.079111/1 sec, 0.079096/0 sec, 0.080068/0 sec, 0.081698/0 sec, 0.079931/0 sec, 0.079528/0 sec, 0.079894/0 sec, 0.079614/0 sec, 0.079388/0 sec, 0.079456/0 sec, 0.079658/0 sec, 0.080469/0 sec, 0.079923/1 sec, 0.079615/0 sec, 0.079337/0 sec, 0.080744/0 sec, 0.083696/0 sec, 0.078807/0 sec, 0.079544/0 sec, 0.079252/0 sec, 0.081376/0 sec, 0.079965/0 sec, 0.08072/0 sec, 0.084427/0 sec, 0.081737/1 sec, 0.095241/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 1.00656/1 sec (0.033407/0.033407 sec, 0.033606/0.033606 sec, 0.033174/0.033174 sec, 0.033195/0.033195 sec, 0.032965/0.032965 sec, 0.033034/0.033034 sec, 0.033431/0.033431 sec, 0.034254/0.034254 sec, 0.033734/0.033734 sec, 0.033094/0.033094 sec, 0.033497/0.033497 sec, 0.033245/0.033245 sec, 0.033171/0.033171 sec, 0.033152/0.033152 sec, 0.033198/0.033198 sec, 0.033149/0.033149 sec, 0.033124/0.033124 sec, 0.033325/0.033325 sec, 0.033563/0.033563 sec, 0.033685/0.033685 sec, 0.033418/0.033418 sec, 0.032013/0.032013 sec, 0.03311/0.03311 sec, 0.032815/0.032815 sec, 0.035429/0.035429 sec, 0.032831/0.032831 sec, 0.034385/0.034385 sec, 0.03844/0.03844 sec, 0.03343/0.03343 sec, 0.033684/0.033684 sec )
[LOG] Total clause minimization time: 1.02114/1 sec (0.033119/0.033119 sec, 0.033435/0.033435 sec, 0.033744/0.033744 sec, 0.033086/0.033086 sec, 0.033145/0.033145 sec, 0.033089/0.033089 sec, 0.033335/0.033335 sec, 0.034178/0.034178 sec, 0.032906/0.032906 sec, 0.033357/0.033357 sec, 0.033272/0.033272 sec, 0.03338/0.03338 sec, 0.03319/0.03319 sec, 0.033265/0.033265 sec, 0.033347/0.033347 sec, 0.034264/0.034264 sec, 0.033572/0.033572 sec, 0.033187/0.033187 sec, 0.033404/0.033404 sec, 0.033907/0.033907 sec, 0.03714/0.03714 sec, 0.033644/0.033644 sec, 0.033239/0.033239 sec, 0.033271/0.033271 sec, 0.032798/0.032798 sec, 0.033773/0.033773 sec, 0.033095/0.033095 sec, 0.032811/0.032811 sec, 0.034995/0.034995 sec, 0.048191/0.048191 sec )
[LOG] Total clause size reduction: 61519 --> 30 (2054 --> 1, 2054 --> 1, 2058 --> 1, 2057 --> 1, 2048 --> 1, 2051 --> 1, 2048 --> 1, 2049 --> 1, 2054 --> 1, 2050 --> 1, 2050 --> 1, 2051 --> 1, 2052 --> 1, 2049 --> 1, 2049 --> 1, 2049 --> 1, 2055 --> 1, 2051 --> 1, 2051 --> 1, 2052 --> 1, 2051 --> 1, 2048 --> 1, 2048 --> 1, 2049 --> 1, 2049 --> 1, 2046 --> 1, 2046 --> 1, 2047 --> 1, 2052 --> 1, 2051 --> 1 )
[LOG] Average clause size reduction: 1025.32 --> 0.5 (1027 --> 0.5, 1027 --> 0.5, 1029 --> 0.5, 1028.5 --> 0.5, 1024 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1027 --> 0.5, 1025 --> 0.5, 1025 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1027.5 --> 0.5, 1025.5 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1023 --> 0.5, 1023 --> 0.5, 1023.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5 )
[LOG] Overall execution time: 2.48994 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.12 sec (Real time) / 2.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10001.05 sec (Real time) / 9908.22 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.91 sec (Real time) / 9973.13 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3774 30 0 1 3720
=====================  mult16.aag =====================
[LOG] Relation determinization time: 2.95274 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 2113 new AND gates.
[LOG] Size before ABC: 2355 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.87991/3 sec (0.08761/0 sec, 0.088474/1 sec, 0.089899/0 sec, 0.08844/0 sec, 0.089222/0 sec, 0.08865/0 sec, 0.08917/0 sec, 0.088483/0 sec, 0.088512/0 sec, 0.089101/0 sec, 0.088661/0 sec, 0.089199/0 sec, 0.08942/1 sec, 0.089476/0 sec, 0.089733/0 sec, 0.089801/0 sec, 0.089669/0 sec, 0.089671/0 sec, 0.090694/0 sec, 0.090529/0 sec, 0.091005/0 sec, 0.09202/0 sec, 0.093542/0 sec, 0.089526/1 sec, 0.089859/0 sec, 0.090927/0 sec, 0.08977/0 sec, 0.090102/0 sec, 0.09365/0 sec, 0.092889/0 sec, 0.090574/0 sec, 0.091633/0 sec )
[LOG] Nr of iterations: 64 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 1.16866/0 sec (0.036205/0.036205 sec, 0.03601/0.03601 sec, 0.036333/0.036333 sec, 0.036143/0.036143 sec, 0.036278/0.036278 sec, 0.036338/0.036338 sec, 0.036684/0.036684 sec, 0.036449/0.036449 sec, 0.035925/0.035925 sec, 0.036128/0.036128 sec, 0.035647/0.035647 sec, 0.036121/0.036121 sec, 0.036375/0.036375 sec, 0.036284/0.036284 sec, 0.036696/0.036696 sec, 0.036517/0.036517 sec, 0.036566/0.036566 sec, 0.03634/0.03634 sec, 0.037349/0.037349 sec, 0.037294/0.037294 sec, 0.037471/0.037471 sec, 0.037369/0.037369 sec, 0.036392/0.036392 sec, 0.036448/0.036448 sec, 0.036853/0.036853 sec, 0.036684/0.036684 sec, 0.03624/0.03624 sec, 0.036836/0.036836 sec, 0.036543/0.036543 sec, 0.037037/0.037037 sec, 0.035578/0.035578 sec, 0.037529/0.037529 sec )
[LOG] Total clause minimization time: 1.1764/3 sec (0.034331/0.034331 sec, 0.035753/0.035753 sec, 0.037889/0.037889 sec, 0.03568/0.03568 sec, 0.036357/0.036357 sec, 0.035631/0.035631 sec, 0.035831/0.035831 sec, 0.035535/0.035535 sec, 0.035818/0.035818 sec, 0.036303/0.036303 sec, 0.036245/0.036245 sec, 0.036292/0.036292 sec, 0.036248/0.036248 sec, 0.036445/0.036445 sec, 0.036294/0.036294 sec, 0.036482/0.036482 sec, 0.036308/0.036308 sec, 0.036527/0.036527 sec, 0.036567/0.036567 sec, 0.036361/0.036361 sec, 0.036763/0.036763 sec, 0.037857/0.037857 sec, 0.040403/0.040403 sec, 0.036251/0.036251 sec, 0.036175/0.036175 sec, 0.037639/0.037639 sec, 0.036835/0.036835 sec, 0.03647/0.03647 sec, 0.040467/0.040467 sec, 0.039272/0.039272 sec, 0.038259/0.038259 sec, 0.037114/0.037114 sec )
[LOG] Total clause size reduction: 80051 --> 32 (2505 --> 1, 2505 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2505 --> 1, 2507 --> 1, 2504 --> 1, 2504 --> 1, 2505 --> 1, 2505 --> 1, 2501 --> 1, 2501 --> 1, 2501 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2501 --> 1, 2498 --> 1, 2498 --> 1, 2499 --> 1, 2505 --> 1, 2502 --> 1, 2502 --> 1, 2501 --> 1 )
[LOG] Average clause size reduction: 1250.8 --> 0.5 (1252.5 --> 0.5, 1252.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1252.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1250.5 --> 0.5, 1249 --> 0.5, 1249 --> 0.5, 1249.5 --> 0.5, 1252.5 --> 0.5, 1251 --> 0.5, 1251 --> 0.5, 1250.5 --> 0.5 )
[LOG] Overall execution time: 2.96845 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.70 sec (Real time) / 3.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.72 sec (Real time) / 9909.00 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.71 sec (Real time) / 9971.01 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4563
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.003622 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002011/0 sec (0.002011/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001303/0 sec (0.001303/0.001303 sec )
[LOG] Total clause minimization time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0.004523 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.003316 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001694/0 sec (0.001694/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000986/0 sec (0.000986/0.000986 sec )
[LOG] Total clause minimization time: 2.2e-05/0 sec (2.2e-05/2.2e-05 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Overall execution time: 0.004199 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.00733 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005071/0 sec (0.005071/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.003286/0 sec (0.003286/0.003286 sec )
[LOG] Total clause minimization time: 4.4e-05/0 sec (4.4e-05/4.4e-05 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Overall execution time: 0.009023 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.007105 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004843/0 sec (0.004843/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.003089/0 sec (0.003089/0.003089 sec )
[LOG] Total clause minimization time: 4.1e-05/0 sec (4.1e-05/4.1e-05 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Overall execution time: 0.008862 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.015904 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012222/0 sec (0.012222/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.008128/0 sec (0.008128/0.008128 sec )
[LOG] Total clause minimization time: 7.9e-05/0 sec (7.9e-05/7.9e-05 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Overall execution time: 0.019777 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.015514 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011918/0 sec (0.011918/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00781/0 sec (0.00781/0.00781 sec )
[LOG] Total clause minimization time: 7.7e-05/0 sec (7.7e-05/7.7e-05 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Overall execution time: 0.019329 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.038316 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.031419/0 sec (0.031419/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.021552/0 sec (0.021552/0.021552 sec )
[LOG] Total clause minimization time: 0.000168/0 sec (0.000168/0.000168 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Overall execution time: 0.048628 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.037492 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030663/0 sec (0.030663/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.020877/0 sec (0.020877/0.020877 sec )
[LOG] Total clause minimization time: 0.000165/0 sec (0.000165/0.000165 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Overall execution time: 0.047777 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.100472 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.084736/1 sec (0.084736/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.058881/1 sec (0.058881/0.058881 sec )
[LOG] Total clause minimization time: 0.000365/0 sec (0.000365/0.000365 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Overall execution time: 0.133567 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.099192 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.082839/0 sec (0.082839/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.057026/0 sec (0.057026/0.057026 sec )
[LOG] Total clause minimization time: 0.000375/0 sec (0.000375/0.000375 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Overall execution time: 0.132875 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.002864 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00148/0 sec (0.000348/0 sec, 0.000288/0 sec, 0.000844/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000576/0 sec (1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 0.000554/0.000554 sec )
[LOG] Total clause minimization time: 1.5e-05/0 sec (0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Average clause size reduction: 9 --> 0 (0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Overall execution time: 0.003559 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.002348 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001042/0 sec (0.000264/0 sec, 0.00022/0 sec, 0.000558/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000351/0 sec (1e-05/1e-05 sec, 9e-06/9e-06 sec, 0.000332/0.000332 sec )
[LOG] Total clause minimization time: 1.4e-05/0 sec (0/0 sec, 0/0 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 6.5 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Overall execution time: 0.002994 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.006313 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004451/0 sec (0.000709/0 sec, 0.000559/0 sec, 0.000572/0 sec, 0.00055/0 sec, 0.002061/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001546/0 sec (1.2e-05/1.2e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 0.001501/0.001501 sec )
[LOG] Total clause minimization time: 2.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.3e-05/2.3e-05 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0 )
[LOG] Average clause size reduction: 15.8333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0 )
[LOG] Overall execution time: 0.007282 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.004551 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002918/0 sec (0.00052/0 sec, 0.000424/0 sec, 0.000435/0 sec, 0.000414/0 sec, 0.001125/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000744/0 sec (1.4e-05/1.4e-05 sec, 1e-05/1e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 0.000698/0.000698 sec )
[LOG] Total clause minimization time: 1.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.9e-05/1.9e-05 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0 )
[LOG] Average clause size reduction: 12 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Overall execution time: 0.0054 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.014193 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011438/0 sec (0.001426/0 sec, 0.00114/0 sec, 0.001129/0 sec, 0.001129/0 sec, 0.001136/0 sec, 0.001123/0 sec, 0.004355/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.003305/0 sec (1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 0.003214/0.003214 sec )
[LOG] Total clause minimization time: 3.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0 )
[LOG] Average clause size reduction: 26.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0 )
[LOG] Overall execution time: 0.015659 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.009571 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007327/0 sec (0.001017/0 sec, 0.000794/0 sec, 0.000796/0 sec, 0.00079/0 sec, 0.000798/0 sec, 0.000786/0 sec, 0.002346/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001619/0 sec (1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 1.2e-05/1.2e-05 sec, 1.3e-05/1.3e-05 sec, 0.001539/0.001539 sec )
[LOG] Total clause minimization time: 2.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.8e-05/2.8e-05 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0 )
[LOG] Average clause size reduction: 18.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0 )
[LOG] Overall execution time: 0.010763 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.031819 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027252/0 sec (0.002564/0 sec, 0.002278/0 sec, 0.00227/0 sec, 0.002264/0 sec, 0.002268/0 sec, 0.002259/0 sec, 0.002247/0 sec, 0.002242/0 sec, 0.00886/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.006741/0 sec (2.3e-05/2.3e-05 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 2e-05/2e-05 sec, 0.006583/0.006583 sec )
[LOG] Total clause minimization time: 5.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.5e-05/5.5e-05 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0 )
[LOG] Average clause size reduction: 39.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0 )
[LOG] Overall execution time: 0.034157 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.019846 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01648/0 sec (0.001663/0 sec, 0.001485/0 sec, 0.001485/0 sec, 0.00148/0 sec, 0.001492/0 sec, 0.001513/0 sec, 0.001495/0 sec, 0.001486/0 sec, 0.004381/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00301/0 sec (1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.7e-05/1.7e-05 sec, 0.002877/0.002877 sec )
[LOG] Total clause minimization time: 4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-05/4e-05 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0 )
[LOG] Average clause size reduction: 26.4 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0 )
[LOG] Overall execution time: 0.021521 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.059719 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.052246/0 sec (0.004135/0 sec, 0.003726/0 sec, 0.003723/0 sec, 0.003653/0 sec, 0.003669/0 sec, 0.00374/0 sec, 0.003734/0 sec, 0.003681/0 sec, 0.003667/0 sec, 0.003661/0 sec, 0.014857/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01141/0 sec (3.4e-05/3.4e-05 sec, 2.9e-05/2.9e-05 sec, 2.8e-05/2.8e-05 sec, 2.6e-05/2.6e-05 sec, 2.6e-05/2.6e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.3e-05/2.3e-05 sec, 2.3e-05/2.3e-05 sec, 2.6e-05/2.6e-05 sec, 0.011146/0.011146 sec )
[LOG] Total clause minimization time: 8.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.2e-05/8.2e-05 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0 )
[LOG] Average clause size reduction: 53.9167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0 )
[LOG] Overall execution time: 0.063332 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.036077 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030779/0 sec (0.002686/0 sec, 0.002362/0 sec, 0.002347/0 sec, 0.00235/0 sec, 0.002355/0 sec, 0.002341/0 sec, 0.002355/0 sec, 0.002347/0 sec, 0.002329/0 sec, 0.002371/0 sec, 0.006936/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.004765/0 sec (2.5e-05/2.5e-05 sec, 2.2e-05/2.2e-05 sec, 2.2e-05/2.2e-05 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 1.9e-05/1.9e-05 sec, 1.8e-05/1.8e-05 sec, 2e-05/2e-05 sec, 0.004558/0.004558 sec )
[LOG] Total clause minimization time: 5.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.7e-05/5.7e-05 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0 )
[LOG] Average clause size reduction: 34.5833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0 )
[LOG] Overall execution time: 0.038611 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.101195 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.088933/0 sec (0.006191/0 sec, 0.005594/0 sec, 0.005622/0 sec, 0.005507/0 sec, 0.005535/0 sec, 0.005481/0 sec, 0.005517/0 sec, 0.005185/0 sec, 0.005475/0 sec, 0.005484/0 sec, 0.00546/0 sec, 0.005461/0 sec, 0.022421/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.017331/0 sec (4.5e-05/4.5e-05 sec, 3.9e-05/3.9e-05 sec, 3.8e-05/3.8e-05 sec, 3.6e-05/3.6e-05 sec, 3.5e-05/3.5e-05 sec, 3.3e-05/3.3e-05 sec, 3.3e-05/3.3e-05 sec, 3.2e-05/3.2e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 2.9e-05/2.9e-05 sec, 3.3e-05/3.3e-05 sec, 0.016916/0.016916 sec )
[LOG] Total clause minimization time: 0.000115/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000115/0.000115 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0 )
[LOG] Overall execution time: 0.106682 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.059912 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.051982/0 sec (0.003859/0 sec, 0.003476/0 sec, 0.003451/0 sec, 0.003428/0 sec, 0.003448/0 sec, 0.003442/0 sec, 0.003434/0 sec, 0.003425/0 sec, 0.00343/0 sec, 0.003436/0 sec, 0.003453/0 sec, 0.003424/0 sec, 0.010276/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.007119/0 sec (3.2e-05/3.2e-05 sec, 2.9e-05/2.9e-05 sec, 2.7e-05/2.7e-05 sec, 2.7e-05/2.7e-05 sec, 2.6e-05/2.6e-05 sec, 2.5e-05/2.5e-05 sec, 2.4e-05/2.4e-05 sec, 2.3e-05/2.3e-05 sec, 2.3e-05/2.3e-05 sec, 2.3e-05/2.3e-05 sec, 2.3e-05/2.3e-05 sec, 2.6e-05/2.6e-05 sec, 0.006811/0.006811 sec )
[LOG] Total clause minimization time: 7.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.6e-05/7.6e-05 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0 )
[LOG] Average clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0 )
[LOG] Overall execution time: 0.063537 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.159191 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.141194/0 sec (0.008812/0 sec, 0.007914/0 sec, 0.007983/0 sec, 0.008066/0 sec, 0.007912/0 sec, 0.008058/0 sec, 0.008082/0 sec, 0.007949/0 sec, 0.007984/0 sec, 0.007881/0 sec, 0.007885/0 sec, 0.007862/0 sec, 0.007879/0 sec, 0.007802/0 sec, 0.029125/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.021867/0 sec (6.8e-05/6.8e-05 sec, 5.5e-05/5.5e-05 sec, 5.2e-05/5.2e-05 sec, 5e-05/5e-05 sec, 4.8e-05/4.8e-05 sec, 5e-05/5e-05 sec, 4.9e-05/4.9e-05 sec, 4.6e-05/4.6e-05 sec, 4.7e-05/4.7e-05 sec, 4.5e-05/4.5e-05 sec, 4.4e-05/4.4e-05 sec, 4.6e-05/4.6e-05 sec, 4.4e-05/4.4e-05 sec, 4.7e-05/4.7e-05 sec, 0.021176/0.021176 sec )
[LOG] Total clause minimization time: 0.000154/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000154/0.000154 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0 )
[LOG] Average clause size reduction: 83.4375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0 )
[LOG] Overall execution time: 0.16738 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.092651 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.081354/0 sec (0.005388/0 sec, 0.004883/0 sec, 0.004725/0 sec, 0.004724/0 sec, 0.004774/0 sec, 0.004753/0 sec, 0.004763/0 sec, 0.004771/0 sec, 0.004767/0 sec, 0.004705/0 sec, 0.00472/0 sec, 0.004709/0 sec, 0.004717/0 sec, 0.00467/0 sec, 0.014285/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.009984/0 sec (4e-05/4e-05 sec, 3.6e-05/3.6e-05 sec, 3.4e-05/3.4e-05 sec, 3.3e-05/3.3e-05 sec, 3.2e-05/3.2e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 3e-05/3e-05 sec, 2.8e-05/2.8e-05 sec, 2.9e-05/2.9e-05 sec, 2.8e-05/2.8e-05 sec, 2.8e-05/2.8e-05 sec, 2.7e-05/2.7e-05 sec, 3e-05/3e-05 sec, 0.009547/0.009547 sec )
[LOG] Total clause minimization time: 0.0001/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.0001/0.0001 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0 )
[LOG] Average clause size reduction: 51.5625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0 )
[LOG] Overall execution time: 0.097839 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.245319 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.217516/0 sec (0.011846/0 sec, 0.01101/0 sec, 0.010908/0 sec, 0.01098/0 sec, 0.011557/0 sec, 0.011494/0 sec, 0.011375/0 sec, 0.011371/0 sec, 0.011538/0 sec, 0.011615/0 sec, 0.011463/0 sec, 0.011326/0 sec, 0.01121/0 sec, 0.010594/0 sec, 0.011083/0 sec, 0.010516/0 sec, 0.03763/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.027384/0 sec (8.7e-05/8.7e-05 sec, 7.9e-05/7.9e-05 sec, 7.2e-05/7.2e-05 sec, 7e-05/7e-05 sec, 7.1e-05/7.1e-05 sec, 6.8e-05/6.8e-05 sec, 6.7e-05/6.7e-05 sec, 6.4e-05/6.4e-05 sec, 6.5e-05/6.5e-05 sec, 6.5e-05/6.5e-05 sec, 6.4e-05/6.4e-05 sec, 6e-05/6e-05 sec, 5.9e-05/5.9e-05 sec, 5.9e-05/5.9e-05 sec, 5.7e-05/5.7e-05 sec, 6.3e-05/6.3e-05 sec, 0.026314/0.026314 sec )
[LOG] Total clause minimization time: 0.000206/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000206/0.000206 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0 )
[LOG] Average clause size reduction: 98.6111 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0 )
[LOG] Overall execution time: 0.25662 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.137283 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.121231/1 sec (0.006992/0 sec, 0.006312/0 sec, 0.006318/0 sec, 0.006264/0 sec, 0.006361/1 sec, 0.006314/0 sec, 0.006346/0 sec, 0.006456/0 sec, 0.006438/0 sec, 0.006351/0 sec, 0.006348/0 sec, 0.006306/0 sec, 0.006305/0 sec, 0.006291/0 sec, 0.006277/0 sec, 0.00631/0 sec, 0.019242/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.013453/0 sec (5.1e-05/5.1e-05 sec, 4.3e-05/4.3e-05 sec, 4.3e-05/4.3e-05 sec, 4.1e-05/4.1e-05 sec, 4e-05/4e-05 sec, 3.8e-05/3.8e-05 sec, 3.9e-05/3.9e-05 sec, 4e-05/4e-05 sec, 3.7e-05/3.7e-05 sec, 3.6e-05/3.6e-05 sec, 3.5e-05/3.5e-05 sec, 3.4e-05/3.4e-05 sec, 3.4e-05/3.4e-05 sec, 3.4e-05/3.4e-05 sec, 3.2e-05/3.2e-05 sec, 3.7e-05/3.7e-05 sec, 0.012839/0.012839 sec )
[LOG] Total clause minimization time: 0.000135/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000135/0.000135 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0 )
[LOG] Average clause size reduction: 60.2222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0 )
[LOG] Overall execution time: 0.144461 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.371206 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.332704/0 sec (0.015891/0 sec, 0.015066/0 sec, 0.014611/0 sec, 0.014852/0 sec, 0.015276/0 sec, 0.015468/0 sec, 0.015561/0 sec, 0.015665/0 sec, 0.01596/0 sec, 0.016232/0 sec, 0.016753/0 sec, 0.016412/0 sec, 0.016273/0 sec, 0.016214/0 sec, 0.016178/0 sec, 0.016133/0 sec, 0.016175/0 sec, 0.016136/0 sec, 0.047848/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.033263/0 sec (0.000149/0.000149 sec, 0.000107/0.000107 sec, 0.000101/0.000101 sec, 9.7e-05/9.7e-05 sec, 9.5e-05/9.5e-05 sec, 9.3e-05/9.3e-05 sec, 9.3e-05/9.3e-05 sec, 9.2e-05/9.2e-05 sec, 9.2e-05/9.2e-05 sec, 9.2e-05/9.2e-05 sec, 9.5e-05/9.5e-05 sec, 9.4e-05/9.4e-05 sec, 9.2e-05/9.2e-05 sec, 8.9e-05/8.9e-05 sec, 8.8e-05/8.8e-05 sec, 8.7e-05/8.7e-05 sec, 8.9e-05/8.9e-05 sec, 9.2e-05/9.2e-05 sec, 0.031526/0.031526 sec )
[LOG] Total clause minimization time: 0.000263/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000263/0.000263 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0 )
[LOG] Average clause size reduction: 113.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0 )
[LOG] Overall execution time: 0.387157 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.201068 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.17879/0 sec (0.009364/0 sec, 0.008688/0 sec, 0.008466/0 sec, 0.008501/0 sec, 0.008657/0 sec, 0.008553/0 sec, 0.008596/0 sec, 0.008491/0 sec, 0.008549/0 sec, 0.00845/0 sec, 0.008446/0 sec, 0.008402/0 sec, 0.008449/0 sec, 0.008448/0 sec, 0.008415/0 sec, 0.008415/0 sec, 0.008379/0 sec, 0.008381/0 sec, 0.02514/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.017584/0 sec (6.9e-05/6.9e-05 sec, 5.9e-05/5.9e-05 sec, 5.6e-05/5.6e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 5.2e-05/5.2e-05 sec, 6.7e-05/6.7e-05 sec, 4.9e-05/4.9e-05 sec, 4.9e-05/4.9e-05 sec, 4.7e-05/4.7e-05 sec, 4.7e-05/4.7e-05 sec, 4.5e-05/4.5e-05 sec, 4.6e-05/4.6e-05 sec, 4.5e-05/4.5e-05 sec, 4.4e-05/4.4e-05 sec, 5.8e-05/5.8e-05 sec, 4.5e-05/4.5e-05 sec, 4.7e-05/4.7e-05 sec, 0.016651/0.016651 sec )
[LOG] Total clause minimization time: 0.00016/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00016/0.00016 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0 )
[LOG] Average clause size reduction: 68.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0 )
[LOG] Overall execution time: 0.210997 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.534693 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.479473/1 sec (0.019868/0 sec, 0.019584/0 sec, 0.019692/0 sec, 0.020192/0 sec, 0.019699/0 sec, 0.020982/0 sec, 0.021254/0 sec, 0.020839/0 sec, 0.021172/0 sec, 0.021606/0 sec, 0.021471/0 sec, 0.021508/0 sec, 0.021535/0 sec, 0.021501/0 sec, 0.021381/0 sec, 0.021355/0 sec, 0.021364/0 sec, 0.021247/0 sec, 0.021362/0 sec, 0.021317/1 sec, 0.060544/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.041414/0 sec (0.000173/0.000173 sec, 0.000137/0.000137 sec, 0.00013/0.00013 sec, 0.000127/0.000127 sec, 0.00013/0.00013 sec, 0.000123/0.000123 sec, 0.000122/0.000122 sec, 0.000116/0.000116 sec, 0.000116/0.000116 sec, 0.000118/0.000118 sec, 0.00011/0.00011 sec, 0.000114/0.000114 sec, 0.000109/0.000109 sec, 0.000105/0.000105 sec, 0.000105/0.000105 sec, 0.000105/0.000105 sec, 0.000103/0.000103 sec, 0.000103/0.000103 sec, 0.000103/0.000103 sec, 0.000111/0.000111 sec, 0.039054/0.039054 sec )
[LOG] Total clause minimization time: 0.00033/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00033/0.00033 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0 )
[LOG] Average clause size reduction: 129.409 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0 )
[LOG] Overall execution time: 0.555767 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.282929 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.252323/0 sec (0.01151/0 sec, 0.01065/0 sec, 0.010607/0 sec, 0.010679/0 sec, 0.010882/0 sec, 0.010392/0 sec, 0.010973/0 sec, 0.011092/0 sec, 0.011305/0 sec, 0.011254/0 sec, 0.011381/0 sec, 0.011416/0 sec, 0.011193/0 sec, 0.011087/0 sec, 0.011043/0 sec, 0.011013/0 sec, 0.011022/0 sec, 0.010961/0 sec, 0.010964/0 sec, 0.011033/0 sec, 0.031866/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.022108/0 sec (8.1e-05/8.1e-05 sec, 7.6e-05/7.6e-05 sec, 7.5e-05/7.5e-05 sec, 7.1e-05/7.1e-05 sec, 7.2e-05/7.2e-05 sec, 6.8e-05/6.8e-05 sec, 6.8e-05/6.8e-05 sec, 6.9e-05/6.9e-05 sec, 7e-05/7e-05 sec, 6.8e-05/6.8e-05 sec, 6.9e-05/6.9e-05 sec, 6.8e-05/6.8e-05 sec, 6.9e-05/6.9e-05 sec, 6.5e-05/6.5e-05 sec, 6.4e-05/6.4e-05 sec, 6.3e-05/6.3e-05 sec, 6.2e-05/6.2e-05 sec, 6.3e-05/6.3e-05 sec, 6.2e-05/6.2e-05 sec, 7.6e-05/7.6e-05 sec, 0.020729/0.020729 sec )
[LOG] Total clause minimization time: 0.000195/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000195/0.000195 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0 )
[LOG] Average clause size reduction: 77.7273 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0 )
[LOG] Overall execution time: 0.29563 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.72381 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.646955/0 sec (0.024027/0 sec, 0.023966/0 sec, 0.024364/0 sec, 0.025139/0 sec, 0.025896/0 sec, 0.026208/0 sec, 0.026258/0 sec, 0.026608/0 sec, 0.027067/0 sec, 0.027469/0 sec, 0.027103/0 sec, 0.027285/0 sec, 0.027193/0 sec, 0.026982/0 sec, 0.026597/0 sec, 0.026692/0 sec, 0.026589/0 sec, 0.026536/0 sec, 0.024811/0 sec, 0.026387/0 sec, 0.026436/0 sec, 0.026576/0 sec, 0.070766/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.048836/0 sec (0.000178/0.000178 sec, 0.000162/0.000162 sec, 0.000157/0.000157 sec, 0.000172/0.000172 sec, 0.00015/0.00015 sec, 0.000149/0.000149 sec, 0.000147/0.000147 sec, 0.000142/0.000142 sec, 0.00014/0.00014 sec, 0.000141/0.000141 sec, 0.000135/0.000135 sec, 0.000138/0.000138 sec, 0.000135/0.000135 sec, 0.000132/0.000132 sec, 0.000128/0.000128 sec, 0.000124/0.000124 sec, 0.000124/0.000124 sec, 0.000121/0.000121 sec, 0.000122/0.000122 sec, 0.000121/0.000121 sec, 0.000119/0.000119 sec, 0.00013/0.00013 sec, 0.045769/0.045769 sec )
[LOG] Total clause minimization time: 0.00042/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00042/0.00042 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0 )
[LOG] Average clause size reduction: 144.958 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0 )
[LOG] Overall execution time: 0.751575 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.399326 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.358599/0 sec (0.014079/0 sec, 0.013251/0 sec, 0.013206/0 sec, 0.013526/0 sec, 0.013153/0 sec, 0.014006/0 sec, 0.014231/0 sec, 0.014286/0 sec, 0.01465/0 sec, 0.014706/0 sec, 0.014782/0 sec, 0.014765/0 sec, 0.014841/0 sec, 0.01483/0 sec, 0.014869/0 sec, 0.014883/0 sec, 0.014999/0 sec, 0.014901/0 sec, 0.014964/0 sec, 0.014928/0 sec, 0.014898/0 sec, 0.014993/0 sec, 0.040852/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.027628/0 sec (0.000114/0.000114 sec, 9.5e-05/9.5e-05 sec, 8.9e-05/8.9e-05 sec, 9e-05/9e-05 sec, 9e-05/9e-05 sec, 9.1e-05/9.1e-05 sec, 8.8e-05/8.8e-05 sec, 8.7e-05/8.7e-05 sec, 8.9e-05/8.9e-05 sec, 8.8e-05/8.8e-05 sec, 8.6e-05/8.6e-05 sec, 8.6e-05/8.6e-05 sec, 8.4e-05/8.4e-05 sec, 8.5e-05/8.5e-05 sec, 8.5e-05/8.5e-05 sec, 8.3e-05/8.3e-05 sec, 8.2e-05/8.2e-05 sec, 8.4e-05/8.4e-05 sec, 8.2e-05/8.2e-05 sec, 8.2e-05/8.2e-05 sec, 8.2e-05/8.2e-05 sec, 8.7e-05/8.7e-05 sec, 0.025699/0.025699 sec )
[LOG] Total clause minimization time: 0.000238/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000238/0.000238 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0 )
[LOG] Average clause size reduction: 86.5417 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0 )
[LOG] Overall execution time: 0.416248 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.990358 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.885083/1 sec (0.028827/0 sec, 0.030133/0 sec, 0.0277/0 sec, 0.031287/0 sec, 0.032338/0 sec, 0.032683/1 sec, 0.033197/0 sec, 0.030723/0 sec, 0.034034/0 sec, 0.034221/0 sec, 0.034197/0 sec, 0.034214/0 sec, 0.034364/0 sec, 0.034274/0 sec, 0.034208/0 sec, 0.035114/0 sec, 0.035425/0 sec, 0.034774/0 sec, 0.034335/0 sec, 0.03423/0 sec, 0.034651/0 sec, 0.031506/0 sec, 0.033941/0 sec, 0.03406/0 sec, 0.090647/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.060119/0 sec (0.000195/0.000195 sec, 0.000186/0.000186 sec, 0.000182/0.000182 sec, 0.000178/0.000178 sec, 0.000179/0.000179 sec, 0.000173/0.000173 sec, 0.000184/0.000184 sec, 0.000166/0.000166 sec, 0.000167/0.000167 sec, 0.000162/0.000162 sec, 0.00016/0.00016 sec, 0.000164/0.000164 sec, 0.000165/0.000165 sec, 0.000156/0.000156 sec, 0.000154/0.000154 sec, 0.000169/0.000169 sec, 0.000164/0.000164 sec, 0.000158/0.000158 sec, 0.000166/0.000166 sec, 0.000161/0.000161 sec, 0.000166/0.000166 sec, 0.000163/0.000163 sec, 0.000154/0.000154 sec, 0.000171/0.000171 sec, 0.056076/0.056076 sec )
[LOG] Total clause minimization time: 0.000545/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000545/0.000545 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0 )
[LOG] Average clause size reduction: 160.577 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0 )
[LOG] Overall execution time: 1.02573 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.16 sec (Real time) / 1.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.540258 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.487391/0 sec (0.017474/0 sec, 0.016501/0 sec, 0.016608/0 sec, 0.017136/0 sec, 0.017815/0 sec, 0.017425/0 sec, 0.017664/0 sec, 0.017787/0 sec, 0.018127/0 sec, 0.018211/0 sec, 0.018214/0 sec, 0.018317/0 sec, 0.019179/0 sec, 0.019263/0 sec, 0.01899/0 sec, 0.018941/0 sec, 0.019027/0 sec, 0.019307/0 sec, 0.01894/0 sec, 0.019024/0 sec, 0.01898/0 sec, 0.018935/0 sec, 0.018939/0 sec, 0.018978/0 sec, 0.047609/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.031059/0 sec (0.000131/0.000131 sec, 0.000113/0.000113 sec, 0.000112/0.000112 sec, 0.000113/0.000113 sec, 0.000114/0.000114 sec, 0.000104/0.000104 sec, 0.000105/0.000105 sec, 0.000103/0.000103 sec, 0.000103/0.000103 sec, 0.0001/0.0001 sec, 9.8e-05/9.8e-05 sec, 9.9e-05/9.9e-05 sec, 0.000107/0.000107 sec, 0.000105/0.000105 sec, 0.000102/0.000102 sec, 0.0001/0.0001 sec, 9.9e-05/9.9e-05 sec, 0.000103/0.000103 sec, 9.8e-05/9.8e-05 sec, 9.7e-05/9.7e-05 sec, 9.7e-05/9.7e-05 sec, 0.000105/0.000105 sec, 9.7e-05/9.7e-05 sec, 9.9e-05/9.9e-05 sec, 0.028555/0.028555 sec )
[LOG] Total clause minimization time: 0.000285/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000285/0.000285 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0 )
[LOG] Average clause size reduction: 95.3846 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0 )
[LOG] Overall execution time: 0.56139 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.233826 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 69 new AND gates.
[LOG] Size before ABC: 100 AND gates.
[LOG] Size after ABC: 68 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.20811/0 sec (0.033133/0 sec, 0.035019/0 sec, 0.044516/0 sec, 0.013356/0 sec, 0.048425/0 sec, 0.033661/0 sec )
[LOG] Nr of iterations: 38 (10, 11, 4, 2, 9, 2 )
[LOG] Total clause computation time: 0.097261/0 sec (0.013537/0.013537 sec, 0.01651/0.01651 sec, 0.019937/0.019937 sec, 0.007822/0.007822 sec, 0.023232/0.023232 sec, 0.016223/0.016223 sec )
[LOG] Total clause minimization time: 0.099571/0 sec (0.017623/0.017623 sec, 0.01664/0.01664 sec, 0.022758/0.022758 sec, 0.003687/0.003687 sec, 0.023244/0.023244 sec, 0.015619/0.015619 sec )
[LOG] Total clause size reduction: 3927 --> 53 (1242 --> 14, 1240 --> 21, 330 --> 5, 157 --> 0, 856 --> 12, 102 --> 1 )
[LOG] Average clause size reduction: 103.342 --> 1.39474 (124.2 --> 1.4, 112.727 --> 1.90909, 82.5 --> 1.25, 78.5 --> 0, 95.1111 --> 1.33333, 51 --> 0.5 )
[LOG] Overall execution time: 0.235508 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 234 5 21 1 203
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.606899 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 223 new AND gates.
[LOG] Size before ABC: 255 AND gates.
[LOG] Size after ABC: 221 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.536319/1 sec (0.07126/0 sec, 0.082924/0 sec, 0.073846/0 sec, 0.071979/1 sec, 0.076839/0 sec, 0.096376/0 sec, 0.063095/0 sec )
[LOG] Nr of iterations: 70 (16, 21, 6, 6, 5, 14, 2 )
[LOG] Total clause computation time: 0.24914/0 sec (0.033804/0.033804 sec, 0.038395/0.038395 sec, 0.035811/0.035811 sec, 0.027658/0.027658 sec, 0.03724/0.03724 sec, 0.046/0.046 sec, 0.030232/0.030232 sec )
[LOG] Total clause minimization time: 0.263205/1 sec (0.03388/0.03388 sec, 0.041017/0.041017 sec, 0.03476/0.03476 sec, 0.041/0.041 sec, 0.036209/0.036209 sec, 0.046758/0.046758 sec, 0.029581/0.029581 sec )
[LOG] Total clause size reduction: 9635 --> 163 (2655 --> 44, 3260 --> 72, 725 --> 8, 670 --> 8, 524 --> 5, 1677 --> 25, 124 --> 1 )
[LOG] Average clause size reduction: 137.643 --> 2.32857 (165.938 --> 2.75, 155.238 --> 3.42857, 120.833 --> 1.33333, 111.667 --> 1.33333, 104.8 --> 1, 119.786 --> 1.78571, 62 --> 0.5 )
[LOG] Overall execution time: 0.609037 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 427 6 24 1 392
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 3.07062 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 274 new AND gates.
[LOG] Size before ABC: 327 AND gates.
[LOG] Size after ABC: 274 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.89926/3 sec (0.150656/0 sec, 0.133617/0 sec, 0.117883/0 sec, 0.126715/0 sec, 0.141638/0 sec, 0.148782/1 sec, 1.74005/1 sec, 0.206852/0 sec, 0.133071/1 sec )
[LOG] Nr of iterations: 88 (23, 16, 6, 6, 6, 7, 5, 17, 2 )
[LOG] Total clause computation time: 0.636096/1 sec (0.066934/0.066934 sec, 0.056055/0.056055 sec, 0.056609/0.056609 sec, 0.050812/0.050812 sec, 0.052324/0.052324 sec, 0.070605/0.070605 sec, 0.113363/0.113363 sec, 0.096832/0.096832 sec, 0.072562/0.072562 sec )
[LOG] Total clause minimization time: 2.21273/2 sec (0.077661/0.077661 sec, 0.071984/0.071984 sec, 0.05588/0.05588 sec, 0.070587/0.070587 sec, 0.083914/0.083914 sec, 0.072613/0.072613 sec, 1.62107/1.62107 sec, 0.103879/0.103879 sec, 0.055146/0.055146 sec )
[LOG] Total clause size reduction: 14303 --> 216 (4752 --> 72, 3030 --> 55, 895 --> 6, 860 --> 8, 770 --> 7, 882 --> 20, 584 --> 6, 2320 --> 41, 210 --> 1 )
[LOG] Average clause size reduction: 162.534 --> 2.45455 (206.609 --> 3.13043, 189.375 --> 3.4375, 149.167 --> 1, 143.333 --> 1.33333, 128.333 --> 1.16667, 126 --> 2.85714, 116.8 --> 1.2, 136.471 --> 2.41176, 105 --> 0.5 )
[LOG] Overall execution time: 3.07358 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.24 sec (Real time) / 3.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.09 sec (Real time) / 1.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 519 7 27 1 476
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 3.82601 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 330 new AND gates.
[LOG] Size before ABC: 380 AND gates.
[LOG] Size after ABC: 328 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.3796/3 sec (0.518813/0 sec, 0.367306/0 sec, 0.263096/1 sec, 0.223122/0 sec, 0.236802/0 sec, 0.2451/0 sec, 0.411299/1 sec, 0.472954/0 sec, 0.41582/1 sec, 0.225288/0 sec )
[LOG] Nr of iterations: 104 (24, 15, 8, 6, 5, 6, 11, 8, 19, 2 )
[LOG] Total clause computation time: 1.74386/2 sec (0.315305/0.315305 sec, 0.152017/0.152017 sec, 0.152182/0.152182 sec, 0.106736/0.106736 sec, 0.099067/0.099067 sec, 0.10283/0.10283 sec, 0.218531/0.218531 sec, 0.264078/0.264078 sec, 0.221533/0.221533 sec, 0.111579/0.111579 sec )
[LOG] Total clause minimization time: 1.53625/1 sec (0.192595/0.192595 sec, 0.205433/0.205433 sec, 0.101322/0.101322 sec, 0.106903/0.106903 sec, 0.128252/0.128252 sec, 0.132682/0.132682 sec, 0.182722/0.182722 sec, 0.198863/0.198863 sec, 0.183579/0.183579 sec, 0.103902/0.103902 sec )
[LOG] Total clause size reduction: 19634 --> 254 (6049 --> 72, 3458 --> 45, 1491 --> 10, 1005 --> 9, 748 --> 8, 940 --> 7, 1670 --> 42, 1162 --> 16, 2952 --> 44, 159 --> 1 )
[LOG] Average clause size reduction: 188.788 --> 2.44231 (252.042 --> 3, 230.533 --> 3, 186.375 --> 1.25, 167.5 --> 1.5, 149.6 --> 1.6, 156.667 --> 1.16667, 151.818 --> 3.81818, 145.25 --> 2, 155.368 --> 2.31579, 79.5 --> 0.5 )
[LOG] Overall execution time: 3.83034 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.00 sec (Real time) / 3.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.88 sec (Real time) / 1.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 618 8 30 1 572
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 90.1145 sec CPU time.
[LOG] Relation determinization time: 91 sec real time.
[LOG] Final circuit size: 608 new AND gates.
[LOG] Size before ABC: 744 AND gates.
[LOG] Size after ABC: 608 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 89.2804/89 sec (0.502282/1 sec, 0.520244/0 sec, 0.508459/1 sec, 0.380514/0 sec, 0.419113/0 sec, 0.375593/1 sec, 0.563537/0 sec, 7.28422/8 sec, 14.4616/14 sec, 23.5779/24 sec, 19.1183/19 sec, 21.5686/21 sec )
[LOG] Nr of iterations: 209 (3, 4, 25, 4, 13, 10, 14, 36, 35, 37, 22, 6 )
[LOG] Total clause computation time: 4.63888/2 sec (0.254322/0.254322 sec, 0.225677/0.225677 sec, 0.282334/0.282334 sec, 0.181202/0.181202 sec, 0.217129/0.217129 sec, 0.125277/0.125277 sec, 0.22681/0.22681 sec, 0.314049/0.314049 sec, 0.287388/0.287388 sec, 1.34986/1.34986 sec, 0.508782/0.508782 sec, 0.666048/0.666048 sec )
[LOG] Total clause minimization time: 84.4521/87 sec (0.233735/0.233735 sec, 0.281446/0.281446 sec, 0.211711/0.211711 sec, 0.185813/0.185813 sec, 0.188052/0.188052 sec, 0.236566/0.236566 sec, 0.322344/0.322344 sec, 6.95297/6.95297 sec, 14.1559/14.1559 sec, 22.206/22.206 sec, 18.591/18.591 sec, 20.8866/20.8866 sec )
[LOG] Total clause size reduction: 41305 --> 610 (656 --> 2, 933 --> 3, 6408 --> 64, 756 --> 4, 2964 --> 14, 2016 --> 14, 2782 --> 20, 7105 --> 122, 6494 --> 138, 6516 --> 163, 3780 --> 51, 895 --> 15 )
[LOG] Average clause size reduction: 197.632 --> 2.91866 (218.667 --> 0.666667, 233.25 --> 0.75, 256.32 --> 2.56, 189 --> 1, 228 --> 1.07692, 201.6 --> 1.4, 198.714 --> 1.42857, 197.361 --> 3.38889, 185.543 --> 3.94286, 176.108 --> 4.40541, 171.818 --> 2.31818, 149.167 --> 2.5 )
[LOG] Overall execution time: 90.1203 sec CPU time.
[LOG] Overall execution time: 91 sec real time.
Synthesis time: 90.34 sec (Real time) / 89.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.90 sec (Real time) / 4.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 946 9 33 1 892
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 111.763 sec CPU time.
[LOG] Relation determinization time: 112 sec real time.
[LOG] Final circuit size: 1019 new AND gates.
[LOG] Size before ABC: 1269 AND gates.
[LOG] Size after ABC: 1018 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 110.589/111 sec (0.705737/1 sec, 0.793356/0 sec, 0.782876/1 sec, 0.708207/1 sec, 0.772773/1 sec, 0.680272/0 sec, 0.672654/1 sec, 0.587448/1 sec, 17.1086/17 sec, 19.7018/19 sec, 23.4378/24 sec, 16.239/16 sec, 28.3989/29 sec )
[LOG] Nr of iterations: 306 (5, 2, 39, 12, 11, 11, 11, 5, 47, 45, 59, 45, 14 )
[LOG] Total clause computation time: 8.88176/10 sec (0.33467/0.33467 sec, 0.396265/0.396265 sec, 0.42706/0.42706 sec, 0.411592/0.411592 sec, 0.362272/0.362272 sec, 0.302186/0.302186 sec, 0.305922/0.305922 sec, 0.204268/0.204268 sec, 0.414371/0.414371 sec, 0.351648/0.351648 sec, 2.64506/2.64506 sec, 0.801097/0.801097 sec, 1.92535/1.92535 sec )
[LOG] Total clause minimization time: 101.419/101 sec (0.352205/0.352205 sec, 0.379967/0.379967 sec, 0.335976/0.335976 sec, 0.277699/0.277699 sec, 0.391657/0.391657 sec, 0.35912/0.35912 sec, 0.347582/0.347582 sec, 0.364312/0.364312 sec, 16.6699/16.6699 sec, 19.323/19.323 sec, 20.7584/20.7584 sec, 15.4082/15.4082 sec, 26.4507/26.4507 sec )
[LOG] Total clause size reduction: 67347 --> 1103 (1484 --> 4, 350 --> 1, 11134 --> 125, 3113 --> 23, 2690 --> 15, 2670 --> 18, 2420 --> 27, 932 --> 7, 10580 --> 182, 9504 --> 209, 11368 --> 258, 8580 --> 201, 2522 --> 33 )
[LOG] Average clause size reduction: 220.088 --> 3.60458 (296.8 --> 0.8, 175 --> 0.5, 285.487 --> 3.20513, 259.417 --> 1.91667, 244.545 --> 1.36364, 242.727 --> 1.63636, 220 --> 2.45455, 186.4 --> 1.4, 225.106 --> 3.87234, 211.2 --> 4.64444, 192.678 --> 4.37288, 190.667 --> 4.46667, 180.143 --> 2.35714 )
[LOG] Overall execution time: 111.77 sec CPU time.
[LOG] Overall execution time: 112 sec real time.
Synthesis time: 112.10 sec (Real time) / 110.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.16 sec (Real time) / 11.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1399 10 35 1 1342
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 140.488 sec CPU time.
[LOG] Relation determinization time: 141 sec real time.
[LOG] Final circuit size: 1028 new AND gates.
[LOG] Size before ABC: 1279 AND gates.
[LOG] Size after ABC: 1026 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 138.944/139 sec (0.867004/1 sec, 1.0076/1 sec, 1.67002/1 sec, 1.03821/1 sec, 16.5757/17 sec, 3.26481/3 sec, 0.791221/1 sec, 18.1138/18 sec, 18.8966/19 sec, 8.98706/9 sec, 18.3993/19 sec, 13.1324/13 sec, 16.5365/16 sec, 19.6642/20 sec )
[LOG] Nr of iterations: 301 (2, 2, 22, 10, 5, 11, 7, 11, 28, 20, 40, 73, 62, 8 )
[LOG] Total clause computation time: 10.1698/11 sec (0.427053/0.427053 sec, 0.486101/0.486101 sec, 0.520092/0.520092 sec, 0.505718/0.505718 sec, 0.413733/0.413733 sec, 0.364015/0.364015 sec, 0.290009/0.290009 sec, 0.250221/0.250221 sec, 0.614437/0.614437 sec, 0.304236/0.304236 sec, 0.488705/0.488705 sec, 1.1876/1.1876 sec, 1.52667/1.52667 sec, 2.79122/2.79122 sec )
[LOG] Total clause minimization time: 128.406/128 sec (0.416492/0.416492 sec, 0.499144/0.499144 sec, 1.12579/1.12579 sec, 0.508999/0.508999 sec, 16.1387/16.1387 sec, 2.87613/2.87613 sec, 0.477994/0.477994 sec, 17.8398/17.8398 sec, 18.2555/18.2555 sec, 8.65778/8.65778 sec, 17.8817/17.8817 sec, 11.908/11.908 sec, 14.9747/14.9747 sec, 16.8456/16.8456 sec )
[LOG] Total clause size reduction: 68962 --> 1098 (413 --> 1, 388 --> 1, 6741 --> 51, 2799 --> 13, 1188 --> 5, 2800 --> 15, 1602 --> 7, 2530 --> 19, 8289 --> 108, 4408 --> 39, 8619 --> 163, 15048 --> 355, 12688 --> 295, 1449 --> 26 )
[LOG] Average clause size reduction: 229.11 --> 3.64784 (206.5 --> 0.5, 194 --> 0.5, 306.409 --> 2.31818, 279.9 --> 1.3, 237.6 --> 1, 254.545 --> 1.36364, 228.857 --> 1, 230 --> 1.72727, 296.036 --> 3.85714, 220.4 --> 1.95, 215.475 --> 4.075, 206.137 --> 4.86301, 204.645 --> 4.75806, 181.125 --> 3.25 )
[LOG] Overall execution time: 140.496 sec CPU time.
[LOG] Overall execution time: 141 sec real time.
Synthesis time: 140.86 sec (Real time) / 139.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.65 sec (Real time) / 14.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1449 11 37 1 1389
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 265.29 sec CPU time.
[LOG] Relation determinization time: 266 sec real time.
[LOG] Final circuit size: 1021 new AND gates.
[LOG] Size before ABC: 1230 AND gates.
[LOG] Size after ABC: 1020 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 259.835/260 sec (1.61641/1 sec, 1.78714/2 sec, 4.89659/5 sec, 1.58563/2 sec, 1.7069/1 sec, 17.9842/18 sec, 12.6007/13 sec, 27.9086/28 sec, 24.3561/24 sec, 13.5661/14 sec, 47.4544/47 sec, 13.2301/13 sec, 22.9733/23 sec, 26.3981/27 sec, 41.771/42 sec )
[LOG] Nr of iterations: 312 (2, 4, 27, 6, 8, 9, 7, 13, 47, 21, 39, 11, 51, 36, 31 )
[LOG] Total clause computation time: 17.7667/20 sec (0.650795/0.650795 sec, 0.763994/0.763994 sec, 0.823091/0.823091 sec, 0.658877/0.658877 sec, 0.666191/0.666191 sec, 0.653917/0.653917 sec, 0.629439/0.629439 sec, 0.916654/0.916654 sec, 1.21737/1.21737 sec, 0.821868/0.821868 sec, 1.30626/1.30626 sec, 0.70975/0.70975 sec, 2.59986/2.59986 sec, 3.19784/3.19784 sec, 2.1508/2.1508 sec )
[LOG] Total clause minimization time: 241.164/239 sec (0.914731/0.914731 sec, 0.96772/0.96772 sec, 4.01454/4.01454 sec, 0.870266/0.870266 sec, 0.984155/0.984155 sec, 17.2736/17.2736 sec, 11.9145/11.9145 sec, 26.9333/26.9333 sec, 23.0745/23.0745 sec, 12.6926/12.6926 sec, 46.0827/46.0827 sec, 12.4617/12.4617 sec, 20.3001/20.3001 sec, 23.1297/23.1297 sec, 39.5499/39.5499 sec )
[LOG] Total clause size reduction: 81518 --> 1010 (463 --> 1, 1302 --> 7, 9542 --> 85, 1775 --> 6, 2471 --> 15, 2680 --> 9, 1878 --> 17, 3684 --> 23, 13156 --> 216, 5440 --> 37, 9842 --> 153, 2470 --> 12, 11700 --> 233, 8155 --> 123, 6960 --> 73 )
[LOG] Average clause size reduction: 261.276 --> 3.23718 (231.5 --> 0.5, 325.5 --> 1.75, 353.407 --> 3.14815, 295.833 --> 1, 308.875 --> 1.875, 297.778 --> 1, 268.286 --> 2.42857, 283.385 --> 1.76923, 279.915 --> 4.59574, 259.048 --> 1.7619, 252.359 --> 3.92308, 224.545 --> 1.09091, 229.412 --> 4.56863, 226.528 --> 3.41667, 224.516 --> 2.35484 )
[LOG] Overall execution time: 265.305 sec CPU time.
[LOG] Overall execution time: 266 sec real time.
Synthesis time: 265.61 sec (Real time) / 262.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.07 sec (Real time) / 8.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1493 12 40 1 1427
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 242.375 sec CPU time.
[LOG] Relation determinization time: 243 sec real time.
[LOG] Final circuit size: 1325 new AND gates.
[LOG] Size before ABC: 1659 AND gates.
[LOG] Size after ABC: 1324 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 240.51/241 sec (0.979743/1 sec, 0.98246/1 sec, 1.55206/2 sec, 4.37888/4 sec, 5.04316/5 sec, 7.47602/8 sec, 4.69977/4 sec, 9.38171/10 sec, 20.8612/21 sec, 10.9845/11 sec, 23.9074/24 sec, 3.79137/3 sec, 8.90005/9 sec, 36.5973/37 sec, 34.4156/34 sec, 27.6292/28 sec, 38.9297/39 sec )
[LOG] Nr of iterations: 400 (3, 2, 37, 8, 7, 6, 8, 19, 63, 15, 56, 17, 15, 76, 30, 24, 14 )
[LOG] Total clause computation time: 16.4135/15 sec (0.454933/0.454933 sec, 0.501065/0.501065 sec, 0.645641/0.645641 sec, 0.740141/0.740141 sec, 0.560186/0.560186 sec, 0.531665/0.531665 sec, 0.479823/0.479823 sec, 0.552329/0.552329 sec, 1.80952/1.80952 sec, 0.459254/0.459254 sec, 0.643336/0.643336 sec, 0.335402/0.335402 sec, 0.446709/0.446709 sec, 3.82967/3.82967 sec, 1.69307/1.69307 sec, 1.22836/1.22836 sec, 1.50244/1.50244 sec )
[LOG] Total clause minimization time: 223.544/226 sec (0.497487/0.497487 sec, 0.453796/0.453796 sec, 0.876033/0.876033 sec, 3.60979/3.60979 sec, 4.45407/4.45407 sec, 6.91604/6.91604 sec, 4.19148/4.19148 sec, 8.79987/8.79987 sec, 19.0121/19.0121 sec, 10.4937/10.4937 sec, 23.2254/23.2254 sec, 3.42341/3.42341 sec, 8.42407/8.42407 sec, 32.7225/32.7225 sec, 32.6863/32.6863 sec, 26.3646/26.3646 sec, 37.3931/37.3931 sec )
[LOG] Total clause size reduction: 117528 --> 1414 (1052 --> 2, 493 --> 1, 15336 --> 117, 2856 --> 9, 2412 --> 7, 1860 --> 6, 2506 --> 9, 6120 --> 30, 20398 --> 274, 4410 --> 25, 16555 --> 237, 4528 --> 24, 3976 --> 25, 18825 --> 448, 7250 --> 109, 5727 --> 55, 3224 --> 36 )
[LOG] Average clause size reduction: 293.82 --> 3.535 (350.667 --> 0.666667, 246.5 --> 0.5, 414.486 --> 3.16216, 357 --> 1.125, 344.571 --> 1, 310 --> 1, 313.25 --> 1.125, 322.105 --> 1.57895, 323.778 --> 4.34921, 294 --> 1.66667, 295.625 --> 4.23214, 266.353 --> 1.41176, 265.067 --> 1.66667, 247.697 --> 5.89474, 241.667 --> 3.63333, 238.625 --> 2.29167, 230.286 --> 2.57143 )
[LOG] Overall execution time: 242.385 sec CPU time.
[LOG] Overall execution time: 243 sec real time.
Synthesis time: 242.75 sec (Real time) / 240.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.10 sec (Real time) / 18.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1860 13 43 1 1788
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 273.598 sec CPU time.
[LOG] Relation determinization time: 274 sec real time.
[LOG] Final circuit size: 1552 new AND gates.
[LOG] Size before ABC: 1909 AND gates.
[LOG] Size after ABC: 1550 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 271.197/271 sec (1.21009/1 sec, 1.16378/1 sec, 1.58582/2 sec, 1.15859/1 sec, 1.35197/1 sec, 16.2864/16 sec, 1.30435/2 sec, 1.20248/1 sec, 14.2923/14 sec, 1.6564/2 sec, 19.9357/20 sec, 17.2027/17 sec, 16.7029/17 sec, 16.9531/17 sec, 40.7924/40 sec, 34.7393/35 sec, 42.0793/42 sec, 41.5797/42 sec )
[LOG] Nr of iterations: 452 (2, 2, 33, 9, 10, 6, 13, 7, 70, 19, 71, 6, 12, 8, 74, 69, 29, 12 )
[LOG] Total clause computation time: 24.3899/22 sec (0.570245/0.570245 sec, 0.597099/0.597099 sec, 0.628914/0.628914 sec, 0.596142/0.596142 sec, 0.788684/0.788684 sec, 0.592999/0.592999 sec, 0.711732/0.711732 sec, 0.50024/0.50024 sec, 0.91872/0.91872 sec, 1.00169/1.00169 sec, 1.35454/1.35454 sec, 0.555999/0.555999 sec, 0.563623/0.563623 sec, 0.572121/0.572121 sec, 2.13313/2.13313 sec, 6.26828/6.26828 sec, 1.25238/1.25238 sec, 4.78332/4.78332 sec )
[LOG] Total clause minimization time: 246.072/249 sec (0.607364/0.607364 sec, 0.533126/0.533126 sec, 0.920545/0.920545 sec, 0.526703/0.526703 sec, 0.5265/0.5265 sec, 15.6572/15.6572 sec, 0.560713/0.560713 sec, 0.666821/0.666821 sec, 13.3293/13.3293 sec, 0.616424/0.616424 sec, 18.5276/18.5276 sec, 16.6078/16.6078 sec, 16.0985/16.0985 sec, 16.3411/16.3411 sec, 38.6052/38.6052 sec, 28.4133/28.4133 sec, 40.7809/40.7809 sec, 36.7528/36.7528 sec )
[LOG] Total clause size reduction: 146728 --> 1634 (561 --> 1, 524 --> 1, 14560 --> 98, 3520 --> 10, 3834 --> 19, 2035 --> 7, 4824 --> 19, 2250 --> 8, 28221 --> 293, 6606 --> 39, 24640 --> 274, 1670 --> 8, 3630 --> 13, 2310 --> 11, 19345 --> 370, 17952 --> 362, 7364 --> 74, 2882 --> 27 )
[LOG] Average clause size reduction: 324.619 --> 3.61504 (280.5 --> 0.5, 262 --> 0.5, 441.212 --> 2.9697, 391.111 --> 1.11111, 383.4 --> 1.9, 339.167 --> 1.16667, 371.077 --> 1.46154, 321.429 --> 1.14286, 403.157 --> 4.18571, 347.684 --> 2.05263, 347.042 --> 3.85915, 278.333 --> 1.33333, 302.5 --> 1.08333, 288.75 --> 1.375, 261.419 --> 5, 260.174 --> 5.24638, 253.931 --> 2.55172, 240.167 --> 2.25 )
[LOG] Overall execution time: 273.61 sec CPU time.
[LOG] Overall execution time: 274 sec real time.
Synthesis time: 274.00 sec (Real time) / 270.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.56 sec (Real time) / 21.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2121 14 45 1 2046
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 297.032 sec CPU time.
[LOG] Relation determinization time: 297 sec real time.
[LOG] Final circuit size: 950 new AND gates.
[LOG] Size before ABC: 1160 AND gates.
[LOG] Size after ABC: 949 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 293.973/295 sec (13.5711/14 sec, 2.36883/2 sec, 1.26871/2 sec, 1.69026/1 sec, 14.5349/15 sec, 10.3164/10 sec, 11.6351/12 sec, 14.172/14 sec, 13.501/14 sec, 11.9071/12 sec, 11.7241/11 sec, 12.8911/13 sec, 12.7567/13 sec, 13.6394/14 sec, 13.2163/13 sec, 15.0473/15 sec, 13.4947/13 sec, 53.2502/54 sec, 52.9876/53 sec )
[LOG] Nr of iterations: 336 (11, 4, 2, 33, 21, 7, 12, 22, 8, 14, 17, 9, 5, 18, 24, 16, 68, 26, 19 )
[LOG] Total clause computation time: 34.1172/33 sec (12.7147/12.7147 sec, 1.51118/1.51118 sec, 0.598511/0.598511 sec, 0.723221/0.723221 sec, 0.850668/0.850668 sec, 0.717324/0.717324 sec, 0.696743/0.696743 sec, 0.820139/0.820139 sec, 0.732439/0.732439 sec, 0.736653/0.736653 sec, 0.723471/0.723471 sec, 0.673679/0.673679 sec, 0.749273/0.749273 sec, 0.732035/0.732035 sec, 0.681133/0.681133 sec, 0.765222/0.765222 sec, 0.835702/0.835702 sec, 4.42143/4.42143 sec, 4.43365/4.43365 sec )
[LOG] Total clause minimization time: 258.975/261 sec (0.814409/0.814409 sec, 0.81435/0.81435 sec, 0.628744/0.628744 sec, 0.920205/0.920205 sec, 13.6371/13.6371 sec, 9.55432/9.55432 sec, 10.8928/10.8928 sec, 13.3048/13.3048 sec, 12.7232/12.7232 sec, 11.1242/11.1242 sec, 10.9553/10.9553 sec, 12.173/12.173 sec, 11.9633/11.9633 sec, 12.8609/12.8609 sec, 12.4877/12.4877 sec, 14.2348/14.2348 sec, 12.6039/12.6039 sec, 48.7774/48.7774 sec, 48.5045/48.5045 sec )
[LOG] Total clause size reduction: 116318 --> 889 (5340 --> 16, 1599 --> 3, 602 --> 2, 17984 --> 126, 10860 --> 101, 2526 --> 7, 4510 --> 16, 8316 --> 44, 2667 --> 13, 4888 --> 26, 5776 --> 37, 2784 --> 14, 1296 --> 13, 5236 --> 31, 6762 --> 44, 4275 --> 29, 18961 --> 209, 6950 --> 96, 4986 --> 62 )
[LOG] Average clause size reduction: 346.185 --> 2.64583 (485.455 --> 1.45455, 399.75 --> 0.75, 301 --> 1, 544.97 --> 3.81818, 517.143 --> 4.80952, 360.857 --> 1, 375.833 --> 1.33333, 378 --> 2, 333.375 --> 1.625, 349.143 --> 1.85714, 339.765 --> 2.17647, 309.333 --> 1.55556, 259.2 --> 2.6, 290.889 --> 1.72222, 281.75 --> 1.83333, 267.188 --> 1.8125, 278.838 --> 3.07353, 267.308 --> 3.69231, 262.421 --> 3.26316 )
[LOG] Overall execution time: 297.046 sec CPU time.
[LOG] Overall execution time: 297 sec real time.
Synthesis time: 297.39 sec (Real time) / 294.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.78 sec (Real time) / 7.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1561 15 47 1 1481
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 203.475 sec CPU time.
[LOG] Relation determinization time: 204 sec real time.
[LOG] Final circuit size: 1039 new AND gates.
[LOG] Size before ABC: 1266 AND gates.
[LOG] Size after ABC: 1039 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 201.201/202 sec (1.83629/2 sec, 1.51434/2 sec, 0.985856/1 sec, 1.4147/1 sec, 15.5225/16 sec, 4.36357/4 sec, 5.62784/6 sec, 4.86371/4 sec, 7.03737/7 sec, 9.03902/10 sec, 9.63586/9 sec, 5.38585/6 sec, 4.87753/4 sec, 4.79924/5 sec, 13.8712/14 sec, 5.82855/6 sec, 4.2374/4 sec, 13.2258/13 sec, 53.3796/54 sec, 33.7548/34 sec )
[LOG] Nr of iterations: 355 (8, 7, 3, 34, 28, 8, 9, 15, 9, 9, 9, 6, 12, 21, 14, 19, 59, 42, 21, 22 )
[LOG] Total clause computation time: 32.0076/33 sec (1.03352/1.03352 sec, 0.820582/0.820582 sec, 0.305947/0.305947 sec, 0.54755/0.54755 sec, 0.607571/0.607571 sec, 0.667625/0.667625 sec, 0.612818/0.612818 sec, 0.615389/0.615389 sec, 0.665611/0.665611 sec, 0.653843/0.653843 sec, 0.644759/0.644759 sec, 0.64764/0.64764 sec, 0.635702/0.635702 sec, 0.639035/0.639035 sec, 0.650252/0.650252 sec, 0.544291/0.544291 sec, 0.902061/0.902061 sec, 0.336947/0.336947 sec, 17.1616/17.1616 sec, 3.31483/3.31483 sec )
[LOG] Total clause minimization time: 168.479/168 sec (0.770973/0.770973 sec, 0.66046/0.66046 sec, 0.648657/0.648657 sec, 0.831446/0.831446 sec, 14.8781/14.8781 sec, 3.66183/3.66183 sec, 4.98425/4.98425 sec, 4.2134/4.2134 sec, 6.33751/6.33751 sec, 8.35016/8.35016 sec, 8.95651/8.95651 sec, 4.70342/4.70342 sec, 4.207/4.207 sec, 4.12409/4.12409 sec, 13.1853/13.1853 sec, 5.24778/5.24778 sec, 3.29341/3.29341 sec, 12.8476/12.8476 sec, 36.1772/36.1772 sec, 30.4/30.4 sec )
[LOG] Total clause size reduction: 130583 --> 982 (3934 --> 8, 3366 --> 8, 1272 --> 2, 19635 --> 109, 15660 --> 117, 3143 --> 10, 3488 --> 11, 5922 --> 18, 3256 --> 14, 3216 --> 30, 3104 --> 13, 1880 --> 9, 3861 --> 21, 6960 --> 36, 4472 --> 36, 5562 --> 27, 17806 --> 225, 12136 --> 115, 5820 --> 97, 6090 --> 76 )
[LOG] Average clause size reduction: 367.839 --> 2.7662 (491.75 --> 1, 480.857 --> 1.14286, 424 --> 0.666667, 577.5 --> 3.20588, 559.286 --> 4.17857, 392.875 --> 1.25, 387.556 --> 1.22222, 394.8 --> 1.2, 361.778 --> 1.55556, 357.333 --> 3.33333, 344.889 --> 1.44444, 313.333 --> 1.5, 321.75 --> 1.75, 331.429 --> 1.71429, 319.429 --> 2.57143, 292.737 --> 1.42105, 301.797 --> 3.81356, 288.952 --> 2.7381, 277.143 --> 4.61905, 276.818 --> 3.45455 )
[LOG] Overall execution time: 203.487 sec CPU time.
[LOG] Overall execution time: 204 sec real time.
Synthesis time: 203.78 sec (Real time) / 201.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.98 sec (Real time) / 7.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1685 16 49 1 1600
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 302.059 sec CPU time.
[LOG] Relation determinization time: 303 sec real time.
[LOG] Final circuit size: 1375 new AND gates.
[LOG] Size before ABC: 1647 AND gates.
[LOG] Size after ABC: 1374 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 298.607/299 sec (2.58186/2 sec, 2.632/3 sec, 1.19004/1 sec, 1.90395/2 sec, 15.7589/16 sec, 10.8491/11 sec, 9.07402/9 sec, 10.4537/10 sec, 10.489/11 sec, 10.164/10 sec, 10.432/10 sec, 10.3759/11 sec, 10.3762/10 sec, 11.7688/12 sec, 12.6214/12 sec, 14.9087/15 sec, 10.5565/11 sec, 14.6622/15 sec, 16.4778/16 sec, 56.8801/57 sec, 54.4505/55 sec )
[LOG] Nr of iterations: 438 (10, 4, 2, 47, 25, 9, 7, 10, 7, 7, 12, 8, 10, 14, 13, 21, 100, 40, 53, 19, 20 )
[LOG] Total clause computation time: 39.9275/40 sec (1.60786/1.60786 sec, 1.7557/1.7557 sec, 0.461616/0.461616 sec, 0.849159/0.849159 sec, 0.748974/0.748974 sec, 0.78011/0.78011 sec, 0.626837/0.626837 sec, 0.724375/0.724375 sec, 0.709717/0.709717 sec, 0.751326/0.751326 sec, 0.779407/0.779407 sec, 0.720091/0.720091 sec, 0.766412/0.766412 sec, 0.769397/0.769397 sec, 0.690397/0.690397 sec, 0.725246/0.725246 sec, 1.28683/1.28683 sec, 0.637523/0.637523 sec, 0.521255/0.521255 sec, 20.6075/20.6075 sec, 3.40777/3.40777 sec )
[LOG] Total clause minimization time: 257.606/259 sec (0.929137/0.929137 sec, 0.829254/0.829254 sec, 0.684174/0.684174 sec, 1.00348/1.00348 sec, 14.9588/14.9588 sec, 10.0208/10.0208 sec, 8.39941/8.39941 sec, 9.68047/9.68047 sec, 9.73052/9.73052 sec, 9.36377/9.36377 sec, 9.60312/9.60312 sec, 9.60606/9.60606 sec, 9.56063/9.56063 sec, 10.9491/10.9491 sec, 11.8811/11.8811 sec, 14.1321/14.1321 sec, 9.2034/9.2034 sec, 13.9712/13.9712 sec, 15.8998/15.8998 sec, 36.2148/36.2148 sec, 50.9851/50.9851 sec )
[LOG] Total clause size reduction: 167895 --> 1344 (5409 --> 14, 1827 --> 4, 681 --> 1, 29210 --> 193, 14904 --> 88, 3832 --> 10, 2802 --> 9, 4077 --> 11, 2628 --> 8, 2598 --> 11, 4719 --> 15, 2835 --> 16, 3411 --> 16, 4771 --> 32, 4212 --> 30, 6760 --> 32, 33264 --> 462, 12480 --> 101, 16172 --> 153, 5508 --> 76, 5795 --> 62 )
[LOG] Average clause size reduction: 383.322 --> 3.06849 (540.9 --> 1.4, 456.75 --> 1, 340.5 --> 0.5, 621.489 --> 4.10638, 596.16 --> 3.52, 425.778 --> 1.11111, 400.286 --> 1.28571, 407.7 --> 1.1, 375.429 --> 1.14286, 371.143 --> 1.57143, 393.25 --> 1.25, 354.375 --> 2, 341.1 --> 1.6, 340.786 --> 2.28571, 324 --> 2.30769, 321.905 --> 1.52381, 332.64 --> 4.62, 312 --> 2.525, 305.132 --> 2.88679, 289.895 --> 4, 289.75 --> 3.1 )
[LOG] Overall execution time: 302.074 sec CPU time.
[LOG] Overall execution time: 303 sec real time.
Synthesis time: 302.56 sec (Real time) / 298.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.13 sec (Real time) / 25.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2065 17 51 1 1977
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 375.58 sec CPU time.
[LOG] Relation determinization time: 376 sec real time.
[LOG] Final circuit size: 1420 new AND gates.
[LOG] Size before ABC: 1707 AND gates.
[LOG] Size after ABC: 1419 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 371.321/371 sec (33.806/34 sec, 2.42798/2 sec, 1.53651/2 sec, 18.2306/18 sec, 24.9531/25 sec, 10.2006/10 sec, 11.4787/11 sec, 11.3535/12 sec, 10.7491/11 sec, 13.695/13 sec, 13.4134/14 sec, 12.0221/12 sec, 14.814/15 sec, 17.6362/17 sec, 15.8258/16 sec, 14.1877/14 sec, 15.5038/16 sec, 17.5343/17 sec, 18.6375/19 sec, 18.5918/18 sec, 30.7864/31 sec, 43.937/44 sec )
[LOG] Nr of iterations: 460 (12, 7, 2, 43, 34, 8, 12, 9, 12, 12, 6, 16, 7, 21, 15, 10, 82, 41, 54, 7, 31, 19 )
[LOG] Total clause computation time: 28.6548/27 sec (1.22588/1.22588 sec, 1.17625/1.17625 sec, 0.554213/0.554213 sec, 0.768667/0.768667 sec, 1.16237/1.16237 sec, 0.747747/0.747747 sec, 0.827666/0.827666 sec, 0.818956/0.818956 sec, 0.758389/0.758389 sec, 0.917612/0.917612 sec, 0.772541/0.772541 sec, 0.819743/0.819743 sec, 0.752608/0.752608 sec, 1.25196/1.25196 sec, 1.13915/1.13915 sec, 0.77826/0.77826 sec, 1.83608/1.83608 sec, 0.730625/0.730625 sec, 0.639056/0.639056 sec, 0.650063/0.650063 sec, 2.58802/2.58802 sec, 7.73892/7.73892 sec )
[LOG] Total clause minimization time: 341.386/343 sec (32.5266/32.5266 sec, 1.19623/1.19623 sec, 0.938145/0.938145 sec, 17.4089/17.4089 sec, 23.7292/23.7292 sec, 9.39685/9.39685 sec, 10.5941/10.5941 sec, 10.4756/10.4756 sec, 9.93146/9.93146 sec, 12.7208/12.7208 sec, 12.5847/12.5847 sec, 11.149/11.149 sec, 14.0049/14.0049 sec, 16.3225/16.3225 sec, 14.6278/14.6278 sec, 13.3516/13.3516 sec, 13.5945/13.5945 sec, 16.7396/16.7396 sec, 17.9403/17.9403 sec, 17.8897/17.8897 sec, 28.1315/28.1315 sec, 36.1325/36.1325 sec )
[LOG] Total clause size reduction: 190968 --> 1391 (6996 --> 21, 3810 --> 13, 722 --> 1, 28392 --> 155, 21747 --> 116, 3570 --> 8, 5478 --> 14, 3872 --> 10, 5148 --> 15, 4994 --> 24, 2195 --> 9, 6405 --> 23, 2454 --> 11, 8120 --> 38, 5320 --> 34, 3294 --> 16, 29484 --> 428, 13920 --> 103, 17755 --> 156, 1950 --> 15, 9600 --> 123, 5742 --> 58 )
[LOG] Average clause size reduction: 415.148 --> 3.02391 (583 --> 1.75, 544.286 --> 1.85714, 361 --> 0.5, 660.279 --> 3.60465, 639.618 --> 3.41176, 446.25 --> 1, 456.5 --> 1.16667, 430.222 --> 1.11111, 429 --> 1.25, 416.167 --> 2, 365.833 --> 1.5, 400.312 --> 1.4375, 350.571 --> 1.57143, 386.667 --> 1.80952, 354.667 --> 2.26667, 329.4 --> 1.6, 359.561 --> 5.21951, 339.512 --> 2.5122, 328.796 --> 2.88889, 278.571 --> 2.14286, 309.677 --> 3.96774, 302.211 --> 3.05263 )
[LOG] Overall execution time: 375.597 sec CPU time.
[LOG] Overall execution time: 376 sec real time.
Synthesis time: 376.00 sec (Real time) / 371.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.22 sec (Real time) / 18.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2151 18 53 1 2059
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 366.258 sec CPU time.
[LOG] Relation determinization time: 366 sec real time.
[LOG] Final circuit size: 1871 new AND gates.
[LOG] Size before ABC: 2281 AND gates.
[LOG] Size after ABC: 1870 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 361.466/362 sec (20.3858/21 sec, 3.31053/3 sec, 1.45574/1 sec, 2.24309/3 sec, 21.1676/21 sec, 9.39441/9 sec, 10.0502/10 sec, 11.2157/11 sec, 9.62448/10 sec, 10.8223/11 sec, 10.5846/10 sec, 10.9138/11 sec, 11.135/12 sec, 12.0818/12 sec, 12.081/12 sec, 14.0576/14 sec, 14.6644/14 sec, 14.3701/15 sec, 16.5565/16 sec, 25.1258/26 sec, 27.6443/27 sec, 34.5361/35 sec, 58.0452/58 sec )
[LOG] Nr of iterations: 561 (9, 5, 2, 34, 26, 13, 8, 12, 15, 20, 13, 9, 18, 14, 11, 14, 70, 46, 56, 25, 15, 108, 18 )
[LOG] Total clause computation time: 65.6657/67 sec (19.0505/19.0505 sec, 2.29346/2.29346 sec, 0.465811/0.465811 sec, 0.953006/0.953006 sec, 0.79947/0.79947 sec, 0.888164/0.888164 sec, 0.898263/0.898263 sec, 0.721899/0.721899 sec, 0.966874/0.966874 sec, 0.892323/0.892323 sec, 0.768964/0.768964 sec, 0.763624/0.763624 sec, 0.791999/0.791999 sec, 0.771924/0.771924 sec, 0.799251/0.799251 sec, 0.747287/0.747287 sec, 1.55423/1.55423 sec, 0.67436/0.67436 sec, 0.870432/0.870432 sec, 0.60839/0.60839 sec, 0.788699/0.788699 sec, 3.03478/3.03478 sec, 25.5619/25.5619 sec )
[LOG] Total clause minimization time: 294.434/293 sec (1.28158/1.28158 sec, 0.959975/0.959975 sec, 0.936065/0.936065 sec, 1.23839/1.23839 sec, 20.3158/20.3158 sec, 8.45402/8.45402 sec, 9.09345/9.09345 sec, 10.4436/10.4436 sec, 8.59714/8.59714 sec, 9.86932/9.86932 sec, 9.75696/9.75696 sec, 10.0988/10.0988 sec, 10.2836/10.2836 sec, 11.26/11.26 sec, 11.2226/11.2226 sec, 13.2599/13.2599 sec, 13.0385/13.0385 sec, 13.6319/13.6319 sec, 15.6167/15.6167 sec, 24.4612/24.4612 sec, 26.7938/26.7938 sec, 31.4059/31.4059 sec, 32.4151/32.4151 sec )
[LOG] Total clause size reduction: 232710 --> 1936 (5440 --> 13, 2752 --> 5, 772 --> 1, 23892 --> 136, 17550 --> 96, 6492 --> 15, 3689 --> 10, 5654 --> 14, 6986 --> 18, 9215 --> 56, 5640 --> 22, 3664 --> 17, 7463 --> 30, 5525 --> 23, 4080 --> 24, 5135 --> 28, 27117 --> 381, 16965 --> 131, 20020 --> 158, 8376 --> 42, 4760 --> 49, 35845 --> 607, 5678 --> 60 )
[LOG] Average clause size reduction: 414.813 --> 3.45098 (604.444 --> 1.44444, 550.4 --> 1, 386 --> 0.5, 702.706 --> 4, 675 --> 3.69231, 499.385 --> 1.15385, 461.125 --> 1.25, 471.167 --> 1.16667, 465.733 --> 1.2, 460.75 --> 2.8, 433.846 --> 1.69231, 407.111 --> 1.88889, 414.611 --> 1.66667, 394.643 --> 1.64286, 370.909 --> 2.18182, 366.786 --> 2, 387.386 --> 5.44286, 368.804 --> 2.84783, 357.5 --> 2.82143, 335.04 --> 1.68, 317.333 --> 3.26667, 331.898 --> 5.62037, 315.444 --> 3.33333 )
[LOG] Overall execution time: 366.276 sec CPU time.
[LOG] Overall execution time: 366 sec real time.
Synthesis time: 366.73 sec (Real time) / 362.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.85 sec (Real time) / 0.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 58.65 sec (Real time) / 58.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2652 19 55 1 2556
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 432.343 sec CPU time.
[LOG] Relation determinization time: 433 sec real time.
[LOG] Final circuit size: 1754 new AND gates.
[LOG] Size before ABC: 2131 AND gates.
[LOG] Size after ABC: 1753 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 426.99/427 sec (35.3153/35 sec, 38.1526/38 sec, 1.27888/2 sec, 18.5988/18 sec, 21.9821/22 sec, 12.8965/13 sec, 12.2206/13 sec, 10.2594/10 sec, 9.58077/9 sec, 10.7065/11 sec, 11.7866/12 sec, 11.7847/12 sec, 11.0144/11 sec, 12.5853/12 sec, 20.9419/21 sec, 12.672/13 sec, 12.9055/13 sec, 20.6972/21 sec, 27.1001/27 sec, 20.6026/20 sec, 17.9511/18 sec, 20.5295/21 sec, 17.6723/18 sec, 37.7549/37 sec )
[LOG] Nr of iterations: 557 (11, 6, 2, 45, 28, 9, 5, 8, 10, 12, 6, 9, 15, 20, 13, 14, 44, 8, 53, 10, 22, 11, 43, 153 )
[LOG] Total clause computation time: 25.4489/23 sec (0.77304/0.77304 sec, 1.59989/1.59989 sec, 0.547137/0.547137 sec, 1.09018/1.09018 sec, 0.972371/0.972371 sec, 0.849221/0.849221 sec, 0.946173/0.946173 sec, 0.985635/0.985635 sec, 0.880831/0.880831 sec, 0.901081/0.901081 sec, 1.05699/1.05699 sec, 1.05149/1.05149 sec, 1.06595/1.06595 sec, 0.962751/0.962751 sec, 0.822867/0.822867 sec, 0.915306/0.915306 sec, 1.7399/1.7399 sec, 0.776918/0.776918 sec, 0.794823/0.794823 sec, 0.731813/0.731813 sec, 0.840544/0.840544 sec, 0.751093/0.751093 sec, 2.75139/2.75139 sec, 1.6415/1.6415 sec )
[LOG] Total clause minimization time: 399.894/398 sec (34.4794/34.4794 sec, 36.4858/36.4858 sec, 0.668684/0.668684 sec, 17.4369/17.4369 sec, 20.9392/20.9392 sec, 11.9899/11.9899 sec, 11.2163/11.2163 sec, 9.20639/9.20639 sec, 8.64237/8.64237 sec, 9.73646/9.73646 sec, 10.669/10.669 sec, 10.6652/10.6652 sec, 9.87807/9.87807 sec, 11.5528/11.5528 sec, 20.0504/20.0504 sec, 11.6868/11.6868 sec, 11.0889/11.0889 sec, 19.8622/19.8622 sec, 26.2416/26.2416 sec, 19.8015/19.8015 sec, 17.0387/17.0387 sec, 19.708/19.708 sec, 14.8397/14.8397 sec, 36.0095/36.0095 sec )
[LOG] Total clause size reduction: 251469 --> 1764 (7270 --> 11, 3630 --> 6, 825 --> 1, 33924 --> 161, 20358 --> 97, 4696 --> 12, 2344 --> 5, 3997 --> 9, 5085 --> 12, 5841 --> 20, 2620 --> 9, 4176 --> 18, 6930 --> 30, 9139 --> 33, 5580 --> 38, 5772 --> 42, 19006 --> 220, 2975 --> 14, 21372 --> 153, 3564 --> 32, 8211 --> 53, 3690 --> 22, 15288 --> 186, 55176 --> 580 )
[LOG] Average clause size reduction: 451.47 --> 3.16697 (660.909 --> 1, 605 --> 1, 412.5 --> 0.5, 753.867 --> 3.57778, 727.071 --> 3.46429, 521.778 --> 1.33333, 468.8 --> 1, 499.625 --> 1.125, 508.5 --> 1.2, 486.75 --> 1.66667, 436.667 --> 1.5, 464 --> 2, 462 --> 2, 456.95 --> 1.65, 429.231 --> 2.92308, 412.286 --> 3, 431.955 --> 5, 371.875 --> 1.75, 403.245 --> 2.88679, 356.4 --> 3.2, 373.227 --> 2.40909, 335.455 --> 2, 355.535 --> 4.32558, 360.627 --> 3.79085 )
[LOG] Overall execution time: 432.363 sec CPU time.
[LOG] Overall execution time: 433 sec real time.
Synthesis time: 433.01 sec (Real time) / 429.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.76 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 30.01 sec (Real time) / 29.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2588 20 58 1 2487
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.236363 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 100 new AND gates.
[LOG] Size before ABC: 130 AND gates.
[LOG] Size after ABC: 98 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.215914/0 sec (0.02741/0 sec, 0.036479/0 sec, 0.044767/0 sec, 0.016455/0 sec, 0.050576/0 sec, 0.040227/0 sec )
[LOG] Nr of iterations: 43 (13, 12, 4, 2, 9, 3 )
[LOG] Total clause computation time: 0.099223/0 sec (0.010729/0.010729 sec, 0.016529/0.016529 sec, 0.019488/0.019488 sec, 0.009177/0.009177 sec, 0.02389/0.02389 sec, 0.01941/0.01941 sec )
[LOG] Total clause minimization time: 0.106085/0 sec (0.014763/0.014763 sec, 0.018172/0.018172 sec, 0.023578/0.023578 sec, 0.0056/0.0056 sec, 0.024875/0.024875 sec, 0.019097/0.019097 sec )
[LOG] Total clause size reduction: 4609 --> 71 (1632 --> 23, 1408 --> 26, 333 --> 4, 166 --> 0, 864 --> 15, 206 --> 3 )
[LOG] Average clause size reduction: 107.186 --> 1.65116 (125.538 --> 1.76923, 117.333 --> 2.16667, 83.25 --> 1, 83 --> 0, 96 --> 1.66667, 68.6667 --> 1 )
[LOG] Overall execution time: 0.238091 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 273 5 23 1 241
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.451703 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 219 new AND gates.
[LOG] Size before ABC: 254 AND gates.
[LOG] Size after ABC: 218 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.41468/1 sec (0.042646/0 sec, 0.048444/0 sec, 0.056759/0 sec, 0.066222/1 sec, 0.06945/0 sec, 0.075104/0 sec, 0.056055/0 sec )
[LOG] Nr of iterations: 67 (16, 21, 7, 3, 4, 13, 3 )
[LOG] Total clause computation time: 0.185887/0 sec (0.020394/0.020394 sec, 0.017383/0.017383 sec, 0.024225/0.024225 sec, 0.030406/0.030406 sec, 0.032666/0.032666 sec, 0.033926/0.033926 sec, 0.026887/0.026887 sec )
[LOG] Total clause minimization time: 0.21092/1 sec (0.019671/0.019671 sec, 0.028407/0.028407 sec, 0.030018/0.030018 sec, 0.03339/0.03339 sec, 0.034285/0.034285 sec, 0.038477/0.038477 sec, 0.026672/0.026672 sec )
[LOG] Total clause size reduction: 9178 --> 167 (2595 --> 45, 3300 --> 71, 864 --> 14, 264 --> 3, 387 --> 5, 1524 --> 26, 244 --> 3 )
[LOG] Average clause size reduction: 136.985 --> 2.49254 (162.188 --> 2.8125, 157.143 --> 3.38095, 123.429 --> 2, 88 --> 1, 96.75 --> 1.25, 117.231 --> 2, 81.3333 --> 1 )
[LOG] Overall execution time: 0.453593 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 431 6 26 1 393
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1.3244 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 250 new AND gates.
[LOG] Size before ABC: 317 AND gates.
[LOG] Size after ABC: 249 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.2494/1 sec (0.064079/0 sec, 0.065536/0 sec, 0.063239/0 sec, 0.068934/0 sec, 0.065575/0 sec, 0.08742/0 sec, 0.666766/1 sec, 0.107125/0 sec, 0.060722/0 sec )
[LOG] Nr of iterations: 81 (15, 16, 4, 5, 4, 13, 6, 16, 2 )
[LOG] Total clause computation time: 0.295615/0 sec (0.02754/0.02754 sec, 0.024997/0.024997 sec, 0.02687/0.02687 sec, 0.024668/0.024668 sec, 0.024733/0.024733 sec, 0.041416/0.041416 sec, 0.049321/0.049321 sec, 0.046796/0.046796 sec, 0.029274/0.029274 sec )
[LOG] Total clause minimization time: 0.921808/1 sec (0.032883/0.032883 sec, 0.036995/0.036995 sec, 0.033064/0.033064 sec, 0.040936/0.040936 sec, 0.037504/0.037504 sec, 0.04222/0.04222 sec, 0.613816/0.613816 sec, 0.056395/0.056395 sec, 0.027995/0.027995 sec )
[LOG] Total clause size reduction: 12503 --> 209 (2996 --> 51, 3090 --> 56, 534 --> 4, 648 --> 5, 492 --> 4, 1740 --> 43, 720 --> 7, 2145 --> 38, 138 --> 1 )
[LOG] Average clause size reduction: 154.358 --> 2.58025 (199.733 --> 3.4, 193.125 --> 3.5, 133.5 --> 1, 129.6 --> 1, 123 --> 1, 133.846 --> 3.30769, 120 --> 1.16667, 134.062 --> 2.375, 69 --> 0.5 )
[LOG] Overall execution time: 1.3268 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.49 sec (Real time) / 1.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.00 sec (Real time) / 1.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 503 7 30 1 458
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 0.902896 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 320 new AND gates.
[LOG] Size before ABC: 382 AND gates.
[LOG] Size after ABC: 318 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.814671/1 sec (0.039877/0 sec, 0.039462/0 sec, 0.061391/0 sec, 0.059148/0 sec, 0.059494/0 sec, 0.064482/1 sec, 0.112754/0 sec, 0.113544/0 sec, 0.137287/0 sec, 0.127232/0 sec )
[LOG] Nr of iterations: 114 (2, 2, 15, 6, 10, 6, 16, 12, 28, 17 )
[LOG] Total clause computation time: 0.35388/0 sec (0.015718/0.015718 sec, 0.019232/0.019232 sec, 0.026523/0.026523 sec, 0.02343/0.02343 sec, 0.025022/0.025022 sec, 0.026378/0.026378 sec, 0.051598/0.051598 sec, 0.058762/0.058762 sec, 0.053164/0.053164 sec, 0.054053/0.054053 sec )
[LOG] Total clause minimization time: 0.421783/1 sec (0.020489/0.020489 sec, 0.016843/0.016843 sec, 0.031065/0.031065 sec, 0.032159/0.032159 sec, 0.030638/0.030638 sec, 0.034372/0.034372 sec, 0.057245/0.057245 sec, 0.050778/0.050778 sec, 0.079416/0.079416 sec, 0.068778/0.068778 sec )
[LOG] Total clause size reduction: 19028 --> 270 (286 --> 1, 273 --> 1, 3122 --> 36, 1060 --> 16, 1881 --> 15, 995 --> 8, 2550 --> 47, 1782 --> 27, 4455 --> 88, 2624 --> 31 )
[LOG] Average clause size reduction: 166.912 --> 2.36842 (143 --> 0.5, 136.5 --> 0.5, 208.133 --> 2.4, 176.667 --> 2.66667, 188.1 --> 1.5, 165.833 --> 1.33333, 159.375 --> 2.9375, 148.5 --> 2.25, 159.107 --> 3.14286, 154.353 --> 1.82353 )
[LOG] Overall execution time: 0.905697 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.08 sec (Real time) / 1.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.14 sec (Real time) / 1.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 614 8 33 1 565
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 4.24102 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 721 new AND gates.
[LOG] Size before ABC: 885 AND gates.
[LOG] Size after ABC: 720 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.09593/4 sec (0.053244/0 sec, 0.056428/0 sec, 0.082181/0 sec, 0.076164/0 sec, 0.076037/0 sec, 0.079831/0 sec, 0.093124/0 sec, 0.194071/0 sec, 0.186333/1 sec, 0.983955/1 sec, 0.894212/0 sec, 1.32035/2 sec )
[LOG] Nr of iterations: 214 (5, 2, 16, 9, 9, 8, 8, 27, 21, 63, 38, 8 )
[LOG] Total clause computation time: 0.790358/1 sec (0.021706/0.021706 sec, 0.02751/0.02751 sec, 0.03691/0.03691 sec, 0.032888/0.032888 sec, 0.031771/0.031771 sec, 0.030917/0.030917 sec, 0.03622/0.03622 sec, 0.085243/0.085243 sec, 0.076302/0.076302 sec, 0.162764/0.162764 sec, 0.099833/0.099833 sec, 0.148294/0.148294 sec )
[LOG] Total clause minimization time: 3.23911/3 sec (0.026723/0.026723 sec, 0.024616/0.024616 sec, 0.040391/0.040391 sec, 0.038639/0.038639 sec, 0.039499/0.039499 sec, 0.044192/0.044192 sec, 0.052049/0.052049 sec, 0.103226/0.103226 sec, 0.104448/0.104448 sec, 0.81298/0.81298 sec, 0.786663/0.786663 sec, 1.16569/1.16569 sec )
[LOG] Total clause size reduction: 40168 --> 745 (1320 --> 4, 313 --> 1, 3930 --> 40, 1976 --> 15, 1872 --> 14, 1533 --> 15, 1463 --> 15, 4966 --> 110, 3660 --> 74, 11222 --> 343, 6660 --> 96, 1253 --> 18 )
[LOG] Average clause size reduction: 187.701 --> 3.48131 (264 --> 0.8, 156.5 --> 0.5, 245.625 --> 2.5, 219.556 --> 1.66667, 208 --> 1.55556, 191.625 --> 1.875, 182.875 --> 1.875, 183.926 --> 4.07407, 174.286 --> 3.52381, 178.127 --> 5.44444, 175.263 --> 2.52632, 156.625 --> 2.25 )
[LOG] Overall execution time: 4.24438 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.46 sec (Real time) / 4.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.25 sec (Real time) / 4.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1060 9 37 1 1003
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 14.012 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 1285 new AND gates.
[LOG] Size before ABC: 1636 AND gates.
[LOG] Size after ABC: 1284 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.7646/14 sec (0.084964/0 sec, 0.094871/0 sec, 0.111997/0 sec, 0.101105/0 sec, 0.109313/0 sec, 0.119237/0 sec, 0.104372/0 sec, 0.10931/1 sec, 0.222385/0 sec, 0.20664/0 sec, 0.862413/1 sec, 3.45401/3 sec, 8.18398/9 sec )
[LOG] Nr of iterations: 328 (4, 2, 17, 7, 5, 9, 6, 6, 27, 28, 56, 139, 22 )
[LOG] Total clause computation time: 1.11012/2 sec (0.035172/0.035172 sec, 0.045196/0.045196 sec, 0.05339/0.05339 sec, 0.041317/0.041317 sec, 0.042591/0.042591 sec, 0.051471/0.051471 sec, 0.036304/0.036304 sec, 0.041027/0.041027 sec, 0.097426/0.097426 sec, 0.086362/0.086362 sec, 0.143563/0.143563 sec, 0.18564/0.18564 sec, 0.250662/0.250662 sec )
[LOG] Total clause minimization time: 12.5495/12 sec (0.042971/0.042971 sec, 0.043484/0.043484 sec, 0.051787/0.051787 sec, 0.053206/0.053206 sec, 0.060169/0.060169 sec, 0.060919/0.060919 sec, 0.061496/0.061496 sec, 0.061653/0.061653 sec, 0.117499/0.117499 sec, 0.11264/0.11264 sec, 0.708936/0.708936 sec, 3.25232/3.25232 sec, 7.92241/7.92241 sec )
[LOG] Total clause size reduction: 66714 --> 1480 (1125 --> 3, 354 --> 1, 4560 --> 36, 1650 --> 15, 1048 --> 5, 2160 --> 15, 1175 --> 6, 1185 --> 7, 6682 --> 111, 6723 --> 95, 10340 --> 244, 25806 --> 888, 3906 --> 54 )
[LOG] Average clause size reduction: 203.396 --> 4.5122 (281.25 --> 0.75, 177 --> 0.5, 268.235 --> 2.11765, 235.714 --> 2.14286, 209.6 --> 1, 240 --> 1.66667, 195.833 --> 1, 197.5 --> 1.16667, 247.481 --> 4.11111, 240.107 --> 3.39286, 184.643 --> 4.35714, 185.655 --> 6.38849, 177.545 --> 2.45455 )
[LOG] Overall execution time: 14.016 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.32 sec (Real time) / 13.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.73 sec (Real time) / 5.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1669 10 40 1 1607
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 14.168 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 1338 new AND gates.
[LOG] Size before ABC: 1727 AND gates.
[LOG] Size after ABC: 1336 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.9315/14 sec (0.075377/0 sec, 0.080316/0 sec, 0.125614/1 sec, 0.099731/0 sec, 0.1009/0 sec, 0.099301/0 sec, 0.106713/0 sec, 0.109442/0 sec, 0.212635/0 sec, 0.162582/0 sec, 0.194724/1 sec, 1.67313/1 sec, 2.70767/3 sec, 8.18338/8 sec )
[LOG] Nr of iterations: 337 (2, 2, 26, 6, 5, 7, 9, 9, 32, 10, 26, 96, 88, 19 )
[LOG] Total clause computation time: 1.47729/1 sec (0.028205/0.028205 sec, 0.041229/0.041229 sec, 0.047194/0.047194 sec, 0.043942/0.043942 sec, 0.041245/0.041245 sec, 0.040997/0.040997 sec, 0.039372/0.039372 sec, 0.040169/0.040169 sec, 0.09063/0.09063 sec, 0.055706/0.055706 sec, 0.077281/0.077281 sec, 0.164127/0.164127 sec, 0.197313/0.197313 sec, 0.569876/0.569876 sec )
[LOG] Total clause minimization time: 12.3429/13 sec (0.040657/0.040657 sec, 0.0331/0.0331 sec, 0.0715/0.0715 sec, 0.049363/0.049363 sec, 0.05332/0.05332 sec, 0.051618/0.051618 sec, 0.060794/0.060794 sec, 0.06261/0.06261 sec, 0.114327/0.114327 sec, 0.099886/0.099886 sec, 0.1099/0.1099 sec, 1.49613/1.49613 sec, 2.49669/2.49669 sec, 7.60304/7.60304 sec )
[LOG] Total clause size reduction: 75547 --> 1554 (416 --> 1, 391 --> 1, 7825 --> 65, 1525 --> 8, 1164 --> 6, 1656 --> 7, 2192 --> 11, 1992 --> 10, 9145 --> 127, 1989 --> 17, 7175 --> 76, 19095 --> 690, 17400 --> 475, 3582 --> 60 )
[LOG] Average clause size reduction: 224.175 --> 4.61128 (208 --> 0.5, 195.5 --> 0.5, 300.962 --> 2.5, 254.167 --> 1.33333, 232.8 --> 1.2, 236.571 --> 1, 243.556 --> 1.22222, 221.333 --> 1.11111, 285.781 --> 3.96875, 198.9 --> 1.7, 275.962 --> 2.92308, 198.906 --> 7.1875, 197.727 --> 5.39773, 188.526 --> 3.15789 )
[LOG] Overall execution time: 14.1723 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.48 sec (Real time) / 14.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.58 sec (Real time) / 5.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1762 11 43 1 1696
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 7.92926 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1200 new AND gates.
[LOG] Size before ABC: 1466 AND gates.
[LOG] Size after ABC: 1199 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.59844/7 sec (0.096126/0 sec, 0.104773/0 sec, 0.127674/0 sec, 0.159353/0 sec, 0.151003/1 sec, 0.147387/0 sec, 0.123031/0 sec, 0.133189/0 sec, 1.71113/2 sec, 0.172704/0 sec, 0.371953/0 sec, 0.22665/0 sec, 1.08552/1 sec, 1.35691/2 sec, 1.63104/1 sec )
[LOG] Nr of iterations: 353 (5, 2, 23, 17, 9, 11, 8, 8, 33, 7, 36, 18, 79, 67, 30 )
[LOG] Total clause computation time: 1.73721/1 sec (0.036664/0.036664 sec, 0.053401/0.053401 sec, 0.059984/0.059984 sec, 0.072159/0.072159 sec, 0.059988/0.059988 sec, 0.059733/0.059733 sec, 0.045836/0.045836 sec, 0.048037/0.048037 sec, 0.145811/0.145811 sec, 0.06058/0.06058 sec, 0.159273/0.159273 sec, 0.083834/0.083834 sec, 0.165482/0.165482 sec, 0.226427/0.226427 sec, 0.46/0.46 sec )
[LOG] Total clause minimization time: 5.71883/5 sec (0.05131/0.05131 sec, 0.043878/0.043878 sec, 0.059303/0.059303 sec, 0.078961/0.078961 sec, 0.083061/0.083061 sec, 0.079617/0.079617 sec, 0.06938/0.06938 sec, 0.077101/0.077101 sec, 1.55563/1.55563 sec, 0.103326/0.103326 sec, 0.202552/0.202552 sec, 0.133412/0.133412 sec, 0.906255/0.906255 sec, 1.11641/1.11641 sec, 1.15863/1.15863 sec )
[LOG] Total clause size reduction: 85413 --> 1287 (1832 --> 4, 429 --> 1, 7502 --> 49, 5296 --> 54, 2560 --> 23, 3050 --> 12, 2044 --> 13, 1946 --> 14, 8768 --> 151, 1542 --> 10, 9310 --> 137, 4063 --> 34, 16770 --> 421, 14124 --> 283, 6177 --> 81 )
[LOG] Average clause size reduction: 241.963 --> 3.64589 (366.4 --> 0.8, 214.5 --> 0.5, 326.174 --> 2.13043, 311.529 --> 3.17647, 284.444 --> 2.55556, 277.273 --> 1.09091, 255.5 --> 1.625, 243.25 --> 1.75, 265.697 --> 4.57576, 220.286 --> 1.42857, 258.611 --> 3.80556, 225.722 --> 1.88889, 212.278 --> 5.32911, 210.806 --> 4.22388, 205.9 --> 2.7 )
[LOG] Overall execution time: 7.93412 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.22 sec (Real time) / 7.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.94 sec (Real time) / 8.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1667 12 46 1 1595
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 87.837 sec CPU time.
[LOG] Relation determinization time: 88 sec real time.
[LOG] Final circuit size: 1831 new AND gates.
[LOG] Size before ABC: 2343 AND gates.
[LOG] Size after ABC: 1831 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 87.3218/87 sec (0.141826/0 sec, 0.172884/0 sec, 0.184481/0 sec, 0.186322/0 sec, 0.178364/0 sec, 0.159366/1 sec, 0.177696/0 sec, 0.1838/0 sec, 4.81016/5 sec, 0.228686/0 sec, 5.35193/5 sec, 0.313422/1 sec, 0.862661/1 sec, 16.1665/16 sec, 22.6405/22 sec, 16.6849/17 sec, 18.8782/19 sec )
[LOG] Nr of iterations: 491 (3, 4, 26, 15, 11, 6, 15, 16, 46, 13, 52, 19, 10, 132, 55, 40, 28 )
[LOG] Total clause computation time: 3.22317/2 sec (0.048635/0.048635 sec, 0.100653/0.100653 sec, 0.0844/0.0844 sec, 0.079653/0.079653 sec, 0.068773/0.068773 sec, 0.06898/0.06898 sec, 0.070513/0.070513 sec, 0.070384/0.070384 sec, 0.18875/0.18875 sec, 0.079836/0.079836 sec, 0.158639/0.158639 sec, 0.100702/0.100702 sec, 0.093982/0.093982 sec, 0.734615/0.734615 sec, 0.344649/0.344649 sec, 0.302065/0.302065 sec, 0.627945/0.627945 sec )
[LOG] Total clause minimization time: 83.8632/84 sec (0.082465/0.082465 sec, 0.062192/0.062192 sec, 0.088955/0.088955 sec, 0.095767/0.095767 sec, 0.098798/0.098798 sec, 0.07972/0.07972 sec, 0.096074/0.096074 sec, 0.102076/0.102076 sec, 4.60798/4.60798 sec, 0.136846/0.136846 sec, 5.17799/5.17799 sec, 0.19887/0.19887 sec, 0.756016/0.756016 sec, 15.4068/15.4068 sec, 22.2765/22.2765 sec, 16.3637/16.3637 sec, 18.2325/18.2325 sec )
[LOG] Total clause size reduction: 130342 --> 2131 (1026 --> 2, 1440 --> 3, 9675 --> 78, 5194 --> 37, 3580 --> 38, 1725 --> 8, 4802 --> 23, 4920 --> 23, 13950 --> 227, 3552 --> 15, 15402 --> 255, 4932 --> 28, 2376 --> 17, 30261 --> 1026, 12420 --> 191, 8931 --> 94, 6156 --> 66 )
[LOG] Average clause size reduction: 265.462 --> 4.34012 (342 --> 0.666667, 360 --> 0.75, 372.115 --> 3, 346.267 --> 2.46667, 325.455 --> 3.45455, 287.5 --> 1.33333, 320.133 --> 1.53333, 307.5 --> 1.4375, 303.261 --> 4.93478, 273.231 --> 1.15385, 296.192 --> 4.90385, 259.579 --> 1.47368, 237.6 --> 1.7, 229.25 --> 7.77273, 225.818 --> 3.47273, 223.275 --> 2.35, 219.857 --> 2.35714 )
[LOG] Overall execution time: 87.8429 sec CPU time.
[LOG] Overall execution time: 88 sec real time.
Synthesis time: 88.30 sec (Real time) / 87.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.55 sec (Real time) / 10.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 2354 13 50 1 2274
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 27.1439 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 951 new AND gates.
[LOG] Size before ABC: 1171 AND gates.
[LOG] Size after ABC: 951 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 26.5368/27 sec (0.193154/1 sec, 0.176074/0 sec, 0.144208/0 sec, 0.352303/0 sec, 0.288666/0 sec, 0.201981/1 sec, 0.210827/0 sec, 0.73022/1 sec, 0.235856/0 sec, 0.250123/0 sec, 0.251982/0 sec, 0.251908/1 sec, 0.251733/0 sec, 1.23922/1 sec, 0.655954/1 sec, 0.422572/0 sec, 11.2352/11 sec, 9.44477/10 sec )
[LOG] Nr of iterations: 341 (10, 3, 3, 33, 29, 9, 9, 12, 12, 16, 19, 18, 12, 16, 13, 47, 22, 58 )
[LOG] Total clause computation time: 2.7849/3 sec (0.089486/0.089486 sec, 0.084006/0.084006 sec, 0.054757/0.054757 sec, 0.140844/0.140844 sec, 0.094114/0.094114 sec, 0.094748/0.094748 sec, 0.103334/0.103334 sec, 0.114697/0.114697 sec, 0.110408/0.110408 sec, 0.089054/0.089054 sec, 0.100715/0.100715 sec, 0.103586/0.103586 sec, 0.09211/0.09211 sec, 0.103612/0.103612 sec, 0.08846/0.08846 sec, 0.183703/0.183703 sec, 0.734685/0.734685 sec, 0.402586/0.402586 sec )
[LOG] Total clause minimization time: 23.5287/24 sec (0.091979/0.091979 sec, 0.081496/0.081496 sec, 0.07911/0.07911 sec, 0.198876/0.198876 sec, 0.181932/0.181932 sec, 0.095887/0.095887 sec, 0.096142/0.096142 sec, 0.6038/0.6038 sec, 0.113503/0.113503 sec, 0.14924/0.14924 sec, 0.139021/0.139021 sec, 0.135989/0.135989 sec, 0.147644/0.147644 sec, 1.12317/1.12317 sec, 0.555438/0.555438 sec, 0.223644/0.223644 sec, 10.4865/10.4865 sec, 9.02523/9.02523 sec )
[LOG] Total clause size reduction: 105020 --> 936 (4392 --> 16, 974 --> 2, 1100 --> 2, 16192 --> 138, 13944 --> 122, 2864 --> 11, 2784 --> 12, 3685 --> 17, 3663 --> 16, 4635 --> 44, 5346 --> 39, 4845 --> 35, 2992 --> 22, 4035 --> 41, 3264 --> 22, 11408 --> 133, 5103 --> 82, 13794 --> 182 )
[LOG] Average clause size reduction: 307.977 --> 2.74487 (439.2 --> 1.6, 324.667 --> 0.666667, 366.667 --> 0.666667, 490.667 --> 4.18182, 480.828 --> 4.2069, 318.222 --> 1.22222, 309.333 --> 1.33333, 307.083 --> 1.41667, 305.25 --> 1.33333, 289.688 --> 2.75, 281.368 --> 2.05263, 269.167 --> 1.94444, 249.333 --> 1.83333, 252.188 --> 2.5625, 251.077 --> 1.69231, 242.723 --> 2.82979, 231.955 --> 3.72727, 237.828 --> 3.13793 )
[LOG] Overall execution time: 27.1504 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.41 sec (Real time) / 26.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.08 sec (Real time) / 11.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1511 14 53 1 1426
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 49.8941 sec CPU time.
[LOG] Relation determinization time: 50 sec real time.
[LOG] Final circuit size: 938 new AND gates.
[LOG] Size before ABC: 1160 AND gates.
[LOG] Size after ABC: 938 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 49.0054/49 sec (0.227139/1 sec, 0.224553/0 sec, 0.186001/0 sec, 0.453412/1 sec, 0.403423/0 sec, 0.228772/0 sec, 0.260904/0 sec, 0.247949/1 sec, 0.250221/0 sec, 0.270687/0 sec, 0.26104/0 sec, 0.273531/1 sec, 0.302685/0 sec, 0.327243/0 sec, 0.272831/1 sec, 6.58232/6 sec, 1.37177/2 sec, 22.0083/22 sec, 14.8526/14 sec )
[LOG] Nr of iterations: 323 (8, 3, 4, 28, 38, 7, 9, 10, 10, 15, 14, 9, 14, 9, 12, 19, 58, 31, 25 )
[LOG] Total clause computation time: 3.52104/5 sec (0.106515/0.106515 sec, 0.106959/0.106959 sec, 0.065013/0.065013 sec, 0.166709/0.166709 sec, 0.123251/0.123251 sec, 0.109581/0.109581 sec, 0.12519/0.12519 sec, 0.104648/0.104648 sec, 0.107907/0.107907 sec, 0.113447/0.113447 sec, 0.112324/0.112324 sec, 0.117791/0.117791 sec, 0.098498/0.098498 sec, 0.117603/0.117603 sec, 0.096272/0.096272 sec, 0.121841/0.121841 sec, 0.180118/0.180118 sec, 0.798719/0.798719 sec, 0.748659/0.748659 sec )
[LOG] Total clause minimization time: 45.223/44 sec (0.107594/0.107594 sec, 0.105571/0.105571 sec, 0.109305/0.109305 sec, 0.273281/0.273281 sec, 0.265951/0.265951 sec, 0.106663/0.106663 sec, 0.123119/0.123119 sec, 0.130466/0.130466 sec, 0.12927/0.12927 sec, 0.144063/0.144063 sec, 0.135282/0.135282 sec, 0.142613/0.142613 sec, 0.190822/0.190822 sec, 0.196385/0.196385 sec, 0.163357/0.163357 sec, 6.44627/6.44627 sec, 1.17444/1.17444 sec, 21.1919/21.1919 sec, 14.0866/14.0866 sec )
[LOG] Total clause size reduction: 107243 --> 910 (3654 --> 8, 1042 --> 2, 1770 --> 3, 14688 --> 114, 19832 --> 153, 2304 --> 10, 2992 --> 16, 3249 --> 15, 3141 --> 12, 4690 --> 34, 4199 --> 27, 2568 --> 16, 3887 --> 21, 2288 --> 21, 3003 --> 32, 5148 --> 34, 14934 --> 157, 7710 --> 132, 6144 --> 103 )
[LOG] Average clause size reduction: 332.022 --> 2.81734 (456.75 --> 1, 347.333 --> 0.666667, 442.5 --> 0.75, 524.571 --> 4.07143, 521.895 --> 4.02632, 329.143 --> 1.42857, 332.444 --> 1.77778, 324.9 --> 1.5, 314.1 --> 1.2, 312.667 --> 2.26667, 299.929 --> 1.92857, 285.333 --> 1.77778, 277.643 --> 1.5, 254.222 --> 2.33333, 250.25 --> 2.66667, 270.947 --> 1.78947, 257.483 --> 2.7069, 248.71 --> 4.25806, 245.76 --> 4.12 )
[LOG] Overall execution time: 49.9016 sec CPU time.
[LOG] Overall execution time: 50 sec real time.
Synthesis time: 50.17 sec (Real time) / 49.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.26 sec (Real time) / 12.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1538 15 56 1 1448
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 69.779 sec CPU time.
[LOG] Relation determinization time: 70 sec real time.
[LOG] Final circuit size: 1084 new AND gates.
[LOG] Size before ABC: 1361 AND gates.
[LOG] Size after ABC: 1084 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 69.016/69 sec (0.254446/0 sec, 0.253723/1 sec, 0.210667/0 sec, 0.357845/0 sec, 0.350731/1 sec, 0.257135/0 sec, 1.3155/1 sec, 3.2797/3 sec, 1.7256/2 sec, 1.09891/1 sec, 0.321787/1 sec, 0.335416/0 sec, 0.294716/0 sec, 0.335408/1 sec, 1.51211/1 sec, 0.357919/0 sec, 1.78141/2 sec, 6.56444/7 sec, 32.938/33 sec, 15.4705/15 sec )
[LOG] Nr of iterations: 381 (10, 7, 3, 34, 24, 8, 10, 12, 8, 7, 8, 19, 9, 10, 12, 20, 82, 34, 38, 26 )
[LOG] Total clause computation time: 12.8886/13 sec (0.11873/0.11873 sec, 0.120915/0.120915 sec, 0.09364/0.09364 sec, 0.137837/0.137837 sec, 0.136078/0.136078 sec, 0.098767/0.098767 sec, 0.104301/0.104301 sec, 0.116781/0.116781 sec, 0.14902/0.14902 sec, 0.140535/0.140535 sec, 0.137865/0.137865 sec, 0.146506/0.146506 sec, 0.122156/0.122156 sec, 0.12046/0.12046 sec, 0.115831/0.115831 sec, 0.129326/0.129326 sec, 0.232571/0.232571 sec, 0.144295/0.144295 sec, 9.6154/9.6154 sec, 0.907628/0.907628 sec )
[LOG] Total clause minimization time: 55.8103/56 sec (0.120786/0.120786 sec, 0.118882/0.118882 sec, 0.103376/0.103376 sec, 0.204267/0.204267 sec, 0.198971/0.198971 sec, 0.144262/0.144262 sec, 1.19656/1.19656 sec, 3.14819/3.14819 sec, 1.5618/1.5618 sec, 0.943642/0.943642 sec, 0.169297/0.169297 sec, 0.173427/0.173427 sec, 0.157626/0.157626 sec, 0.200009/0.200009 sec, 1.38117/1.38117 sec, 0.212992/0.212992 sec, 1.52784/1.52784 sec, 6.40145/6.40145 sec, 23.3018/23.3018 sec, 14.5439/14.5439 sec )
[LOG] Total clause size reduction: 129972 --> 1107 (5022 --> 13, 3342 --> 6, 1264 --> 2, 19272 --> 150, 13248 --> 94, 2877 --> 10, 3600 --> 13, 4257 --> 15, 2695 --> 13, 2226 --> 11, 2513 --> 13, 6246 --> 32, 2680 --> 13, 2817 --> 16, 3300 --> 22, 5643 --> 35, 23085 --> 289, 9108 --> 80, 10027 --> 188, 6750 --> 92 )
[LOG] Average clause size reduction: 341.134 --> 2.90551 (502.2 --> 1.3, 477.429 --> 0.857143, 421.333 --> 0.666667, 566.824 --> 4.41176, 552 --> 3.91667, 359.625 --> 1.25, 360 --> 1.3, 354.75 --> 1.25, 336.875 --> 1.625, 318 --> 1.57143, 314.125 --> 1.625, 328.737 --> 1.68421, 297.778 --> 1.44444, 281.7 --> 1.6, 275 --> 1.83333, 282.15 --> 1.75, 281.524 --> 3.52439, 267.882 --> 2.35294, 263.868 --> 4.94737, 259.615 --> 3.53846 )
[LOG] Overall execution time: 69.7866 sec CPU time.
[LOG] Overall execution time: 70 sec real time.
Synthesis time: 70.09 sec (Real time) / 69.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.25 sec (Real time) / 15.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1726 16 59 1 1631
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 94.9298 sec CPU time.
[LOG] Relation determinization time: 96 sec real time.
[LOG] Final circuit size: 1325 new AND gates.
[LOG] Size before ABC: 1625 AND gates.
[LOG] Size after ABC: 1325 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 93.9298/94 sec (0.314786/0 sec, 0.328627/1 sec, 0.251117/0 sec, 3.74054/4 sec, 0.514946/0 sec, 0.282221/1 sec, 1.26426/1 sec, 2.23471/2 sec, 9.67592/10 sec, 1.09583/1 sec, 0.382489/0 sec, 0.392101/1 sec, 0.381468/0 sec, 0.408088/0 sec, 0.428188/1 sec, 0.419282/0 sec, 2.44142/3 sec, 5.97311/6 sec, 5.18108/5 sec, 30.6388/30 sec, 27.5808/28 sec )
[LOG] Nr of iterations: 450 (8, 5, 4, 26, 29, 6, 15, 13, 13, 12, 16, 13, 15, 15, 17, 19, 90, 35, 42, 31, 26 )
[LOG] Total clause computation time: 11.8101/10 sec (0.148597/0.148597 sec, 0.15739/0.15739 sec, 0.101012/0.101012 sec, 0.172372/0.172372 sec, 0.184371/0.184371 sec, 0.12676/0.12676 sec, 0.148185/0.148185 sec, 0.144887/0.144887 sec, 0.166405/0.166405 sec, 0.156063/0.156063 sec, 0.16519/0.16519 sec, 0.187024/0.187024 sec, 0.162963/0.162963 sec, 0.166272/0.166272 sec, 0.172179/0.172179 sec, 0.183622/0.183622 sec, 0.371062/0.371062 sec, 0.280731/0.280731 sec, 0.16761/0.16761 sec, 2.56152/2.56152 sec, 5.88591/5.88591 sec )
[LOG] Total clause minimization time: 81.7352/83 sec (0.148887/0.148887 sec, 0.15518/0.15518 sec, 0.135277/0.135277 sec, 3.55117/3.55117 sec, 0.313522/0.313522 sec, 0.13907/0.13907 sec, 1.09939/1.09939 sec, 2.07356/2.07356 sec, 9.49297/9.49297 sec, 0.922337/0.922337 sec, 0.199551/0.199551 sec, 0.18734/0.18734 sec, 0.200695/0.200695 sec, 0.2238/0.2238 sec, 0.237765/0.237765 sec, 0.217584/0.217584 sec, 2.04506/2.04506 sec, 5.67299/5.67299 sec, 4.9926/4.9926 sec, 28.0537/28.0537 sec, 21.6727/21.6727 sec )
[LOG] Total clause size reduction: 160239 --> 1351 (4144 --> 10, 2364 --> 5, 2016 --> 3, 15550 --> 98, 17192 --> 129, 2185 --> 6, 5964 --> 25, 5076 --> 18, 5052 --> 16, 4257 --> 18, 5625 --> 32, 4356 --> 23, 5054 --> 27, 4886 --> 34, 5392 --> 37, 5652 --> 30, 27768 --> 406, 10166 --> 83, 11890 --> 103, 8550 --> 139, 7100 --> 109 )
[LOG] Average clause size reduction: 356.087 --> 3.00222 (518 --> 1.25, 472.8 --> 1, 504 --> 0.75, 598.077 --> 3.76923, 592.828 --> 4.44828, 364.167 --> 1, 397.6 --> 1.66667, 390.462 --> 1.38462, 388.615 --> 1.23077, 354.75 --> 1.5, 351.562 --> 2, 335.077 --> 1.76923, 336.933 --> 1.8, 325.733 --> 2.26667, 317.176 --> 2.17647, 297.474 --> 1.57895, 308.533 --> 4.51111, 290.457 --> 2.37143, 283.095 --> 2.45238, 275.806 --> 4.48387, 273.077 --> 4.19231 )
[LOG] Overall execution time: 94.9384 sec CPU time.
[LOG] Overall execution time: 96 sec real time.
Synthesis time: 95.56 sec (Real time) / 94.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.13 sec (Real time) / 27.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2007 17 62 1 1907
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 126.332 sec CPU time.
[LOG] Relation determinization time: 127 sec real time.
[LOG] Final circuit size: 1389 new AND gates.
[LOG] Size before ABC: 1761 AND gates.
[LOG] Size after ABC: 1389 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 124.952/125 sec (0.597809/0 sec, 0.572355/1 sec, 0.426917/0 sec, 0.65099/1 sec, 5.26031/5 sec, 1.08915/1 sec, 7.35883/8 sec, 2.36022/2 sec, 5.73784/6 sec, 1.82496/2 sec, 0.548645/0 sec, 0.581605/1 sec, 0.550093/0 sec, 0.611009/1 sec, 0.642237/1 sec, 0.594839/0 sec, 4.70044/5 sec, 10.2712/10 sec, 10.9127/11 sec, 12.4035/12 sec, 18.2402/19 sec, 39.0162/39 sec )
[LOG] Nr of iterations: 510 (9, 9, 5, 24, 37, 9, 10, 11, 13, 13, 14, 12, 17, 23, 23, 13, 73, 34, 52, 25, 64, 20 )
[LOG] Total clause computation time: 17.3467/18 sec (0.285235/0.285235 sec, 0.272787/0.272787 sec, 0.187052/0.187052 sec, 0.305039/0.305039 sec, 0.318769/0.318769 sec, 0.235764/0.235764 sec, 0.248205/0.248205 sec, 0.221308/0.221308 sec, 0.240252/0.240252 sec, 0.274578/0.274578 sec, 0.246289/0.246289 sec, 0.252882/0.252882 sec, 0.261591/0.261591 sec, 0.267723/0.267723 sec, 0.285192/0.285192 sec, 0.235514/0.235514 sec, 0.400465/0.400465 sec, 0.238075/0.238075 sec, 0.252541/0.252541 sec, 0.222055/0.222055 sec, 0.641928/0.641928 sec, 11.4534/11.4534 sec )
[LOG] Total clause minimization time: 107.072/107 sec (0.290267/0.290267 sec, 0.277712/0.277712 sec, 0.219895/0.219895 sec, 0.322735/0.322735 sec, 4.91634/4.91634 sec, 0.832582/0.832582 sec, 7.08933/7.08933 sec, 2.11698/2.11698 sec, 5.4749/5.4749 sec, 1.52772/1.52772 sec, 0.279338/0.279338 sec, 0.305491/0.305491 sec, 0.264842/0.264842 sec, 0.318988/0.318988 sec, 0.332032/0.332032 sec, 0.335519/0.335519 sec, 4.27005/4.27005 sec, 10.0073/10.0073 sec, 10.6315/10.6315 sec, 12.1562/12.1562 sec, 17.5679/17.5679 sec, 27.5346/27.5346 sec )
[LOG] Total clause size reduction: 192686 --> 1466 (5008 --> 11, 5000 --> 19, 2848 --> 4, 15180 --> 76, 23472 --> 187, 3704 --> 18, 4068 --> 12, 4390 --> 15, 5124 --> 16, 4956 --> 24, 5213 --> 36, 4279 --> 16, 6192 --> 26, 8250 --> 68, 7986 --> 45, 4092 --> 32, 24408 --> 301, 10758 --> 79, 15963 --> 137, 7296 --> 46, 18837 --> 219, 5662 --> 79 )
[LOG] Average clause size reduction: 377.816 --> 2.87451 (556.444 --> 1.22222, 555.556 --> 2.11111, 569.6 --> 0.8, 632.5 --> 3.16667, 634.378 --> 5.05405, 411.556 --> 2, 406.8 --> 1.2, 399.091 --> 1.36364, 394.154 --> 1.23077, 381.231 --> 1.84615, 372.357 --> 2.57143, 356.583 --> 1.33333, 364.235 --> 1.52941, 358.696 --> 2.95652, 347.217 --> 1.95652, 314.769 --> 2.46154, 334.356 --> 4.12329, 316.412 --> 2.32353, 306.981 --> 2.63462, 291.84 --> 1.84, 294.328 --> 3.42188, 283.1 --> 3.95 )
[LOG] Overall execution time: 126.342 sec CPU time.
[LOG] Overall execution time: 127 sec real time.
Synthesis time: 126.76 sec (Real time) / 125.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.40 sec (Real time) / 16.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2111 18 65 1 2006
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 138.823 sec CPU time.
[LOG] Relation determinization time: 139 sec real time.
[LOG] Final circuit size: 2674 new AND gates.
[LOG] Size before ABC: 3356 AND gates.
[LOG] Size after ABC: 2674 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 137.411/137 sec (0.508853/1 sec, 0.503759/0 sec, 0.395862/1 sec, 7.62073/7 sec, 6.3391/7 sec, 2.01861/2 sec, 3.21946/3 sec, 1.97746/2 sec, 4.74721/5 sec, 4.29755/4 sec, 0.51461/0 sec, 0.493585/1 sec, 0.509843/0 sec, 0.549521/0 sec, 0.581761/1 sec, 0.606334/0 sec, 6.36487/7 sec, 3.09637/3 sec, 3.96167/4 sec, 6.03369/6 sec, 6.16992/6 sec, 23.0519/23 sec, 53.8481/54 sec )
[LOG] Nr of iterations: 658 (9, 4, 3, 28, 35, 9, 8, 9, 17, 14, 12, 7, 16, 11, 17, 14, 94, 34, 35, 13, 12, 224, 33 )
[LOG] Total clause computation time: 29.0667/27 sec (0.242974/0.242974 sec, 0.242749/0.242749 sec, 0.176666/0.176666 sec, 0.222211/0.222211 sec, 0.223953/0.223953 sec, 0.212683/0.212683 sec, 0.205844/0.205844 sec, 0.193504/0.193504 sec, 0.23892/0.23892 sec, 0.239489/0.239489 sec, 0.258513/0.258513 sec, 0.233489/0.233489 sec, 0.243361/0.243361 sec, 0.242628/0.242628 sec, 0.264841/0.264841 sec, 0.2757/0.2757 sec, 0.366234/0.366234 sec, 0.361755/0.361755 sec, 0.295881/0.295881 sec, 0.316384/0.316384 sec, 0.282165/0.282165 sec, 1.16015/1.16015 sec, 22.5666/22.5666 sec )
[LOG] Total clause minimization time: 107.778/109 sec (0.242472/0.242472 sec, 0.240484/0.240484 sec, 0.199061/0.199061 sec, 7.3755/7.3755 sec, 6.0914/6.0914 sec, 1.786/1.786 sec, 2.99229/2.99229 sec, 1.76268/1.76268 sec, 4.48652/4.48652 sec, 4.03584/4.03584 sec, 0.23414/0.23414 sec, 0.238531/0.238531 sec, 0.245179/0.245179 sec, 0.286092/0.286092 sec, 0.29543/0.29543 sec, 0.307745/0.307745 sec, 5.96721/5.96721 sec, 2.70833/2.70833 sec, 3.63977/3.63977 sec, 5.69254/5.69254 sec, 5.86278/5.86278 sec, 21.8389/21.8389 sec, 31.2488/31.2488 sec )
[LOG] Total clause size reduction: 247697 --> 3052 (5280 --> 15, 1977 --> 4, 1504 --> 2, 18846 --> 117, 23460 --> 124, 3912 --> 10, 3346 --> 9, 3800 --> 10, 7408 --> 24, 5707 --> 46, 4697 --> 21, 2490 --> 12, 6045 --> 40, 3910 --> 22, 6064 --> 37, 4771 --> 25, 33945 --> 506, 11649 --> 75, 11560 --> 95, 3924 --> 26, 3619 --> 19, 69799 --> 1704, 9984 --> 109 )
[LOG] Average clause size reduction: 376.439 --> 4.6383 (586.667 --> 1.66667, 494.25 --> 1, 501.333 --> 0.666667, 673.071 --> 4.17857, 670.286 --> 3.54286, 434.667 --> 1.11111, 418.25 --> 1.125, 422.222 --> 1.11111, 435.765 --> 1.41176, 407.643 --> 3.28571, 391.417 --> 1.75, 355.714 --> 1.71429, 377.812 --> 2.5, 355.455 --> 2, 356.706 --> 2.17647, 340.786 --> 1.78571, 361.117 --> 5.38298, 342.618 --> 2.20588, 330.286 --> 2.71429, 301.846 --> 2, 301.583 --> 1.58333, 311.603 --> 7.60714, 302.545 --> 3.30303 )
[LOG] Overall execution time: 138.834 sec CPU time.
[LOG] Overall execution time: 139 sec real time.
Synthesis time: 139.38 sec (Real time) / 137.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.97 sec (Real time) / 0.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 49.58 sec (Real time) / 49.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 3436 19 68 1 3326
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 107.517 sec CPU time.
[LOG] Relation determinization time: 108 sec real time.
[LOG] Final circuit size: 1467 new AND gates.
[LOG] Size before ABC: 1801 AND gates.
[LOG] Size after ABC: 1467 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 105.615/106 sec (0.740378/1 sec, 0.756837/0 sec, 0.542836/1 sec, 8.32853/8 sec, 0.751344/1 sec, 1.49383/1 sec, 5.15926/6 sec, 18.5416/18 sec, 6.09897/6 sec, 2.87257/3 sec, 0.649635/1 sec, 0.795761/1 sec, 0.664466/0 sec, 0.659787/1 sec, 0.704179/1 sec, 2.12868/2 sec, 6.12642/6 sec, 0.689597/1 sec, 2.51556/2 sec, 0.82366/1 sec, 6.43284/6 sec, 12.1456/13 sec, 12.2191/12 sec, 13.7735/14 sec )
[LOG] Nr of iterations: 493 (8, 4, 3, 26, 24, 8, 9, 8, 15, 9, 14, 14, 12, 13, 9, 13, 55, 9, 37, 15, 14, 11, 91, 72 )
[LOG] Total clause computation time: 8.55784/9 sec (0.355873/0.355873 sec, 0.364546/0.364546 sec, 0.236103/0.236103 sec, 0.34007/0.34007 sec, 0.296674/0.296674 sec, 0.281668/0.281668 sec, 0.296491/0.296491 sec, 0.297925/0.297925 sec, 0.324841/0.324841 sec, 0.36248/0.36248 sec, 0.296493/0.296493 sec, 0.398538/0.398538 sec, 0.369667/0.369667 sec, 0.335901/0.335901 sec, 0.366543/0.366543 sec, 0.33986/0.33986 sec, 0.44623/0.44623 sec, 0.259505/0.259505 sec, 0.322405/0.322405 sec, 0.308884/0.308884 sec, 0.367662/0.367662 sec, 0.196796/0.196796 sec, 0.62033/0.62033 sec, 0.772358/0.772358 sec )
[LOG] Total clause minimization time: 96.3803/97 sec (0.357365/0.357365 sec, 0.366412/0.366412 sec, 0.281252/0.281252 sec, 7.9609/7.9609 sec, 0.426578/0.426578 sec, 1.18819/1.18819 sec, 4.83643/4.83643 sec, 18.2174/18.2174 sec, 5.74902/5.74902 sec, 2.48325/2.48325 sec, 0.325842/0.325842 sec, 0.369662/0.369662 sec, 0.267739/0.267739 sec, 0.298555/0.298555 sec, 0.310201/0.310201 sec, 1.76324/1.76324 sec, 5.65043/5.65043 sec, 0.404491/0.404491 sec, 2.16245/2.16245 sec, 0.485839/0.485839 sec, 6.03598/6.03598 sec, 11.9201/11.9201 sec, 11.5592/11.5592 sec, 12.9598/12.9598 sec )
[LOG] Total clause size reduction: 199106 --> 1476 (4858 --> 7, 2106 --> 3, 1584 --> 2, 18400 --> 98, 16744 --> 98, 3605 --> 9, 4032 --> 11, 3437 --> 12, 6846 --> 26, 3720 --> 11, 6019 --> 22, 5863 --> 23, 4939 --> 18, 5244 --> 33, 3400 --> 17, 4956 --> 31, 21114 --> 230, 3032 --> 20, 13572 --> 86, 4956 --> 31, 4563 --> 36, 3540 --> 25, 29430 --> 434, 23146 --> 193 )
[LOG] Average clause size reduction: 403.866 --> 2.99391 (607.25 --> 0.875, 526.5 --> 0.75, 528 --> 0.666667, 707.692 --> 3.76923, 697.667 --> 4.08333, 450.625 --> 1.125, 448 --> 1.22222, 429.625 --> 1.5, 456.4 --> 1.73333, 413.333 --> 1.22222, 429.929 --> 1.57143, 418.786 --> 1.64286, 411.583 --> 1.5, 403.385 --> 2.53846, 377.778 --> 1.88889, 381.231 --> 2.38462, 383.891 --> 4.18182, 336.889 --> 2.22222, 366.811 --> 2.32432, 330.4 --> 2.06667, 325.929 --> 2.57143, 321.818 --> 2.27273, 323.407 --> 4.76923, 321.472 --> 2.68056 )
[LOG] Overall execution time: 107.529 sec CPU time.
[LOG] Overall execution time: 108 sec real time.
Synthesis time: 107.91 sec (Real time) / 106.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.69 sec (Real time) / 16.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2269 20 71 1 2154
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.206794 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 74 new AND gates.
[LOG] Size before ABC: 101 AND gates.
[LOG] Size after ABC: 71 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.186288/0 sec (0.030988/0 sec, 0.029586/0 sec, 0.038426/0 sec, 0.011022/0 sec, 0.043146/0 sec, 0.03312/0 sec )
[LOG] Nr of iterations: 37 (11, 11, 3, 2, 7, 3 )
[LOG] Total clause computation time: 0.082847/0 sec (0.010923/0.010923 sec, 0.013689/0.013689 sec, 0.015439/0.015439 sec, 0.006646/0.006646 sec, 0.021098/0.021098 sec, 0.015052/0.015052 sec )
[LOG] Total clause minimization time: 0.093194/0 sec (0.018176/0.018176 sec, 0.014179/0.014179 sec, 0.021363/0.021363 sec, 0.002748/0.002748 sec, 0.020316/0.020316 sec, 0.016412/0.016412 sec )
[LOG] Total clause size reduction: 3819 --> 55 (1330 --> 20, 1250 --> 19, 222 --> 4, 163 --> 0, 648 --> 9, 206 --> 3 )
[LOG] Average clause size reduction: 103.216 --> 1.48649 (120.909 --> 1.81818, 113.636 --> 1.72727, 74 --> 1.33333, 81.5 --> 0, 92.5714 --> 1.28571, 68.6667 --> 1 )
[LOG] Overall execution time: 0.208465 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 243 5 23 1 212
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.479573 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 211 new AND gates.
[LOG] Size before ABC: 257 AND gates.
[LOG] Size after ABC: 211 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.437735/0 sec (0.048113/0 sec, 0.058018/0 sec, 0.060327/0 sec, 0.062533/0 sec, 0.065909/0 sec, 0.090181/0 sec, 0.052654/0 sec )
[LOG] Nr of iterations: 71 (17, 21, 4, 4, 4, 17, 4 )
[LOG] Total clause computation time: 0.199228/0 sec (0.022053/0.022053 sec, 0.022684/0.022684 sec, 0.028821/0.028821 sec, 0.026193/0.026193 sec, 0.031684/0.031684 sec, 0.0428/0.0428 sec, 0.024993/0.024993 sec )
[LOG] Total clause minimization time: 0.21978/0 sec (0.023361/0.023361 sec, 0.032548/0.032548 sec, 0.028987/0.028987 sec, 0.033798/0.033798 sec, 0.031621/0.031621 sec, 0.044441/0.044441 sec, 0.025024/0.025024 sec )
[LOG] Total clause size reduction: 9434 --> 171 (2672 --> 50, 3180 --> 59, 426 --> 5, 393 --> 5, 384 --> 5, 2016 --> 43, 363 --> 4 )
[LOG] Average clause size reduction: 132.873 --> 2.40845 (157.176 --> 2.94118, 151.429 --> 2.80952, 106.5 --> 1.25, 98.25 --> 1.25, 96 --> 1.25, 118.588 --> 2.52941, 90.75 --> 1 )
[LOG] Overall execution time: 0.481525 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.84 sec (Real time) / 0.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 418 6 26 1 379
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.66434 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 430 new AND gates.
[LOG] Size before ABC: 526 AND gates.
[LOG] Size after ABC: 429 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.57086/2 sec (0.095904/1 sec, 0.115605/0 sec, 0.088633/0 sec, 0.100922/0 sec, 0.09866/0 sec, 0.113298/0 sec, 0.688762/1 sec, 0.174363/0 sec, 0.094714/0 sec )
[LOG] Nr of iterations: 128 (27, 34, 4, 8, 9, 12, 5, 27, 2 )
[LOG] Total clause computation time: 0.445044/1 sec (0.036878/0.036878 sec, 0.03443/0.03443 sec, 0.034749/0.034749 sec, 0.034991/0.034991 sec, 0.036439/0.036439 sec, 0.050596/0.050596 sec, 0.08719/0.08719 sec, 0.083843/0.083843 sec, 0.045928/0.045928 sec )
[LOG] Total clause minimization time: 1.08612/1 sec (0.05456/0.05456 sec, 0.076558/0.076558 sec, 0.049923/0.049923 sec, 0.061817/0.061817 sec, 0.058042/0.058042 sec, 0.05822/0.05822 sec, 0.597186/0.597186 sec, 0.085336/0.085336 sec, 0.044474/0.044474 sec )
[LOG] Total clause size reduction: 20728 --> 417 (5356 --> 110, 6534 --> 143, 525 --> 5, 1120 --> 12, 1208 --> 15, 1584 --> 37, 572 --> 6, 3692 --> 87, 137 --> 2 )
[LOG] Average clause size reduction: 161.938 --> 3.25781 (198.37 --> 4.07407, 192.176 --> 4.20588, 131.25 --> 1.25, 140 --> 1.5, 134.222 --> 1.66667, 132 --> 3.08333, 114.4 --> 1.2, 136.741 --> 3.22222, 68.5 --> 1 )
[LOG] Overall execution time: 1.66682 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.85 sec (Real time) / 1.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.18 sec (Real time) / 2.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 675 7 30 1 630
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 9.07665 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 609 new AND gates.
[LOG] Size before ABC: 718 AND gates.
[LOG] Size after ABC: 607 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.79559/9 sec (0.098484/0 sec, 0.092755/0 sec, 0.204897/0 sec, 0.14319/0 sec, 0.214201/1 sec, 0.211065/0 sec, 2.49067/2 sec, 3.66921/4 sec, 0.820257/1 sec, 0.850855/1 sec )
[LOG] Nr of iterations: 167 (2, 2, 26, 11, 13, 10, 32, 31, 22, 18 )
[LOG] Total clause computation time: 1.19512/1 sec (0.037815/0.037815 sec, 0.050233/0.050233 sec, 0.102899/0.102899 sec, 0.051816/0.051816 sec, 0.116568/0.116568 sec, 0.097805/0.097805 sec, 0.148821/0.148821 sec, 0.303784/0.303784 sec, 0.131571/0.131571 sec, 0.153805/0.153805 sec )
[LOG] Total clause minimization time: 7.5244/8 sec (0.053989/0.053989 sec, 0.036337/0.036337 sec, 0.094695/0.094695 sec, 0.084545/0.084545 sec, 0.090701/0.090701 sec, 0.106356/0.106356 sec, 2.33359/2.33359 sec, 3.35647/3.35647 sec, 0.679421/0.679421 sec, 0.688305/0.688305 sec )
[LOG] Total clause size reduction: 28119 --> 601 (276 --> 1, 263 --> 1, 5475 --> 92, 2090 --> 26, 2352 --> 35, 1683 --> 17, 5239 --> 173, 4830 --> 143, 3276 --> 67, 2635 --> 46 )
[LOG] Average clause size reduction: 168.377 --> 3.5988 (138 --> 0.5, 131.5 --> 0.5, 210.577 --> 3.53846, 190 --> 2.36364, 180.923 --> 2.69231, 168.3 --> 1.7, 163.719 --> 5.40625, 155.806 --> 4.6129, 148.909 --> 3.04545, 146.389 --> 2.55556 )
[LOG] Overall execution time: 9.08036 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.28 sec (Real time) / 8.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.10 sec (Real time) / 13.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 893 8 33 1 844
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 229.358 sec CPU time.
[LOG] Relation determinization time: 230 sec real time.
[LOG] Final circuit size: 1961 new AND gates.
[LOG] Size before ABC: 2496 AND gates.
[LOG] Size after ABC: 1960 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 228.607/229 sec (0.344455/0 sec, 0.265696/1 sec, 0.980049/1 sec, 0.393444/0 sec, 0.375527/0 sec, 0.383653/1 sec, 0.442103/0 sec, 23.5901/24 sec, 35.6338/35 sec, 40.1989/41 sec, 48.9293/49 sec, 77.0697/77 sec )
[LOG] Nr of iterations: 462 (5, 2, 36, 19, 24, 22, 18, 68, 72, 145, 37, 14 )
[LOG] Total clause computation time: 8.9726/10 sec (0.095388/0.095388 sec, 0.168932/0.168932 sec, 0.354392/0.354392 sec, 0.146187/0.146187 sec, 0.118331/0.118331 sec, 0.148049/0.148049 sec, 0.149342/0.149342 sec, 0.681804/0.681804 sec, 0.818059/0.818059 sec, 3.91008/3.91008 sec, 0.457429/0.457429 sec, 1.9246/1.9246 sec )
[LOG] Total clause minimization time: 219.407/219 sec (0.23647/0.23647 sec, 0.084951/0.084951 sec, 0.611278/0.611278 sec, 0.233527/0.233527 sec, 0.243277/0.243277 sec, 0.221457/0.221457 sec, 0.278848/0.278848 sec, 22.8853/22.8853 sec, 34.792/34.792 sec, 36.2454/36.2454 sec, 48.4498/48.4498 sec, 75.1253/75.1253 sec )
[LOG] Total clause size reduction: 88034 --> 2337 (1280 --> 4, 303 --> 1, 9065 --> 166, 4410 --> 54, 5359 --> 79, 4599 --> 66, 3570 --> 59, 12864 --> 388, 13064 --> 409, 25056 --> 966, 6228 --> 108, 2236 --> 37 )
[LOG] Average clause size reduction: 190.55 --> 5.05844 (256 --> 0.8, 151.5 --> 0.5, 251.806 --> 4.61111, 232.105 --> 2.84211, 223.292 --> 3.29167, 209.045 --> 3, 198.333 --> 3.27778, 189.176 --> 5.70588, 181.444 --> 5.68056, 172.8 --> 6.66207, 168.324 --> 2.91892, 159.714 --> 2.64286 )
[LOG] Overall execution time: 229.364 sec CPU time.
[LOG] Overall execution time: 230 sec real time.
Synthesis time: 229.94 sec (Real time) / 227.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.71 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 62.04 sec (Real time) / 61.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2290 9 37 1 2233
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 388.383 sec CPU time.
[LOG] Relation determinization time: 389 sec real time.
[LOG] Final circuit size: 2380 new AND gates.
[LOG] Size before ABC: 3123 AND gates.
[LOG] Size after ABC: 2379 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 386.05/386 sec (1.03138/1 sec, 0.935053/1 sec, 4.66509/5 sec, 29.9052/30 sec, 26.489/26 sec, 25.7853/25 sec, 28.4063/29 sec, 29.959/30 sec, 35.4086/35 sec, 47.7079/48 sec, 51.1745/51 sec, 39.7635/40 sec, 64.8187/65 sec )
[LOG] Nr of iterations: 570 (6, 2, 40, 22, 12, 25, 26, 18, 53, 40, 86, 224, 16 )
[LOG] Total clause computation time: 21.1501/18 sec (0.308726/0.308726 sec, 0.571404/0.571404 sec, 1.12842/1.12842 sec, 0.561364/0.561364 sec, 0.638576/0.638576 sec, 0.532069/0.532069 sec, 0.400003/0.400003 sec, 0.452238/0.452238 sec, 2.61992/2.61992 sec, 2.20366/2.20366 sec, 3.14606/3.14606 sec, 3.74459/3.74459 sec, 4.84309/4.84309 sec )
[LOG] Total clause minimization time: 364.371/368 sec (0.695493/0.695493 sec, 0.335679/0.335679 sec, 3.50244/3.50244 sec, 29.3117/29.3117 sec, 25.8204/25.8204 sec, 25.2203/25.2203 sec, 27.9705/27.9705 sec, 29.4722/29.4722 sec, 32.7424/32.7424 sec, 45.4661/45.4661 sec, 47.9725/47.9725 sec, 35.9257/35.9257 sec, 59.9355/59.9355 sec )
[LOG] Total clause size reduction: 114140 --> 2971 (1810 --> 6, 341 --> 1, 10920 --> 179, 5691 --> 81, 2849 --> 27, 5928 --> 78, 5850 --> 79, 3825 --> 59, 10504 --> 306, 7566 --> 228, 15555 --> 395, 40586 --> 1489, 2715 --> 43 )
[LOG] Average clause size reduction: 200.246 --> 5.21228 (301.667 --> 1, 170.5 --> 0.5, 273 --> 4.475, 258.682 --> 3.68182, 237.417 --> 2.25, 237.12 --> 3.12, 225 --> 3.03846, 212.5 --> 3.27778, 198.189 --> 5.77358, 189.15 --> 5.7, 180.872 --> 4.59302, 181.188 --> 6.64732, 169.688 --> 2.6875 )
[LOG] Overall execution time: 388.393 sec CPU time.
[LOG] Overall execution time: 389 sec real time.
Synthesis time: 389.13 sec (Real time) / 383.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.85 sec (Real time) / 0.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 108.88 sec (Real time) / 108.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2751 10 40 1 2689
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 589.886 sec CPU time.
[LOG] Relation determinization time: 591 sec real time.
[LOG] Final circuit size: 3913 new AND gates.
[LOG] Size before ABC: 5101 AND gates.
[LOG] Size after ABC: 3912 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 583.946/584 sec (1.54205/1 sec, 1.64745/2 sec, 15.7615/16 sec, 27.4974/27 sec, 19.7038/20 sec, 14.328/14 sec, 20.4327/21 sec, 40.5412/40 sec, 41.818/42 sec, 38.3899/39 sec, 36.7346/36 sec, 72.1726/72 sec, 75.4664/76 sec, 177.91/178 sec )
[LOG] Nr of iterations: 823 (2, 5, 54, 49, 16, 17, 30, 43, 64, 25, 47, 184, 271, 16 )
[LOG] Total clause computation time: 49.6378/48 sec (0.611171/0.611171 sec, 0.994947/0.994947 sec, 2.48027/2.48027 sec, 1.9398/1.9398 sec, 1.39803/1.39803 sec, 1.02114/1.02114 sec, 0.880155/0.880155 sec, 0.878641/0.878641 sec, 5.07566/5.07566 sec, 1.22499/1.22499 sec, 5.24809/5.24809 sec, 9.4915/9.4915 sec, 7.6487/7.6487 sec, 10.7447/10.7447 sec )
[LOG] Total clause minimization time: 533.124/535 sec (0.87982/0.87982 sec, 0.595855/0.595855 sec, 13.2111/13.2111 sec, 25.4939/25.4939 sec, 18.2449/18.2449 sec, 13.2453/13.2453 sec, 19.4873/19.4873 sec, 39.5947/39.5947 sec, 36.66/36.66 sec, 37.0978/37.0978 sec, 31.4107/31.4107 sec, 62.5089/62.5089 sec, 67.6066/67.6066 sec, 167.087/167.087 sec )
[LOG] Total clause size reduction: 183403 --> 4917 (402 --> 1, 1508 --> 9, 16324 --> 222, 14448 --> 157, 4320 --> 48, 4384 --> 55, 7598 --> 95, 10458 --> 155, 14553 --> 461, 5328 --> 73, 9844 --> 355, 36966 --> 1343, 54270 --> 1898, 3000 --> 45 )
[LOG] Average clause size reduction: 222.847 --> 5.97448 (201 --> 0.5, 301.6 --> 1.8, 302.296 --> 4.11111, 294.857 --> 3.20408, 270 --> 3, 257.882 --> 3.23529, 253.267 --> 3.16667, 243.209 --> 3.60465, 227.391 --> 7.20312, 213.12 --> 2.92, 209.447 --> 7.55319, 200.902 --> 7.29891, 200.258 --> 7.00369, 187.5 --> 2.8125 )
[LOG] Overall execution time: 589.903 sec CPU time.
[LOG] Overall execution time: 591 sec real time.
Synthesis time: 590.73 sec (Real time) / 581.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.06 sec (Real time) / 2.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 240.95 sec (Real time) / 240.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 4324 11 43 1 4257
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 1132.55 sec CPU time.
[LOG] Relation determinization time: 1133 sec real time.
[LOG] Final circuit size: 2249 new AND gates.
[LOG] Size before ABC: 2973 AND gates.
[LOG] Size after ABC: 2247 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1118.46/1119 sec (3.73618/3 sec, 4.44369/5 sec, 36.7261/37 sec, 39.561/39 sec, 88.7133/89 sec, 47.3164/47 sec, 56.5819/57 sec, 47.1002/47 sec, 95.2343/95 sec, 69.6773/70 sec, 131.37/132 sec, 60.417/60 sec, 116.107/116 sec, 94.4662/95 sec, 227.005/227 sec )
[LOG] Nr of iterations: 556 (3, 3, 44, 22, 20, 13, 13, 24, 51, 29, 62, 19, 115, 102, 36 )
[LOG] Total clause computation time: 111.45/107 sec (1.4558/1.4558 sec, 2.49709/2.49709 sec, 9.45916/9.45916 sec, 3.50255/3.50255 sec, 3.53323/3.53323 sec, 2.4584/2.4584 sec, 2.34205/2.34205 sec, 1.79291/1.79291 sec, 16.2299/16.2299 sec, 4.73554/4.73554 sec, 15.1204/15.1204 sec, 2.70204/2.70204 sec, 20.7424/20.7424 sec, 14.421/14.421 sec, 10.4575/10.4575 sec )
[LOG] Total clause minimization time: 1004.88/1011 sec (2.17506/2.17506 sec, 1.83127/1.83127 sec, 27.1341/27.1341 sec, 35.9309/35.9309 sec, 85.0542/85.0542 sec, 44.7574/44.7574 sec, 54.1184/54.1184 sec, 45.1969/45.1969 sec, 78.8508/78.8508 sec, 64.8016/64.8016 sec, 116.095/116.095 sec, 57.582/57.582 sec, 95.1391/95.1391 sec, 79.8172/79.8172 sec, 216.392/216.392 sec )
[LOG] Total clause size reduction: 135828 --> 2783 (896 --> 3, 838 --> 7, 14620 --> 220, 6951 --> 65, 6099 --> 52, 3684 --> 30, 3540 --> 43, 6486 --> 66, 13000 --> 434, 6916 --> 100, 14579 --> 462, 4140 --> 47, 24738 --> 644, 21816 --> 488, 7525 --> 122 )
[LOG] Average clause size reduction: 244.295 --> 5.0054 (298.667 --> 1, 279.333 --> 2.33333, 332.273 --> 5, 315.955 --> 2.95455, 304.95 --> 2.6, 283.385 --> 2.30769, 272.308 --> 3.30769, 270.25 --> 2.75, 254.902 --> 8.5098, 238.483 --> 3.44828, 235.145 --> 7.45161, 217.895 --> 2.47368, 215.113 --> 5.6, 213.882 --> 4.78431, 209.028 --> 3.38889 )
[LOG] Overall execution time: 1132.58 sec CPU time.
[LOG] Overall execution time: 1133 sec real time.
Synthesis time: 1133.56 sec (Real time) / 1112.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.68 sec (Real time) / 0.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 279.67 sec (Real time) / 279.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 2705 12 47 1 2633
=====================  genbuf9f9y.aag =====================
[LOG] Relation determinization time: 7674.52 sec CPU time.
[LOG] Relation determinization time: 7682 sec real time.
[LOG] Final circuit size: 4809 new AND gates.
[LOG] Size before ABC: 6461 AND gates.
[LOG] Size after ABC: 4809 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7633.27/7639 sec (13.9227/14 sec, 16.64/17 sec, 87.5438/87 sec, 118.894/119 sec, 128.634/129 sec, 129.229/130 sec, 170.354/170 sec, 201.027/201 sec, 294.201/294 sec, 289.133/289 sec, 321.924/323 sec, 196.995/197 sec, 251.16/251 sec, 2224/2225 sec, 1614.64/1617 sec, 730.878/731 sec, 844.093/845 sec )
[LOG] Nr of iterations: 1001 (3, 5, 72, 28, 27, 23, 37, 38, 93, 42, 98, 42, 36, 295, 86, 56, 20 )
[LOG] Total clause computation time: 1287.7/1288 sec (4.22467/4.22467 sec, 8.32733/8.32733 sec, 30.8935/30.8935 sec, 18.4949/18.4949 sec, 13.7632/13.7632 sec, 13.8955/13.8955 sec, 12.704/12.704 sec, 29.8942/29.8942 sec, 101.381/101.381 sec, 10.473/10.473 sec, 60.7626/60.7626 sec, 9.13598/9.13598 sec, 6.82896/6.82896 sec, 852.361/852.361 sec, 48.7492/48.7492 sec, 25.1887/25.1887 sec, 40.6199/40.6199 sec )
[LOG] Total clause minimization time: 6340.03/6347 sec (9.46085/9.46085 sec, 8.09178/8.09178 sec, 56.339/56.339 sec, 100.139/100.139 sec, 114.624/114.624 sec, 115.098/115.098 sec, 157.386/157.386 sec, 170.866/170.866 sec, 192.476/192.476 sec, 278.379/278.379 sec, 260.816/260.816 sec, 187.594/187.594 sec, 244.076/244.076 sec, 1370.68/1370.68 sec, 1565.44/1565.44 sec, 705.352/705.352 sec, 803.208/803.208 sec )
[LOG] Total clause size reduction: 275553 --> 6244 (1008 --> 2, 1884 --> 9, 27548 --> 439, 10071 --> 90, 9386 --> 81, 7920 --> 57, 12492 --> 126, 11951 --> 158, 27692 --> 991, 11808 --> 129, 27160 --> 995, 10947 --> 144, 9030 --> 101, 69384 --> 2255, 19975 --> 402, 12870 --> 218, 4427 --> 47 )
[LOG] Average clause size reduction: 275.278 --> 6.23776 (336 --> 0.666667, 376.8 --> 1.8, 382.611 --> 6.09722, 359.679 --> 3.21429, 347.63 --> 3, 344.348 --> 2.47826, 337.622 --> 3.40541, 314.5 --> 4.15789, 297.763 --> 10.6559, 281.143 --> 3.07143, 277.143 --> 10.1531, 260.643 --> 3.42857, 250.833 --> 2.80556, 235.2 --> 7.64407, 232.267 --> 4.67442, 229.821 --> 3.89286, 221.35 --> 2.35 )
[LOG] Overall execution time: 7674.6 sec CPU time.
[LOG] Overall execution time: 7682 sec real time.
Synthesis time: 7682.03 sec (Real time) / 7406.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.62 sec (Real time) / 2.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 995.34 sec (Real time) / 992.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 514 30 51 1 433
Raw AIGER output size: aag 5323 13 51 1 5242
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.76 sec (Real time) / 9784.80 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 3.02863 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1192 new AND gates.
[LOG] Size before ABC: 1446 AND gates.
[LOG] Size after ABC: 1191 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.97077/3 sec (0.034473/0 sec, 0.049124/0 sec, 0.045324/0 sec, 0.044655/0 sec, 0.062349/0 sec, 0.061472/0 sec, 0.438641/0 sec, 2.23473/3 sec )
[LOG] Nr of iterations: 265 (5, 5, 4, 6, 13, 10, 159, 63 )
[LOG] Total clause computation time: 0.803376/1 sec (0.016276/0.016276 sec, 0.022227/0.022227 sec, 0.024153/0.024153 sec, 0.020787/0.020787 sec, 0.028188/0.028188 sec, 0.02784/0.02784 sec, 0.067818/0.067818 sec, 0.596087/0.596087 sec )
[LOG] Total clause minimization time: 2.13619/2 sec (0.015262/0.015262 sec, 0.024269/0.024269 sec, 0.018562/0.018562 sec, 0.02122/0.02122 sec, 0.031264/0.031264 sec, 0.030678/0.030678 sec, 0.363719/0.363719 sec, 1.63122/1.63122 sec )
[LOG] Total clause size reduction: 40973 --> 1333 (732 --> 11, 724 --> 12, 522 --> 4, 770 --> 9, 1956 --> 29, 1125 --> 26, 25596 --> 930, 9548 --> 312 )
[LOG] Average clause size reduction: 154.615 --> 5.03019 (146.4 --> 2.2, 144.8 --> 2.4, 130.5 --> 1, 128.333 --> 1.5, 150.462 --> 2.23077, 112.5 --> 2.6, 160.981 --> 5.84906, 151.556 --> 4.95238 )
[LOG] Overall execution time: 3.03083 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.32 sec (Real time) / 3.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.75 sec (Real time) / 4.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1411 7 28 1 1369
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 33.235 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 2383 new AND gates.
[LOG] Size before ABC: 2927 AND gates.
[LOG] Size after ABC: 2382 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 33.0515/33 sec (0.084534/0 sec, 0.121029/1 sec, 0.080455/0 sec, 0.508631/0 sec, 0.365119/1 sec, 1.319/1 sec, 6.68455/7 sec, 7.72858/7 sec, 9.15458/9 sec, 7.00507/7 sec )
[LOG] Nr of iterations: 551 (4, 7, 7, 96, 5, 137, 80, 111, 70, 34 )
[LOG] Total clause computation time: 4.38851/5 sec (0.040704/0.040704 sec, 0.056014/0.056014 sec, 0.038603/0.038603 sec, 0.066228/0.066228 sec, 0.195342/0.195342 sec, 0.162918/0.162918 sec, 0.447343/0.447343 sec, 0.396934/0.396934 sec, 1.78291/1.78291 sec, 1.20151/1.20151 sec )
[LOG] Total clause minimization time: 28.5519/28 sec (0.038285/0.038285 sec, 0.059894/0.059894 sec, 0.036754/0.036754 sec, 0.433109/0.433109 sec, 0.163217/0.163217 sec, 1.14192/1.14192 sec, 6.22126/6.22126 sec, 7.31305/7.31305 sec, 7.35484/7.35484 sec, 5.7896/5.7896 sec )
[LOG] Total clause size reduction: 114575 --> 2760 (741 --> 6, 1470 --> 15, 1212 --> 11, 22230 --> 637, 764 --> 8, 30328 --> 601, 16432 --> 487, 21670 --> 499, 13524 --> 338, 6204 --> 158 )
[LOG] Average clause size reduction: 207.94 --> 5.00907 (185.25 --> 1.5, 210 --> 2.14286, 173.143 --> 1.57143, 231.562 --> 6.63542, 152.8 --> 1.6, 221.372 --> 4.38686, 205.4 --> 6.0875, 195.225 --> 4.4955, 193.2 --> 4.82857, 182.471 --> 4.64706 )
[LOG] Overall execution time: 33.2382 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 33.72 sec (Real time) / 33.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.08 sec (Real time) / 1.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.56 sec (Real time) / 11.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 2672 9 34 1 2620
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 673.443 sec CPU time.
[LOG] Relation determinization time: 677 sec real time.
[LOG] Final circuit size: 16482 new AND gates.
[LOG] Size before ABC: 25069 AND gates.
[LOG] Size after ABC: 16482 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 673.012/674 sec (0.163411/0 sec, 0.326906/0 sec, 0.155623/1 sec, 0.150398/0 sec, 0.163879/0 sec, 0.270056/0 sec, 0.233859/0 sec, 35.594/36 sec, 209.883/210 sec, 194.918/195 sec, 231.153/232 sec )
[LOG] Nr of iterations: 3188 (6, 5, 7, 7, 7, 33, 24, 741, 1093, 998, 267 )
[LOG] Total clause computation time: 193.649/195 sec (0.08502/0.08502 sec, 0.16766/0.16766 sec, 0.067664/0.067664 sec, 0.084029/0.084029 sec, 0.073491/0.073491 sec, 0.111308/0.111308 sec, 0.099498/0.099498 sec, 1.48972/1.48972 sec, 4.24113/4.24113 sec, 53.4015/53.4015 sec, 133.828/133.828 sec )
[LOG] Total clause minimization time: 478.35/479 sec (0.069561/0.069561 sec, 0.150927/0.150927 sec, 0.079642/0.079642 sec, 0.058178/0.058178 sec, 0.082005/0.082005 sec, 0.149635/0.149635 sec, 0.124033/0.124033 sec, 34.0457/34.0457 sec, 205.346/205.346 sec, 141.115/141.115 sec, 97.1295/97.1295 sec )
[LOG] Total clause size reduction: 536399 --> 24909 (1470 --> 10, 1156 --> 10, 1380 --> 13, 1854 --> 14, 1278 --> 15, 9536 --> 85, 4301 --> 80, 130240 --> 5700, 180180 --> 8457, 163508 --> 8685, 41496 --> 1840 )
[LOG] Average clause size reduction: 168.256 --> 7.81336 (245 --> 1.66667, 231.2 --> 2, 197.143 --> 1.85714, 264.857 --> 2, 182.571 --> 2.14286, 288.97 --> 2.57576, 179.208 --> 3.33333, 175.762 --> 7.69231, 164.849 --> 7.73742, 163.836 --> 8.7024, 155.416 --> 6.89139 )
[LOG] Overall execution time: 673.448 sec CPU time.
[LOG] Overall execution time: 677 sec real time.
Synthesis time: 677.28 sec (Real time) / 670.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.85 sec (Real time) / 8.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 845.69 sec (Real time) / 842.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 16821 11 38 1 16761
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 457.374 sec CPU time.
[LOG] Relation determinization time: 461 sec real time.
[LOG] Final circuit size: 15301 new AND gates.
[LOG] Size before ABC: 19982 AND gates.
[LOG] Size after ABC: 15301 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 456.726/457 sec (3.63976/4 sec, 16.6154/16 sec, 60.9968/62 sec, 14.5225/14 sec, 30.3564/30 sec, 101.549/102 sec, 70.4232/70 sec, 35.7469/36 sec, 39.95/40 sec, 1.80632/2 sec, 26.2657/26 sec, 53.318/54 sec, 1.53627/1 sec )
[LOG] Nr of iterations: 2711 (587, 267, 971, 11, 233, 187, 206, 119, 89, 19, 11, 6, 5 )
[LOG] Total clause computation time: 99.0215/102 sec (0.206036/0.206036 sec, 0.948892/0.948892 sec, 4.98696/4.98696 sec, 13.5476/13.5476 sec, 1.87786/1.87786 sec, 1.51128/1.51128 sec, 1.69981/1.69981 sec, 5.74453/5.74453 sec, 8.21132/8.21132 sec, 0.812032/0.812032 sec, 25.3379/25.3379 sec, 33.3999/33.3999 sec, 0.737434/0.737434 sec )
[LOG] Total clause minimization time: 356.53/355 sec (3.39752/3.39752 sec, 15.6136/15.6136 sec, 55.787/55.787 sec, 0.9255/0.9255 sec, 28.3666/28.3666 sec, 99.9302/99.9302 sec, 68.601/68.601 sec, 29.9032/29.9032 sec, 31.634/31.634 sec, 0.923132/0.923132 sec, 0.862188/0.862188 sec, 19.8539/19.8539 sec, 0.732349/0.732349 sec )
[LOG] Total clause size reduction: 954735 --> 19723 (224438 --> 6301, 98420 --> 1196, 348230 --> 8535, 3290 --> 10, 80736 --> 911, 62682 --> 720, 66830 --> 826, 34220 --> 661, 28600 --> 486, 3600 --> 37, 1950 --> 21, 975 --> 11, 764 --> 8 )
[LOG] Average clause size reduction: 352.171 --> 7.27518 (382.348 --> 10.7342, 368.614 --> 4.4794, 358.63 --> 8.78991, 299.091 --> 0.909091, 346.506 --> 3.90987, 335.198 --> 3.85027, 324.417 --> 4.00971, 287.563 --> 5.55462, 321.348 --> 5.46067, 189.474 --> 1.94737, 177.273 --> 1.90909, 162.5 --> 1.83333, 152.8 --> 1.6 )
[LOG] Overall execution time: 457.379 sec CPU time.
[LOG] Overall execution time: 461 sec real time.
Synthesis time: 461.29 sec (Real time) / 457.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.06 sec (Real time) / 8.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 413.77 sec (Real time) / 412.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 15715 13 43 1 15646
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 678.25 sec CPU time.
[LOG] Relation determinization time: 687 sec real time.
[LOG] Final circuit size: 25689 new AND gates.
[LOG] Size before ABC: 34209 AND gates.
[LOG] Size after ABC: 25689 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 677.409/676 sec (4.81647/5 sec, 19.3536/20 sec, 105.631/105 sec, 32.1517/33 sec, 63.8762/64 sec, 103.93/103 sec, 80.8783/81 sec, 123.172/124 sec, 36.3812/36 sec, 53.5475/54 sec, 1.87909/1 sec, 2.12772/2 sec, 47.8104/47 sec, 1.8535/1 sec )
[LOG] Nr of iterations: 4159 (800, 215, 1992, 10, 187, 262, 273, 228, 72, 81, 14, 10, 11, 4 )
[LOG] Total clause computation time: 107.44/112 sec (0.286731/0.286731 sec, 1.2062/1.2062 sec, 7.00043/7.00043 sec, 30.7586/30.7586 sec, 2.12772/2.12772 sec, 2.12938/2.12938 sec, 2.56091/2.56091 sec, 2.20186/2.20186 sec, 6.83188/6.83188 sec, 18.2213/18.2213 sec, 0.841264/0.841264 sec, 0.810412/0.810412 sec, 31.602/31.602 sec, 0.861788/0.861788 sec )
[LOG] Total clause minimization time: 567.721/560 sec (4.47943/4.47943 sec, 18.0887/18.0887 sec, 98.134/98.134 sec, 1.31178/1.31178 sec, 61.582/61.582 sec, 101.589/101.589 sec, 78.0792/78.0792 sec, 120.747/120.747 sec, 29.4152/29.4152 sec, 35.1574/35.1574 sec, 0.927094/0.927094 sec, 1.22927/1.22927 sec, 16.0981/16.0981 sec, 0.882953/0.882953 sec )
[LOG] Total clause size reduction: 1675894 --> 33914 (348364 --> 8849, 90522 --> 908, 816310 --> 19540, 3393 --> 9, 74214 --> 718, 101268 --> 977, 102544 --> 1113, 83082 --> 881, 23004 --> 422, 25840 --> 422, 2782 --> 27, 1881 --> 22, 2090 --> 20, 600 --> 6 )
[LOG] Average clause size reduction: 402.956 --> 8.15436 (435.455 --> 11.0612, 421.033 --> 4.22326, 409.794 --> 9.80924, 339.3 --> 0.9, 396.866 --> 3.83957, 386.519 --> 3.72901, 375.619 --> 4.07692, 364.395 --> 3.86404, 319.5 --> 5.86111, 319.012 --> 5.20988, 198.714 --> 1.92857, 188.1 --> 2.2, 190 --> 1.81818, 150 --> 1.5 )
[LOG] Overall execution time: 678.256 sec CPU time.
[LOG] Overall execution time: 687 sec real time.
Synthesis time: 686.71 sec (Real time) / 679.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.10 sec (Real time) / 9.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1868.54 sec (Real time) / 1862.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 26160 15 47 1 26084
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 1129.87 sec CPU time.
[LOG] Relation determinization time: 1147 sec real time.
[LOG] Final circuit size: 36188 new AND gates.
[LOG] Size before ABC: 48608 AND gates.
[LOG] Size after ABC: 36188 AND gates.
[LOG] Time for optimizing with ABC: 16 seconds.
[LOG] Total time for all control signals: 1128.52/1130 sec (7.80665/8 sec, 21.9293/22 sec, 175.476/176 sec, 52.2864/52 sec, 105.171/105 sec, 139.142/140 sec, 174.665/174 sec, 151.154/152 sec, 112.287/112 sec, 33.8342/34 sec, 145.327/145 sec, 2.45502/3 sec, 2.3181/2 sec, 2.28701/2 sec, 2.38397/3 sec )
[LOG] Nr of iterations: 5472 (955, 270, 3007, 14, 195, 207, 230, 200, 192, 51, 108, 14, 15, 9, 5 )
[LOG] Total clause computation time: 159.231/156 sec (0.409236/0.409236 sec, 1.6782/1.6782 sec, 17.9427/17.9427 sec, 50.8965/50.8965 sec, 2.61706/2.61706 sec, 3.33987/3.33987 sec, 3.35289/3.35289 sec, 2.9742/2.9742 sec, 2.98238/2.98238 sec, 4.14433/4.14433 sec, 64.6615/64.6615 sec, 1.06823/1.06823 sec, 1.05055/1.05055 sec, 1.02531/1.02531 sec, 1.08835/1.08835 sec )
[LOG] Total clause minimization time: 965.669/971 sec (7.32979/7.32979 sec, 20.1604/20.1604 sec, 156.774/156.774 sec, 1.26062/1.26062 sec, 102.274/102.274 sec, 135.51/135.51 sec, 171.006/171.006 sec, 147.872/147.872 sec, 108.985/108.985 sec, 29.5009/29.5009 sec, 80.4259/80.4259 sec, 1.20707/1.20707 sec, 1.11118/1.11118 sec, 1.10857/1.10857 sec, 1.14379/1.14379 sec )
[LOG] Total clause size reduction: 2520103 --> 48273 (471276 --> 11040, 129389 --> 1152, 1400796 --> 31248, 5603 --> 13, 88270 --> 722, 91464 --> 771, 99157 --> 876, 83978 --> 794, 78501 --> 767, 18150 --> 242, 43870 --> 563, 3133 --> 32, 3304 --> 29, 1888 --> 16, 1324 --> 8 )
[LOG] Average clause size reduction: 460.545 --> 8.82182 (493.483 --> 11.5602, 479.219 --> 4.26667, 465.845 --> 10.3918, 400.214 --> 0.928571, 452.667 --> 3.70256, 441.855 --> 3.72464, 431.117 --> 3.8087, 419.89 --> 3.97, 408.859 --> 3.99479, 355.882 --> 4.7451, 406.204 --> 5.21296, 223.786 --> 2.28571, 220.267 --> 1.93333, 209.778 --> 1.77778, 264.8 --> 1.6 )
[LOG] Overall execution time: 1129.87 sec CPU time.
[LOG] Overall execution time: 1147 sec real time.
Synthesis time: 1146.45 sec (Real time) / 1132.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.58 sec (Real time) / 9.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3013.75 sec (Real time) / 3003.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 36721 17 52 1 36637
=====================  amba8c7y.aag =====================
Synthesis time: 10000.86 sec (Real time) / 9890.78 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 4259.88 sec CPU time.
[LOG] Relation determinization time: 4328 sec real time.
[LOG] Final circuit size: 75785 new AND gates.
[LOG] Size before ABC: 104646 AND gates.
[LOG] Size after ABC: 75785 AND gates.
[LOG] Time for optimizing with ABC: 58 seconds.
[LOG] Total time for all control signals: 4257.16/4268 sec (10.1403/10 sec, 21.4598/22 sec, 238.084/238 sec, 169.623/170 sec, 200.911/201 sec, 498.052/499 sec, 383.446/385 sec, 413.904/415 sec, 360.589/361 sec, 590.783/593 sec, 551.008/552 sec, 169.792/170 sec, 220.989/222 sec, 5.65192/6 sec, 107.194/107 sec, 146.361/147 sec, 163.318/164 sec, 5.85555/6 sec )
[LOG] Nr of iterations: 10631 (886, 296, 6940, 16, 317, 352, 321, 255, 273, 271, 225, 305, 111, 12, 16, 15, 17, 3 )
[LOG] Total clause computation time: 742.352/742 sec (0.587563/0.587563 sec, 2.57796/2.57796 sec, 23.8805/23.8805 sec, 166.197/166.197 sec, 7.74317/7.74317 sec, 9.07631/9.07631 sec, 7.82033/7.82033 sec, 7.82054/7.82054 sec, 7.67479/7.67479 sec, 9.7757/9.7757 sec, 8.01714/8.01714 sec, 51.6446/51.6446 sec, 85.7864/85.7864 sec, 2.66111/2.66111 sec, 104.098/104.098 sec, 143.315/143.315 sec, 100.94/100.94 sec, 2.73597/2.73597 sec )
[LOG] Total clause minimization time: 3503.79/3515 sec (9.46704/9.46704 sec, 18.7634/18.7634 sec, 212.427/212.427 sec, 3.14558/3.14558 sec, 192.39/192.39 sec, 488.089/488.089 sec, 374.781/374.781 sec, 405.326/405.326 sec, 352.092/352.092 sec, 580.164/580.164 sec, 542.245/542.245 sec, 117.331/117.331 sec, 134.631/134.631 sec, 2.6529/2.6529 sec, 2.75837/2.75837 sec, 2.70309/2.70309 sec, 62.0291/62.0291 sec, 2.79071/2.79071 sec )
[LOG] Total clause size reduction: 6281214 --> 104224 (562860 --> 10657, 183785 --> 1396, 4191156 --> 81741, 8415 --> 15, 187388 --> 1168, 204282 --> 1311, 182720 --> 1226, 142240 --> 981, 149328 --> 1051, 145260 --> 1066, 118048 --> 905, 138928 --> 1923, 50160 --> 668, 3256 --> 22, 4320 --> 31, 3976 --> 28, 4544 --> 31, 548 --> 4 )
[LOG] Average clause size reduction: 590.839 --> 9.80378 (635.282 --> 12.0282, 620.895 --> 4.71622, 603.913 --> 11.7782, 525.938 --> 0.9375, 591.129 --> 3.68454, 580.347 --> 3.72443, 569.221 --> 3.81931, 557.804 --> 3.84706, 546.989 --> 3.84982, 536.015 --> 3.93358, 524.658 --> 4.02222, 455.502 --> 6.30492, 451.892 --> 6.01802, 271.333 --> 1.83333, 270 --> 1.9375, 265.067 --> 1.86667, 267.294 --> 1.82353, 182.667 --> 1.33333 )
[LOG] Overall execution time: 4259.89 sec CPU time.
[LOG] Overall execution time: 4328 sec real time.
Synthesis time: 4327.37 sec (Real time) / 4239.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.86 sec (Real time) / 14.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10001.37 sec (Real time) / 9969.52 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 76468 21 61 1 76368
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 5287.06 sec CPU time.
[LOG] Relation determinization time: 5399 sec real time.
[LOG] Final circuit size: 100598 new AND gates.
[LOG] Size before ABC: 141171 AND gates.
[LOG] Size after ABC: 100598 AND gates.
[LOG] Time for optimizing with ABC: 104 seconds.
[LOG] Total time for all control signals: 5283.04/5289 sec (199.985/200 sec, 25.1023/26 sec, 390.804/391 sec, 82.3807/82 sec, 198.586/199 sec, 337.4/337 sec, 554.267/555 sec, 595.275/596 sec, 562.365/563 sec, 380.028/380 sec, 517.14/518 sec, 417.392/419 sec, 300.958/302 sec, 308.634/309 sec, 8.12727/8 sec, 129.622/129 sec, 182.685/183 sec, 83.5903/84 sec, 8.6949/8 sec )
[LOG] Nr of iterations: 13365 (1176, 341, 9159, 17, 300, 256, 266, 313, 256, 259, 301, 235, 326, 76, 16, 27, 21, 17, 3 )
[LOG] Total clause computation time: 717.143/713 sec (0.993715/0.993715 sec, 2.21009/2.21009 sec, 23.3496/23.3496 sec, 77.3646/77.3646 sec, 10.1133/10.1133 sec, 11.9434/11.9434 sec, 11.285/11.285 sec, 11.5925/11.5925 sec, 11.9969/11.9969 sec, 11.1718/11.1718 sec, 12.0427/12.0427 sec, 11.7692/11.7692 sec, 49.3012/49.3012 sec, 139.23/139.23 sec, 3.73376/3.73376 sec, 124.983/124.983 sec, 120.795/120.795 sec, 79.2468/79.2468 sec, 4.02046/4.02046 sec )
[LOG] Total clause minimization time: 4549.97/4560 sec (198.739/198.739 sec, 22.7354/22.7354 sec, 363.954/363.954 sec, 4.62224/4.62224 sec, 187.468/187.468 sec, 324.551/324.551 sec, 542.006/542.006 sec, 582.609/582.609 sec, 549.414/549.414 sec, 367.866/367.866 sec, 503.984/503.984 sec, 404.695/404.695 sec, 250.545/250.545 sec, 168.753/168.753 sec, 4.01374/4.01374 sec, 4.24576/4.24576 sec, 61.5004/61.5004 sec, 3.95421/3.95421 sec, 4.31513/4.31513 sec )
[LOG] Total clause size reduction: 8548328 --> 140718 (806050 --> 15056, 228820 --> 1578, 5971016 --> 113097, 9696 --> 16, 191659 --> 1213, 160650 --> 933, 164035 --> 984, 189696 --> 1189, 152235 --> 1000, 151188 --> 965, 172500 --> 1168, 131976 --> 905, 158275 --> 2008, 36450 --> 444, 4710 --> 30, 7956 --> 56, 6020 --> 40, 4816 --> 32, 580 --> 4 )
[LOG] Average clause size reduction: 639.606 --> 10.5288 (685.417 --> 12.8027, 671.026 --> 4.62757, 651.929 --> 12.3482, 570.353 --> 0.941176, 638.863 --> 4.04333, 627.539 --> 3.64453, 616.673 --> 3.69925, 606.058 --> 3.79872, 594.668 --> 3.90625, 583.737 --> 3.72587, 573.09 --> 3.8804, 561.6 --> 3.85106, 485.506 --> 6.15951, 479.605 --> 5.84211, 294.375 --> 1.875, 294.667 --> 2.07407, 286.667 --> 1.90476, 283.294 --> 1.88235, 193.333 --> 1.33333 )
[LOG] Overall execution time: 5287.07 sec CPU time.
[LOG] Overall execution time: 5399 sec real time.
Synthesis time: 5398.74 sec (Real time) / 5296.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.38 sec (Real time) / 18.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.84 sec (Real time) / 9970.21 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 101335 23 65 1 101228
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 8.20335 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1700 new AND gates.
[LOG] Size before ABC: 2264 AND gates.
[LOG] Size after ABC: 1700 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.12378/8 sec (0.044064/0 sec, 0.061888/0 sec, 0.04115/0 sec, 0.060678/0 sec, 0.1382/0 sec, 0.090155/0 sec, 2.19145/2 sec, 5.49619/6 sec )
[LOG] Nr of iterations: 376 (6, 5, 5, 8, 19, 19, 222, 92 )
[LOG] Total clause computation time: 1.17644/1 sec (0.019882/0.019882 sec, 0.028868/0.028868 sec, 0.019585/0.019585 sec, 0.027861/0.027861 sec, 0.05588/0.05588 sec, 0.035037/0.035037 sec, 0.330927/0.330927 sec, 0.658402/0.658402 sec )
[LOG] Total clause minimization time: 6.90572/7 sec (0.020765/0.020765 sec, 0.029917/0.029917 sec, 0.018653/0.018653 sec, 0.029598/0.029598 sec, 0.07864/0.07864 sec, 0.051197/0.051197 sec, 1.84998/1.84998 sec, 4.82696/4.82696 sec )
[LOG] Total clause size reduction: 49474 --> 2148 (990 --> 10, 784 --> 11, 868 --> 13, 1078 --> 13, 2574 --> 49, 2412 --> 61, 29393 --> 1501, 11375 --> 490 )
[LOG] Average clause size reduction: 131.58 --> 5.71277 (165 --> 1.66667, 156.8 --> 2.2, 173.6 --> 2.6, 134.75 --> 1.625, 135.474 --> 2.57895, 126.947 --> 3.21053, 132.401 --> 6.76126, 123.641 --> 5.32609 )
[LOG] Overall execution time: 8.20574 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.56 sec (Real time) / 8.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.17 sec (Real time) / 6.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1935 7 31 1 1889
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 65.1549 sec CPU time.
[LOG] Relation determinization time: 66 sec real time.
[LOG] Final circuit size: 3582 new AND gates.
[LOG] Size before ABC: 4791 AND gates.
[LOG] Size after ABC: 3582 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 64.9908/65 sec (0.07232/0 sec, 0.10063/0 sec, 0.07591/1 sec, 0.30077/0 sec, 0.309665/0 sec, 4.12282/4 sec, 6.52171/7 sec, 14.0143/14 sec, 22.9165/23 sec, 16.5561/16 sec )
[LOG] Nr of iterations: 837 (7, 9, 7, 92, 5, 216, 74, 184, 156, 87 )
[LOG] Total clause computation time: 8.56734/8 sec (0.03144/0.03144 sec, 0.044675/0.044675 sec, 0.034535/0.034535 sec, 0.055143/0.055143 sec, 0.149357/0.149357 sec, 1.89091/1.89091 sec, 0.212159/0.212159 sec, 0.553004/0.553004 sec, 3.02521/3.02521 sec, 2.57091/2.57091 sec )
[LOG] Total clause minimization time: 56.2698/57 sec (0.035758/0.035758 sec, 0.051232/0.051232 sec, 0.036689/0.036689 sec, 0.238139/0.238139 sec, 0.154138/0.154138 sec, 2.21456/2.21456 sec, 6.29397/6.29397 sec, 13.4276/13.4276 sec, 19.8612/19.8612 sec, 13.9565/13.9565 sec )
[LOG] Total clause size reduction: 136381 --> 4632 (1458 --> 13, 1928 --> 28, 1158 --> 14, 20930 --> 637, 712 --> 8, 36765 --> 1069, 11607 --> 391, 27084 --> 908, 22785 --> 948, 11954 --> 616 )
[LOG] Average clause size reduction: 162.94 --> 5.53405 (208.286 --> 1.85714, 214.222 --> 3.11111, 165.429 --> 2, 227.5 --> 6.92391, 142.4 --> 1.6, 170.208 --> 4.94907, 156.851 --> 5.28378, 147.196 --> 4.93478, 146.058 --> 6.07692, 137.402 --> 7.08046 )
[LOG] Overall execution time: 65.1579 sec CPU time.
[LOG] Overall execution time: 66 sec real time.
Synthesis time: 65.81 sec (Real time) / 64.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.18 sec (Real time) / 2.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 41.86 sec (Real time) / 41.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3868 9 36 1 3813
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 3186.29 sec CPU time.
[LOG] Relation determinization time: 3199 sec real time.
[LOG] Final circuit size: 29543 new AND gates.
[LOG] Size before ABC: 46893 AND gates.
[LOG] Size after ABC: 29543 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 3185.27/3191 sec (0.480102/0 sec, 0.947994/1 sec, 0.292291/1 sec, 0.408501/0 sec, 0.395449/0 sec, 0.751619/1 sec, 0.521539/1 sec, 152.442/153 sec, 313.028/313 sec, 1033.48/1035 sec, 1682.52/1686 sec )
[LOG] Nr of iterations: 5185 (4, 5, 5, 7, 18, 41, 40, 1165, 1770, 1667, 463 )
[LOG] Total clause computation time: 1145.16/1144 sec (0.275271/0.275271 sec, 0.475554/0.475554 sec, 0.127886/0.127886 sec, 0.237617/0.237617 sec, 0.167783/0.167783 sec, 0.376877/0.376877 sec, 0.217992/0.217992 sec, 2.93656/2.93656 sec, 5.68132/5.68132 sec, 98.629/98.629 sec, 1036.04/1036.04 sec )
[LOG] Total clause minimization time: 2037.35/2044 sec (0.189463/0.189463 sec, 0.457761/0.457761 sec, 0.149923/0.149923 sec, 0.156423/0.156423 sec, 0.211995/0.211995 sec, 0.358599/0.358599 sec, 0.284314/0.284314 sec, 149.275/149.275 sec, 306.682/306.682 sec, 933.681/933.681 sec, 645.901/645.901 sec )
[LOG] Total clause size reduction: 890826 --> 46705 (915 --> 6, 1200 --> 8, 936 --> 8, 1920 --> 14, 3757 --> 48, 12360 --> 123, 7449 --> 146, 209520 --> 9922, 298961 --> 15835, 279888 --> 16951, 73920 --> 3644 )
[LOG] Average clause size reduction: 171.808 --> 9.00771 (228.75 --> 1.5, 240 --> 1.6, 187.2 --> 1.6, 274.286 --> 2, 208.722 --> 2.66667, 301.463 --> 3, 186.225 --> 3.65, 179.845 --> 8.51674, 168.905 --> 8.94633, 167.899 --> 10.1686, 159.654 --> 7.87041 )
[LOG] Overall execution time: 3186.3 sec CPU time.
[LOG] Overall execution time: 3199 sec real time.
Synthesis time: 3198.73 sec (Real time) / 3173.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.71 sec (Real time) / 9.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2763.20 sec (Real time) / 2754.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 29893 11 42 1 29829
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 830.638 sec CPU time.
[LOG] Relation determinization time: 846 sec real time.
[LOG] Final circuit size: 34262 new AND gates.
[LOG] Size before ABC: 48769 AND gates.
[LOG] Size after ABC: 34261 AND gates.
[LOG] Time for optimizing with ABC: 15 seconds.
[LOG] Total time for all control signals: 829.862/831 sec (16.006/16 sec, 59.2837/60 sec, 87.6056/87 sec, 3.94682/4 sec, 159.379/160 sec, 171.058/171 sec, 108.674/109 sec, 54.0721/54 sec, 80.1499/80 sec, 2.19647/2 sec, 46.5841/47 sec, 38.8423/39 sec, 2.06404/2 sec )
[LOG] Nr of iterations: 4653 (2382, 182, 1245, 10, 226, 236, 153, 88, 92, 12, 11, 13, 3 )
[LOG] Total clause computation time: 131.413/126 sec (0.956874/0.956874 sec, 2.47417/2.47417 sec, 7.08618/7.08618 sec, 2.66528/2.66528 sec, 2.58715/2.58715 sec, 2.73445/2.73445 sec, 2.33241/2.33241 sec, 6.94475/6.94475 sec, 18.7307/18.7307 sec, 1.00122/1.00122 sec, 45.4033/45.4033 sec, 37.5509/37.5509 sec, 0.94523/0.94523 sec )
[LOG] Total clause minimization time: 695.821/701 sec (14.9273/14.9273 sec, 56.6687/56.6687 sec, 80.0263/80.0263 sec, 1.15014/1.15014 sec, 156.534/156.534 sec, 168.043/168.043 sec, 106.106/106.106 sec, 46.9405/46.9405 sec, 61.1973/61.1973 sec, 1.04651/1.04651 sec, 1.06263/1.06263 sec, 1.14345/1.14345 sec, 0.975385/0.975385 sec )
[LOG] Total clause size reduction: 1710734 --> 48511 (919066 --> 31985, 67513 --> 748, 450328 --> 12251, 2988 --> 9, 78975 --> 853, 79900 --> 962, 50008 --> 624, 25491 --> 479, 29848 --> 527, 2123 --> 23, 1880 --> 22, 2256 --> 24, 358 --> 4 )
[LOG] Average clause size reduction: 367.663 --> 10.4257 (385.838 --> 13.4278, 370.951 --> 4.10989, 361.709 --> 9.84016, 298.8 --> 0.9, 349.447 --> 3.77434, 338.559 --> 4.07627, 326.85 --> 4.07843, 289.67 --> 5.44318, 324.435 --> 5.72826, 176.917 --> 1.91667, 170.909 --> 2, 173.538 --> 1.84615, 119.333 --> 1.33333 )
[LOG] Overall execution time: 830.643 sec CPU time.
[LOG] Overall execution time: 846 sec real time.
Synthesis time: 845.86 sec (Real time) / 832.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.99 sec (Real time) / 8.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3383.73 sec (Real time) / 3371.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 34678 13 47 1 34606
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 3357.36 sec CPU time.
[LOG] Relation determinization time: 3428 sec real time.
[LOG] Final circuit size: 76364 new AND gates.
[LOG] Size before ABC: 113460 AND gates.
[LOG] Size after ABC: 76364 AND gates.
[LOG] Time for optimizing with ABC: 69 seconds.
[LOG] Total time for all control signals: 3356.1/3359 sec (35.9192/36 sec, 134.114/134 sec, 418.99/420 sec, 49.2932/49 sec, 325.125/326 sec, 469.896/470 sec, 535.862/536 sec, 970.977/971 sec, 72.9962/73 sec, 181.666/182 sec, 5.65262/6 sec, 5.48515/5 sec, 144.828/145 sec, 5.2967/6 sec )
[LOG] Nr of iterations: 9420 (4729, 237, 3210, 11, 336, 227, 196, 257, 79, 85, 16, 16, 15, 6 )
[LOG] Total clause computation time: 306.998/309 sec (3.05323/3.05323 sec, 9.53573/9.53573 sec, 27.6298/27.6298 sec, 45.9245/45.9245 sec, 7.31375/7.31375 sec, 6.74098/6.74098 sec, 6.97879/6.97879 sec, 7.06007/7.06007 sec, 19.8066/19.8066 sec, 55.1402/55.1402 sec, 2.58239/2.58239 sec, 2.49844/2.49844 sec, 110.28/110.28 sec, 2.45391/2.45391 sec )
[LOG] Total clause minimization time: 3040.45/3039 sec (32.6041/32.6041 sec, 124.206/124.206 sec, 388.625/388.625 sec, 3.05477/3.05477 sec, 317.053/317.053 sec, 462.499/462.499 sec, 528.266/528.266 sec, 963.209/963.209 sec, 52.8153/52.8153 sec, 126.039/126.039 sec, 2.71872/2.71872 sec, 2.65081/2.65081 sec, 34.2082/34.2082 sec, 2.5072/2.5072 sec )
[LOG] Total clause size reduction: 3941096 --> 113169 (2066136 --> 70776, 100064 --> 1024, 1318899 --> 36012, 3780 --> 10, 134000 --> 1375, 87914 --> 947, 73710 --> 849, 93952 --> 1123, 25350 --> 440, 27216 --> 512, 3150 --> 33, 3075 --> 30, 2870 --> 28, 980 --> 10 )
[LOG] Average clause size reduction: 418.375 --> 12.0137 (436.908 --> 14.9664, 422.211 --> 4.32068, 410.872 --> 11.2187, 343.636 --> 0.909091, 398.81 --> 4.09226, 387.286 --> 4.17181, 376.071 --> 4.33163, 365.572 --> 4.36965, 320.886 --> 5.56962, 320.188 --> 6.02353, 196.875 --> 2.0625, 192.188 --> 1.875, 191.333 --> 1.86667, 163.333 --> 1.66667 )
[LOG] Overall execution time: 3357.37 sec CPU time.
[LOG] Overall execution time: 3428 sec real time.
Synthesis time: 3428.03 sec (Real time) / 3374.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.12 sec (Real time) / 13.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7947.70 sec (Real time) / 7920.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 76836 15 52 1 76755
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 7228.7 sec CPU time.
[LOG] Relation determinization time: 7263 sec real time.
[LOG] Final circuit size: 150320 new AND gates.
[LOG] Size before ABC: 222019 AND gates.
[LOG] Size after ABC: 150320 AND gates.
[LOG] Time for optimizing with ABC: 17 seconds.
[LOG] Total time for all control signals: 7225.01/7242 sec (79.2209/79 sec, 455.535/457 sec, 1153.17/1156 sec, 102.891/104 sec, 703.354/705 sec, 664.34/666 sec, 834.259/836 sec, 1332.12/1335 sec, 1261.12/1264 sec, 129.967/130 sec, 453.188/454 sec, 14.4473/15 sec, 13.6715/13 sec, 13.9844/14 sec, 13.7382/14 sec )
[LOG] Nr of iterations: 16226 (8396, 223, 6310, 15, 232, 242, 147, 214, 263, 66, 65, 21, 13, 16, 3 )
[LOG] Total clause computation time: 631.645/645 sec (3.28227/3.28227 sec, 21.3473/21.3473 sec, 91.0312/91.0312 sec, 93.7663/93.7663 sec, 25.7546/25.7546 sec, 19.308/19.308 sec, 19.8767/19.8767 sec, 20.7443/20.7443 sec, 18.616/18.616 sec, 64.3891/64.3891 sec, 227.588/227.588 sec, 6.56949/6.56949 sec, 6.44215/6.44215 sec, 6.36387/6.36387 sec, 6.56597/6.56597 sec )
[LOG] Total clause minimization time: 6573.17/6570 sec (75.2909/75.2909 sec, 433.509/433.509 sec, 1052.8/1052.8 sec, 8.50525/8.50525 sec, 676.512/676.512 sec, 643.94/643.94 sec, 813.497/813.497 sec, 1310.32/1310.32 sec, 1241.26/1241.26 sec, 64.8975/64.8975 sec, 224.887/224.887 sec, 7.3135/7.3135 sec, 6.69803/6.69803 sec, 7.08059/7.08059 sec, 6.65881/6.65881 sec )
[LOG] Total clause size reduction: 7621836 --> 221695 (4096760 --> 135383, 105450 --> 922, 2902140 --> 80023, 5950 --> 17, 103719 --> 962, 105558 --> 966, 62342 --> 571, 88608 --> 884, 96940 --> 1135, 21905 --> 331, 21504 --> 392, 4540 --> 47, 2664 --> 25, 3330 --> 33, 426 --> 4 )
[LOG] Average clause size reduction: 469.73 --> 13.6629 (487.942 --> 16.1247, 472.87 --> 4.13453, 459.927 --> 12.6819, 396.667 --> 1.13333, 447.065 --> 4.14655, 436.19 --> 3.99174, 424.095 --> 3.88435, 414.056 --> 4.13084, 368.593 --> 4.31559, 331.894 --> 5.01515, 330.831 --> 6.03077, 216.19 --> 2.2381, 204.923 --> 1.92308, 208.125 --> 2.0625, 142 --> 1.33333 )
[LOG] Overall execution time: 7228.71 sec CPU time.
[LOG] Overall execution time: 7263 sec real time.
Synthesis time: 7262.78 sec (Real time) / 7114.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 25.95 sec (Real time) / 25.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10001.17 sec (Real time) / 9967.13 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 150847 17 57 1 150758
=====================  amba9b5y.aag =====================
Synthesis time: 10000.54 sec (Real time) / 9859.60 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Synthesis time: 10000.47 sec (Real time) / 9784.94 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 1.38007 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1154 new AND gates.
[LOG] Size before ABC: 1427 AND gates.
[LOG] Size after ABC: 1152 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.3058/1 sec (0.041517/0 sec, 0.042075/0 sec, 0.035996/0 sec, 0.047259/0 sec, 0.047944/0 sec, 0.071858/0 sec, 0.644394/1 sec, 0.374761/0 sec )
[LOG] Nr of iterations: 265 (4, 2, 4, 8, 15, 10, 153, 69 )
[LOG] Total clause computation time: 0.276354/0 sec (0.020036/0.020036 sec, 0.018573/0.018573 sec, 0.017903/0.017903 sec, 0.019826/0.019826 sec, 0.018296/0.018296 sec, 0.030635/0.030635 sec, 0.051027/0.051027 sec, 0.100058/0.100058 sec )
[LOG] Total clause minimization time: 0.995802/1 sec (0.018132/0.018132 sec, 0.020585/0.020585 sec, 0.015172/0.015172 sec, 0.024352/0.024352 sec, 0.026414/0.026414 sec, 0.037833/0.037833 sec, 0.586258/0.586258 sec, 0.267056/0.267056 sec )
[LOG] Total clause size reduction: 49416 --> 1291 (570 --> 6, 201 --> 1, 627 --> 4, 1190 --> 13, 2772 --> 39, 1260 --> 29, 29944 --> 893, 12852 --> 306 )
[LOG] Average clause size reduction: 186.475 --> 4.8717 (142.5 --> 1.5, 100.5 --> 0.5, 156.75 --> 1, 148.75 --> 1.625, 184.8 --> 2.6, 126 --> 2.9, 195.712 --> 5.8366, 186.261 --> 4.43478 )
[LOG] Overall execution time: 1.38245 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.68 sec (Real time) / 1.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.43 sec (Real time) / 4.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1379 7 31 1 1335
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 214.789 sec CPU time.
[LOG] Relation determinization time: 216 sec real time.
[LOG] Final circuit size: 6983 new AND gates.
[LOG] Size before ABC: 9589 AND gates.
[LOG] Size after ABC: 6982 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 214.375/215 sec (0.251539/1 sec, 0.334741/0 sec, 0.17861/0 sec, 1.26381/2 sec, 0.19363/0 sec, 6.31474/6 sec, 18.2977/18 sec, 54.2607/55 sec, 70.2134/70 sec, 63.0663/63 sec )
[LOG] Nr of iterations: 1482 (5, 7, 7, 59, 6, 275, 61, 379, 531, 152 )
[LOG] Total clause computation time: 37.8782/37 sec (0.106455/0.106455 sec, 0.164738/0.164738 sec, 0.085672/0.085672 sec, 0.177455/0.177455 sec, 0.094519/0.094519 sec, 0.402499/0.402499 sec, 0.823321/0.823321 sec, 2.72903/2.72903 sec, 11.3496/11.3496 sec, 21.9449/21.9449 sec )
[LOG] Total clause minimization time: 176.101/178 sec (0.135726/0.135726 sec, 0.161367/0.161367 sec, 0.084333/0.084333 sec, 1.07487/1.07487 sec, 0.089645/0.089645 sec, 5.88288/5.88288 sec, 17.4528/17.4528 sec, 51.4377/51.4377 sec, 58.738/58.738 sec, 41.0439/41.0439 sec )
[LOG] Total clause size reduction: 249259 --> 9432 (968 --> 8, 1440 --> 17, 1188 --> 14, 13282 --> 366, 935 --> 10, 59732 --> 1568, 12180 --> 297, 57834 --> 2358, 80560 --> 3733, 21140 --> 1061 )
[LOG] Average clause size reduction: 168.191 --> 6.36437 (193.6 --> 1.6, 205.714 --> 2.42857, 169.714 --> 2, 225.119 --> 6.20339, 155.833 --> 1.66667, 217.207 --> 5.70182, 199.672 --> 4.86885, 152.596 --> 6.22164, 151.714 --> 7.03013, 139.079 --> 6.98026 )
[LOG] Overall execution time: 214.793 sec CPU time.
[LOG] Overall execution time: 216 sec real time.
Synthesis time: 216.34 sec (Real time) / 213.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.07 sec (Real time) / 6.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 159.34 sec (Real time) / 158.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 7267 9 37 1 7212
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 4916.24 sec CPU time.
[LOG] Relation determinization time: 4931 sec real time.
[LOG] Final circuit size: 42056 new AND gates.
[LOG] Size before ABC: 68788 AND gates.
[LOG] Size after ABC: 42056 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 4914.51/4919 sec (1.11192/2 sec, 1.42297/1 sec, 0.916202/1 sec, 1.59489/2 sec, 1.06367/1 sec, 45.3605/45 sec, 1.56062/2 sec, 419.657/420 sec, 1133.46/1134 sec, 1069.95/1072 sec, 2238.42/2239 sec )
[LOG] Nr of iterations: 7486 (4, 6, 9, 6, 11, 21, 36, 2021, 2521, 2304, 547 )
[LOG] Total clause computation time: 1800.21/1785 sec (0.596891/0.596891 sec, 0.752325/0.752325 sec, 0.42991/0.42991 sec, 1.11728/1.11728 sec, 0.518802/0.518802 sec, 23.5888/23.5888 sec, 0.620197/0.620197 sec, 7.87218/7.87218 sec, 13.9968/13.9968 sec, 341.567/341.567 sec, 1409.15/1409.15 sec )
[LOG] Total clause minimization time: 3108.42/3128 sec (0.490147/0.490147 sec, 0.645499/0.645499 sec, 0.46081/0.46081 sec, 0.452708/0.452708 sec, 0.518945/0.518945 sec, 21.7435/21.7435 sec, 0.909905/0.909905 sec, 411.286/411.286 sec, 1117.86/1117.86 sec, 725.85/725.85 sec, 828.207/828.207 sec )
[LOG] Total clause size reduction: 1320862 --> 68647 (906 --> 7, 1485 --> 13, 1912 --> 17, 1420 --> 6, 2390 --> 24, 4220 --> 45, 7840 --> 129, 373700 --> 18588, 438480 --> 22819, 398419 --> 22534, 90090 --> 4465 )
[LOG] Average clause size reduction: 176.444 --> 9.17005 (226.5 --> 1.75, 247.5 --> 2.16667, 212.444 --> 1.88889, 236.667 --> 1, 217.273 --> 2.18182, 200.952 --> 2.14286, 217.778 --> 3.58333, 184.908 --> 9.19743, 173.931 --> 9.05157, 172.925 --> 9.78038, 164.698 --> 8.16271 )
[LOG] Overall execution time: 4916.25 sec CPU time.
[LOG] Overall execution time: 4931 sec real time.
Synthesis time: 4931.31 sec (Real time) / 4883.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.61 sec (Real time) / 9.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10001.15 sec (Real time) / 9965.48 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 42403 11 43 1 42338
=====================  amba5f17y.aag =====================
Synthesis time: 10000.43 sec (Real time) / 9933.43 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.65 sec (Real time) / 9902.62 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.58 sec (Real time) / 9944.53 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01018 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004839/0 sec (0.004839/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.001351/0 sec (0.001351/0.001351 sec )
[LOG] Total clause minimization time: 0.001478/0 sec (0.001478/0.001478 sec )
[LOG] Total clause size reduction: 358 --> 2 (358 --> 2 )
[LOG] Average clause size reduction: 119.333 --> 0.666667 (119.333 --> 0.666667 )
[LOG] Overall execution time: 0.012269 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 333 3 48 1 281
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.056278 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023911/0 sec (0.023911/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.008794/0 sec (0.008794/0.008794 sec )
[LOG] Total clause minimization time: 0.011113/0 sec (0.011113/0.011113 sec )
[LOG] Total clause size reduction: 2368 --> 8 (2368 --> 8 )
[LOG] Average clause size reduction: 263.111 --> 0.888889 (263.111 --> 0.888889 )
[LOG] Overall execution time: 0.059828 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 564 3 84 1 476
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.092853 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034512/0 sec (0.034512/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.014108/0 sec (0.014108/0.014108 sec )
[LOG] Total clause minimization time: 0.014468/0 sec (0.014468/0.014468 sec )
[LOG] Total clause size reduction: 5038 --> 20 (5038 --> 20 )
[LOG] Average clause size reduction: 419.833 --> 1.66667 (419.833 --> 1.66667 )
[LOG] Overall execution time: 0.098633 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 884 3 133 1 747
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016931 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007903/0 sec (0.007903/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.002912/0 sec (0.002912/0.002912 sec )
[LOG] Total clause minimization time: 0.002552/0 sec (0.002552/0.002552 sec )
[LOG] Total clause size reduction: 992 --> 7 (992 --> 7 )
[LOG] Average clause size reduction: 198.4 --> 1.4 (198.4 --> 1.4 )
[LOG] Overall execution time: 0.019374 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 433 3 64 1 365
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.101022 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.036354/0 sec (0.036354/0 sec )
[LOG] Nr of iterations: 19 (19 )
[LOG] Total clause computation time: 0.017512/0 sec (0.017512/0.017512 sec )
[LOG] Total clause minimization time: 0.013266/0 sec (0.013266/0.013266 sec )
[LOG] Total clause size reduction: 7434 --> 26 (7434 --> 26 )
[LOG] Average clause size reduction: 391.263 --> 1.36842 (391.263 --> 1.36842 )
[LOG] Overall execution time: 0.105622 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 745 3 112 1 629
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.131395 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 42 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041982/0 sec (0.041982/0 sec )
[LOG] Nr of iterations: 18 (18 )
[LOG] Total clause computation time: 0.020214/0 sec (0.020214/0.020214 sec )
[LOG] Total clause minimization time: 0.014662/0 sec (0.014662/0.014662 sec )
[LOG] Total clause size reduction: 9520 --> 25 (9520 --> 25 )
[LOG] Average clause size reduction: 528.889 --> 1.38889 (528.889 --> 1.38889 )
[LOG] Overall execution time: 0.138611 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 988 3 161 1 823
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.019786 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.003944/0 sec (0.003944/0.003944 sec )
[LOG] Total clause minimization time: 0.003787/0 sec (0.003787/0.003787 sec )
[LOG] Total clause size reduction: 1414 --> 9 (1414 --> 9 )
[LOG] Average clause size reduction: 176.75 --> 1.125 (176.75 --> 1.125 )
[LOG] Overall execution time: 0.021986 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 395 3 56 1 335
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.087098 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.032256/0 sec (0.032256/0 sec )
[LOG] Nr of iterations: 19 (19 )
[LOG] Total clause computation time: 0.015988/0 sec (0.015988/0.015988 sec )
[LOG] Total clause minimization time: 0.011528/0 sec (0.011528/0.011528 sec )
[LOG] Total clause size reduction: 6012 --> 20 (6012 --> 20 )
[LOG] Average clause size reduction: 316.421 --> 1.05263 (316.421 --> 1.05263 )
[LOG] Overall execution time: 0.091186 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 665 3 98 1 563
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001892 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000455/0 sec (0.000455/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002625 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002372 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000687/0 sec (0.000687/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003263 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.00865 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004931/0 sec (0.004931/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.001752/0 sec (0.001752/0.001752 sec )
[LOG] Total clause minimization time: 0.002018/0 sec (0.002018/0.002018 sec )
[LOG] Total clause size reduction: 400 --> 4 (400 --> 4 )
[LOG] Average clause size reduction: 80 --> 0.8 (80 --> 0.8 )
[LOG] Overall execution time: 0.009875 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 187 1 32 1 153
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.021634 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010849/0 sec (0.010849/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.004779/0 sec (0.004779/0.004779 sec )
[LOG] Total clause minimization time: 0.004056/0 sec (0.004056/0.004056 sec )
[LOG] Total clause size reduction: 1162 --> 7 (1162 --> 7 )
[LOG] Average clause size reduction: 145.25 --> 0.875 (145.25 --> 0.875 )
[LOG] Overall execution time: 0.023546 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012121 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005928/0 sec (0.003197/0 sec, 0.002731/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.001099/0 sec (0.000595/0.000595 sec, 0.000504/0.000504 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01458 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.022627 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008398/0 sec (0.004499/0 sec, 0.003899/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000148/0 sec (6.2e-05/6.2e-05 sec, 8.6e-05/8.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.0269 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005417 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002368/0 sec (0.001247/0 sec, 0.001121/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 5.1e-05/0 sec (2.6e-05/2.6e-05 sec, 2.5e-05/2.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006825 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.007682 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00387/0 sec (0.002095/0 sec, 0.001775/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 6.7e-05/0 sec (3.4e-05/3.4e-05 sec, 3.3e-05/3.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009815 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.003301 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001528/0 sec (0.001528/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000599/0 sec (0.000599/0.000599 sec )
[LOG] Total clause minimization time: 0.000515/0 sec (0.000515/0.000515 sec )
[LOG] Total clause size reduction: 30 --> 1 (30 --> 1 )
[LOG] Average clause size reduction: 15 --> 0.5 (15 --> 0.5 )
[LOG] Overall execution time: 0.004014 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.004123 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001797/0 sec (0.001797/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000632/0 sec (0.000632/0.000632 sec )
[LOG] Total clause minimization time: 0.000527/0 sec (0.000527/0.000527 sec )
[LOG] Total clause size reduction: 48 --> 1 (48 --> 1 )
[LOG] Average clause size reduction: 24 --> 0.5 (24 --> 0.5 )
[LOG] Overall execution time: 0.005005 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026578 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 59 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02042/0 sec (0.008351/0 sec, 0.012069/0 sec )
[LOG] Nr of iterations: 14 (9, 5 )
[LOG] Total clause computation time: 0.006482/0 sec (0.002005/0.002005 sec, 0.004477/0.004477 sec )
[LOG] Total clause minimization time: 0.011295/0 sec (0.004956/0.004956 sec, 0.006339/0.006339 sec )
[LOG] Total clause size reduction: 1516 --> 34 (1128 --> 23, 388 --> 11 )
[LOG] Average clause size reduction: 108.286 --> 2.42857 (125.333 --> 2.55556, 77.6 --> 2.2 )
[LOG] Overall execution time: 0.027928 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 232 2 36 1 192
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.054937 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036301/0 sec (0.015258/0 sec, 0.021043/0 sec )
[LOG] Nr of iterations: 15 (10, 5 )
[LOG] Total clause computation time: 0.012853/0 sec (0.003919/0.003919 sec, 0.008934/0.008934 sec )
[LOG] Total clause minimization time: 0.018944/0 sec (0.008951/0.008951 sec, 0.009993/0.009993 sec )
[LOG] Total clause size reduction: 2746 --> 26 (2106 --> 19, 640 --> 7 )
[LOG] Average clause size reduction: 183.067 --> 1.73333 (210.6 --> 1.9, 128 --> 1.4 )
[LOG] Overall execution time: 0.057042 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 356 2 63 1 289
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.017247 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013109/0 sec (0.004816/0 sec, 0.008293/0 sec )
[LOG] Nr of iterations: 14 (7, 7 )
[LOG] Total clause computation time: 0.005249/0 sec (0.001736/0.001736 sec, 0.003513/0.003513 sec )
[LOG] Total clause minimization time: 0.005561/0 sec (0.001884/0.001884 sec, 0.003677/0.003677 sec )
[LOG] Total clause size reduction: 1362 --> 16 (780 --> 8, 582 --> 8 )
[LOG] Average clause size reduction: 97.2857 --> 1.14286 (111.429 --> 1.14286, 83.1429 --> 1.14286 )
[LOG] Overall execution time: 0.018501 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 200 2 28 1 168
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.04544 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 47 new AND gates.
[LOG] Size before ABC: 73 AND gates.
[LOG] Size after ABC: 47 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.032844/0 sec (0.010199/0 sec, 0.022645/0 sec )
[LOG] Nr of iterations: 22 (9, 13 )
[LOG] Total clause computation time: 0.013363/0 sec (0.003478/0.003478 sec, 0.009885/0.009885 sec )
[LOG] Total clause minimization time: 0.015399/0 sec (0.004592/0.004592 sec, 0.010807/0.010807 sec )
[LOG] Total clause size reduction: 3632 --> 29 (1712 --> 11, 1920 --> 18 )
[LOG] Average clause size reduction: 165.091 --> 1.31818 (190.222 --> 1.22222, 147.692 --> 1.38462 )
[LOG] Overall execution time: 0.047279 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 344 2 49 1 291
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.045517 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 60 new AND gates.
[LOG] Size before ABC: 89 AND gates.
[LOG] Size after ABC: 60 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038563/0 sec (0.008715/0 sec, 0.01386/0 sec, 0.015988/0 sec )
[LOG] Nr of iterations: 27 (10, 9, 8 )
[LOG] Total clause computation time: 0.014647/0 sec (0.002712/0.002712 sec, 0.005264/0.005264 sec, 0.006671/0.006671 sec )
[LOG] Total clause minimization time: 0.019085/0 sec (0.004324/0.004324 sec, 0.007031/0.007031 sec, 0.00773/0.00773 sec )
[LOG] Total clause size reduction: 3859 --> 42 (1692 --> 17, 1264 --> 12, 903 --> 13 )
[LOG] Average clause size reduction: 142.926 --> 1.55556 (169.2 --> 1.7, 140.444 --> 1.33333, 112.875 --> 1.625 )
[LOG] Overall execution time: 0.047038 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 312 3 36 1 270
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.137488 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 101 new AND gates.
[LOG] Size before ABC: 168 AND gates.
[LOG] Size after ABC: 101 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.110488/0 sec (0.02229/0 sec, 0.043248/0 sec, 0.04495/0 sec )
[LOG] Nr of iterations: 49 (15, 26, 8 )
[LOG] Total clause computation time: 0.042598/0 sec (0.005863/0.005863 sec, 0.017164/0.017164 sec, 0.019571/0.019571 sec )
[LOG] Total clause minimization time: 0.058813/0 sec (0.01328/0.01328 sec, 0.023017/0.023017 sec, 0.022516/0.022516 sec )
[LOG] Total clause size reduction: 12303 --> 88 (4312 --> 27, 6500 --> 51, 1491 --> 10 )
[LOG] Average clause size reduction: 251.082 --> 1.79592 (287.467 --> 1.8, 250 --> 1.96154, 186.375 --> 1.25 )
[LOG] Overall execution time: 0.139982 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 512 3 63 1 443
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 2.87541 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 295 new AND gates.
[LOG] Size before ABC: 464 AND gates.
[LOG] Size after ABC: 295 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.36751/2 sec (0.316026/0 sec, 0.615842/0 sec, 1.43564/2 sec )
[LOG] Nr of iterations: 109 (7, 53, 49 )
[LOG] Total clause computation time: 0.560399/1 sec (0.096945/0.096945 sec, 0.153496/0.153496 sec, 0.309958/0.309958 sec )
[LOG] Total clause minimization time: 1.76406/1 sec (0.205732/0.205732 sec, 0.44812/0.44812 sec, 1.11021/1.11021 sec )
[LOG] Total clause size reduction: 16922 --> 432 (1326 --> 12, 8684 --> 226, 6912 --> 194 )
[LOG] Average clause size reduction: 155.248 --> 3.9633 (189.429 --> 1.71429, 163.849 --> 4.26415, 141.061 --> 3.95918 )
[LOG] Overall execution time: 2.88024 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.05 sec (Real time) / 2.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 586 2 52 1 529
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 2659.57 sec CPU time.
[LOG] Relation determinization time: 2662 sec real time.
[LOG] Final circuit size: 664 new AND gates.
[LOG] Size before ABC: 1043 AND gates.
[LOG] Size after ABC: 664 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2630.41/2633 sec (304.236/305 sec, 1083.16/1083 sec, 1243.02/1245 sec )
[LOG] Nr of iterations: 230 (18, 125, 87 )
[LOG] Total clause computation time: 914.374/915 sec (284.462/284.462 sec, 468.988/468.988 sec, 160.924/160.924 sec )
[LOG] Total clause minimization time: 1714.87/1717 sec (19.5082/19.5082 sec, 613.683/613.683 sec, 1081.68/1081.68 sec )
[LOG] Total clause size reduction: 61368 --> 993 (6256 --> 38, 34472 --> 592, 20640 --> 363 )
[LOG] Average clause size reduction: 266.817 --> 4.31739 (347.556 --> 2.11111, 275.776 --> 4.736, 237.241 --> 4.17241 )
[LOG] Overall execution time: 2659.65 sec CPU time.
[LOG] Overall execution time: 2662 sec real time.
Synthesis time: 2661.62 sec (Real time) / 2603.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 1150 2 91 1 1054
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 43.1057 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 1767 new AND gates.
[LOG] Size before ABC: 2742 AND gates.
[LOG] Size after ABC: 1767 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 42.028/42 sec (0.22276/1 sec, 1.69343/1 sec, 12.9088/13 sec, 27.203/27 sec )
[LOG] Nr of iterations: 383 (12, 220, 111, 40 )
[LOG] Total clause computation time: 0.833899/2 sec (0.065214/0.065214 sec, 0.186234/0.186234 sec, 0.300144/0.300144 sec, 0.282307/0.282307 sec )
[LOG] Total clause minimization time: 41.096/40 sec (0.140077/0.140077 sec, 1.47902/1.47902 sec, 12.5818/12.5818 sec, 26.8951/26.8951 sec )
[LOG] Total clause size reduction: 169287 --> 2659 (6347 --> 26, 105120 --> 1709, 43780 --> 747, 14040 --> 177 )
[LOG] Average clause size reduction: 442.003 --> 6.94256 (528.917 --> 2.16667, 477.818 --> 7.76818, 394.414 --> 6.72973, 351 --> 4.425 )
[LOG] Overall execution time: 43.114 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 43.56 sec (Real time) / 42.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.84 sec (Real time) / 0.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.33 sec (Real time) / 2.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 2494 3 133 1 2354
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.03697 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 68 new AND gates.
[LOG] Size before ABC: 104 AND gates.
[LOG] Size after ABC: 67 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027626/0 sec (0.009973/0 sec, 0.017653/0 sec )
[LOG] Nr of iterations: 24 (5, 19 )
[LOG] Total clause computation time: 0.012645/0 sec (0.003866/0.003866 sec, 0.008779/0.008779 sec )
[LOG] Total clause minimization time: 0.011689/0 sec (0.004438/0.004438 sec, 0.007251/0.007251 sec )
[LOG] Total clause size reduction: 2582 --> 54 (656 --> 7, 1926 --> 47 )
[LOG] Average clause size reduction: 107.583 --> 2.25 (131.2 --> 1.4, 101.368 --> 2.47368 )
[LOG] Overall execution time: 0.038523 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 300 2 36 1 261
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.130269 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 142 new AND gates.
[LOG] Size before ABC: 208 AND gates.
[LOG] Size after ABC: 141 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.082584/0 sec (0.030207/0 sec, 0.052377/0 sec )
[LOG] Nr of iterations: 44 (8, 36 )
[LOG] Total clause computation time: 0.032973/0 sec (0.013609/0.013609 sec, 0.019364/0.019364 sec )
[LOG] Total clause minimization time: 0.042314/0 sec (0.013052/0.013052 sec, 0.029262/0.029262 sec )
[LOG] Total clause size reduction: 8064 --> 122 (1904 --> 13, 6160 --> 109 )
[LOG] Average clause size reduction: 183.273 --> 2.77273 (238 --> 1.625, 171.111 --> 3.02778 )
[LOG] Overall execution time: 0.132845 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 530 2 63 1 464
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.126126 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.084168/0 sec (0.025149/0 sec, 0.026324/0 sec, 0.032695/0 sec )
[LOG] Nr of iterations: 13 (1, 8, 4 )
[LOG] Total clause computation time: 0.039171/0 sec (0.017971/0.017971 sec, 0.007729/0.007729 sec, 0.013471/0.013471 sec )
[LOG] Total clause minimization time: 0.025349/0 sec (0/0 sec, 0.012314/0.012314 sec, 0.013035/0.013035 sec )
[LOG] Total clause size reduction: 6101 --> 21 (0 --> 0, 4823 --> 15, 1278 --> 6 )
[LOG] Average clause size reduction: 469.308 --> 1.61538 (0 --> 0, 602.875 --> 1.875, 319.5 --> 1.5 )
[LOG] Overall execution time: 0.131667 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1126 2 96 1 1027
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.340404 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 31 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.152345/1 sec (0.048556/0 sec, 0.04868/0 sec, 0.055109/1 sec )
[LOG] Nr of iterations: 13 (1, 8, 4 )
[LOG] Total clause computation time: 0.071354/0 sec (0.036106/0.036106 sec, 0.014041/0.014041 sec, 0.021207/0.021207 sec )
[LOG] Total clause minimization time: 0.044966/1 sec (0/0 sec, 0.022758/0.022758 sec, 0.022208/0.022208 sec )
[LOG] Total clause size reduction: 10220 --> 20 (0 --> 0, 8078 --> 14, 2142 --> 6 )
[LOG] Average clause size reduction: 786.154 --> 1.53846 (0 --> 0, 1009.75 --> 1.75, 535.5 --> 1.5 )
[LOG] Overall execution time: 0.351189 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1871 2 168 1 1701
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.097886 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 110 new AND gates.
[LOG] Size before ABC: 127 AND gates.
[LOG] Size after ABC: 110 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.086669/0 sec (0.017318/0 sec, 0.021814/0 sec, 0.021901/0 sec, 0.025636/0 sec )
[LOG] Nr of iterations: 37 (11, 6, 10, 10 )
[LOG] Total clause computation time: 0.036275/0 sec (0.005598/0.005598 sec, 0.009858/0.009858 sec, 0.009645/0.009645 sec, 0.011174/0.011174 sec )
[LOG] Total clause minimization time: 0.040727/0 sec (0.009108/0.009108 sec, 0.009642/0.009642 sec, 0.00991/0.00991 sec, 0.012067/0.012067 sec )
[LOG] Total clause size reduction: 7987 --> 51 (3020 --> 19, 1295 --> 6, 1980 --> 14, 1692 --> 12 )
[LOG] Average clause size reduction: 215.865 --> 1.37838 (274.545 --> 1.72727, 215.833 --> 1, 198 --> 1.4, 169.2 --> 1.2 )
[LOG] Overall execution time: 0.100198 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 504 4 56 1 440
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.596756 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 405 new AND gates.
[LOG] Size before ABC: 519 AND gates.
[LOG] Size after ABC: 405 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.504702/1 sec (0.078724/0 sec, 0.108273/1 sec, 0.156965/0 sec, 0.16074/0 sec )
[LOG] Nr of iterations: 172 (48, 45, 48, 31 )
[LOG] Total clause computation time: 0.194165/0 sec (0.024843/0.024843 sec, 0.039346/0.039346 sec, 0.064171/0.064171 sec, 0.065805/0.065805 sec )
[LOG] Total clause minimization time: 0.284229/1 sec (0.047455/0.047455 sec, 0.06246/0.06246 sec, 0.085936/0.085936 sec, 0.088378/0.088378 sec )
[LOG] Total clause size reduction: 65690 --> 337 (22090 --> 100, 17996 --> 95, 16544 --> 95, 9060 --> 47 )
[LOG] Average clause size reduction: 381.919 --> 1.9593 (460.208 --> 2.08333, 399.911 --> 2.11111, 344.667 --> 1.97917, 292.258 --> 1.51613 )
[LOG] Overall execution time: 0.601033 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.78 sec (Real time) / 0.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 1003 4 98 1 897
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.127833 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.05519/0 sec (0.05519/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.021807/0 sec (0.021807/0.021807 sec )
[LOG] Total clause minimization time: 0.025093/0 sec (0.025093/0.025093 sec )
[LOG] Total clause size reduction: 5472 --> 9 (5472 --> 9 )
[LOG] Average clause size reduction: 547.2 --> 0.9 (547.2 --> 0.9 )
[LOG] Overall execution time: 0.135272 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1242 3 144 1 1094
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.4731 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.129361/0 sec (0.129361/0 sec )
[LOG] Nr of iterations: 16 (16 )
[LOG] Total clause computation time: 0.04875/0 sec (0.04875/0.04875 sec )
[LOG] Total clause minimization time: 0.063292/0 sec (0.063292/0.063292 sec )
[LOG] Total clause size reduction: 15330 --> 15 (15330 --> 15 )
[LOG] Average clause size reduction: 958.125 --> 0.9375 (958.125 --> 0.9375 )
[LOG] Overall execution time: 0.48926 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.56 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2119 3 252 1 1863
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016081 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010666/0 sec (0.010666/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.003724/0 sec (0.003724/0.003724 sec )
[LOG] Total clause minimization time: 0.005235/0 sec (0.005235/0.005235 sec )
[LOG] Total clause size reduction: 220 --> 2 (220 --> 2 )
[LOG] Average clause size reduction: 73.3333 --> 0.666667 (73.3333 --> 0.666667 )
[LOG] Overall execution time: 0.017772 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.045776 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.025433/0 sec (0.025433/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.010063/0 sec (0.010063/0.010063 sec )
[LOG] Total clause minimization time: 0.012388/0 sec (0.012388/0.012388 sec )
[LOG] Total clause size reduction: 910 --> 5 (910 --> 5 )
[LOG] Average clause size reduction: 151.667 --> 0.833333 (151.667 --> 0.833333 )
[LOG] Overall execution time: 0.048295 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 439 1 63 1 374
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.525092 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 156 new AND gates.
[LOG] Size before ABC: 240 AND gates.
[LOG] Size after ABC: 156 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.315579/0 sec (0.123863/0 sec, 0.191716/0 sec )
[LOG] Nr of iterations: 76 (55, 21 )
[LOG] Total clause computation time: 0.116229/0 sec (0.043004/0.043004 sec, 0.073225/0.073225 sec )
[LOG] Total clause minimization time: 0.175966/0 sec (0.068841/0.068841 sec, 0.107125/0.107125 sec )
[LOG] Total clause size reduction: 45514 --> 165 (33534 --> 114, 11980 --> 51 )
[LOG] Average clause size reduction: 598.868 --> 2.17105 (609.709 --> 2.07273, 570.476 --> 2.42857 )
[LOG] Overall execution time: 0.534009 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1527 4 160 1 1359
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 3.40622 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 327 new AND gates.
[LOG] Size before ABC: 521 AND gates.
[LOG] Size after ABC: 327 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.82858/2 sec (0.536554/0 sec, 1.29203/2 sec )
[LOG] Nr of iterations: 151 (127, 24 )
[LOG] Total clause computation time: 0.676738/1 sec (0.176841/0.176841 sec, 0.499897/0.499897 sec )
[LOG] Total clause minimization time: 1.08731/1 sec (0.324617/0.324617 sec, 0.76269/0.76269 sec )
[LOG] Total clause size reduction: 155152 --> 335 (131922 --> 280, 23230 --> 55 )
[LOG] Average clause size reduction: 1027.5 --> 2.21854 (1038.76 --> 2.20472, 967.917 --> 2.29167 )
[LOG] Overall execution time: 3.42677 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.60 sec (Real time) / 2.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.63 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.59 sec (Real time) / 0.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2670 4 280 1 2382
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.387067 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 202 new AND gates.
[LOG] Size before ABC: 291 AND gates.
[LOG] Size after ABC: 199 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.345559/0 sec (0.025536/0 sec, 0.027811/0 sec, 0.048717/0 sec, 0.0058/0 sec, 0.069305/0 sec, 0.068767/0 sec, 0.047955/0 sec, 0.051668/0 sec )
[LOG] Nr of iterations: 72 (4, 10, 33, 1, 13, 2, 7, 2 )
[LOG] Total clause computation time: 0.181992/0 sec (0.012989/0.012989 sec, 0.017496/0.017496 sec, 0.020186/0.020186 sec, 0.003393/0.003393 sec, 0.038804/0.038804 sec, 0.032978/0.032978 sec, 0.026237/0.026237 sec, 0.029909/0.029909 sec )
[LOG] Total clause minimization time: 0.144333/0 sec (0.01029/0.01029 sec, 0.008204/0.008204 sec, 0.025967/0.025967 sec, 0/0 sec, 0.027943/0.027943 sec, 0.033335/0.033335 sec, 0.019252/0.019252 sec, 0.019342/0.019342 sec )
[LOG] Total clause size reduction: 9803 --> 195 (492 --> 3, 1431 --> 21, 4896 --> 136, 0 --> 0, 1800 --> 27, 149 --> 0, 888 --> 7, 147 --> 1 )
[LOG] Average clause size reduction: 136.153 --> 2.70833 (123 --> 0.75, 143.1 --> 2.1, 148.364 --> 4.12121, 0 --> 0, 138.462 --> 2.07692, 74.5 --> 0, 126.857 --> 1, 73.5 --> 0.5 )
[LOG] Overall execution time: 0.388779 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 387 13 23 1 346
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.675845 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 191 new AND gates.
[LOG] Size before ABC: 239 AND gates.
[LOG] Size after ABC: 188 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.562599/0 sec (0.045855/0 sec, 0.04213/0 sec, 0.026331/0 sec, 0.057013/0 sec, 0.055302/0 sec, 0.065634/0 sec, 0.074053/0 sec, 0.067555/0 sec, 0.064004/0 sec, 0.064722/0 sec )
[LOG] Nr of iterations: 62 (5, 3, 2, 8, 2, 18, 5, 2, 10, 7 )
[LOG] Total clause computation time: 0.271213/0 sec (0.017829/0.017829 sec, 0.017414/0.017414 sec, 0.022944/0.022944 sec, 0.02831/0.02831 sec, 0.026227/0.026227 sec, 0.027263/0.027263 sec, 0.036023/0.036023 sec, 0.032631/0.032631 sec, 0.03167/0.03167 sec, 0.030902/0.030902 sec )
[LOG] Total clause minimization time: 0.256141/0 sec (0.024356/0.024356 sec, 0.021462/0.021462 sec, 6.6e-05/6.6e-05 sec, 0.025269/0.025269 sec, 0.025685/0.025685 sec, 0.034682/0.034682 sec, 0.034435/0.034435 sec, 0.031364/0.031364 sec, 0.028645/0.028645 sec, 0.030177/0.030177 sec )
[LOG] Total clause size reduction: 10500 --> 95 (944 --> 7, 462 --> 2, 251 --> 0, 1421 --> 13, 200 --> 1, 3349 --> 47, 776 --> 4, 193 --> 0, 1746 --> 14, 1158 --> 7 )
[LOG] Average clause size reduction: 169.355 --> 1.53226 (188.8 --> 1.4, 154 --> 0.666667, 125.5 --> 0, 177.625 --> 1.625, 100 --> 0.5, 186.056 --> 2.61111, 155.2 --> 0.8, 96.5 --> 0, 174.6 --> 1.4, 165.429 --> 1 )
[LOG] Overall execution time: 0.678276 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.83 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 475 15 27 1 426
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 110.512 sec CPU time.
[LOG] Relation determinization time: 111 sec real time.
[LOG] Final circuit size: 1554 new AND gates.
[LOG] Size before ABC: 2079 AND gates.
[LOG] Size after ABC: 1553 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 109.521/109 sec (0.722942/1 sec, 3.19751/3 sec, 0.615317/0 sec, 1.35503/2 sec, 1.23536/1 sec, 10.0625/10 sec, 22.3242/22 sec, 25.1996/26 sec, 21.1254/21 sec, 23.6833/23 sec )
[LOG] Nr of iterations: 378 (23, 128, 2, 71, 14, 36, 50, 16, 13, 25 )
[LOG] Total clause computation time: 7.9707/6 sec (0.314691/0.314691 sec, 0.439017/0.439017 sec, 0.59907/0.59907 sec, 0.572562/0.572562 sec, 0.487851/0.487851 sec, 1.18581/1.18581 sec, 1.37077/1.37077 sec, 1.15639/1.15639 sec, 1.19427/1.19427 sec, 0.650264/0.650264 sec )
[LOG] Total clause minimization time: 101.343/103 sec (0.392736/0.392736 sec, 2.73748/2.73748 sec, 0.000218/0.000218 sec, 0.762446/0.762446 sec, 0.72907/0.72907 sec, 8.85411/8.85411 sec, 20.9267/20.9267 sec, 24.0217/24.0217 sec, 19.9093/19.9093 sec, 23.0096/23.0096 sec )
[LOG] Total clause size reduction: 86902 --> 1931 (5742 --> 93, 32512 --> 789, 276 --> 0, 15960 --> 458, 2925 --> 94, 7770 --> 161, 10731 --> 199, 3270 --> 33, 2580 --> 33, 5136 --> 71 )
[LOG] Average clause size reduction: 229.899 --> 5.10847 (249.652 --> 4.04348, 254 --> 6.16406, 138 --> 0, 224.789 --> 6.4507, 208.929 --> 6.71429, 215.833 --> 4.47222, 214.62 --> 3.98, 204.375 --> 2.0625, 198.462 --> 2.53846, 205.44 --> 2.84 )
[LOG] Overall execution time: 110.517 sec CPU time.
[LOG] Overall execution time: 111 sec real time.
Synthesis time: 110.96 sec (Real time) / 110.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.47 sec (Real time) / 13.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1865 18 30 1 1808
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.127871 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 58 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.098548/0 sec (0.047015/0 sec, 0.051533/0 sec )
[LOG] Nr of iterations: 19 (14, 5 )
[LOG] Total clause computation time: 0.037376/0 sec (0.016475/0.016475 sec, 0.020901/0.020901 sec )
[LOG] Total clause minimization time: 0.046625/0 sec (0.022808/0.022808 sec, 0.023817/0.023817 sec )
[LOG] Total clause size reduction: 7115 --> 22 (5811 --> 18, 1304 --> 4 )
[LOG] Average clause size reduction: 374.474 --> 1.15789 (415.071 --> 1.28571, 260.8 --> 0.8 )
[LOG] Overall execution time: 0.134193 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1203 3 96 1 1102
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.565323 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 62 new AND gates.
[LOG] Size before ABC: 104 AND gates.
[LOG] Size after ABC: 62 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.39134/0 sec (0.110455/0 sec, 0.125689/0 sec, 0.155196/0 sec )
[LOG] Nr of iterations: 38 (14, 9, 15 )
[LOG] Total clause computation time: 0.155965/0 sec (0.044066/0.044066 sec, 0.052879/0.052879 sec, 0.05902/0.05902 sec )
[LOG] Total clause minimization time: 0.190446/0 sec (0.051239/0.051239 sec, 0.058014/0.058014 sec, 0.081193/0.081193 sec )
[LOG] Total clause size reduction: 20022 --> 60 (9464 --> 17, 4496 --> 14, 6062 --> 29 )
[LOG] Average clause size reduction: 526.895 --> 1.57895 (676 --> 1.21429, 499.556 --> 1.55556, 404.133 --> 1.93333 )
[LOG] Overall execution time: 0.577067 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2126 4 140 1 1979
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.298114 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 71 AND gates.
[LOG] Size after ABC: 38 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.202662/0 sec (0.104747/0 sec, 0.097915/0 sec )
[LOG] Nr of iterations: 30 (21, 9 )
[LOG] Total clause computation time: 0.085385/0 sec (0.036711/0.036711 sec, 0.048674/0.048674 sec )
[LOG] Total clause minimization time: 0.094406/0 sec (0.056176/0.056176 sec, 0.03823/0.03823 sec )
[LOG] Total clause size reduction: 14568 --> 55 (10960 --> 46, 3608 --> 9 )
[LOG] Average clause size reduction: 485.6 --> 1.83333 (521.905 --> 2.19048, 400.889 --> 1 )
[LOG] Overall execution time: 0.3087 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1696 3 152 1 1539
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.06846 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 103 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.696066/1 sec (0.214854/0 sec, 0.213891/1 sec, 0.267321/0 sec )
[LOG] Nr of iterations: 43 (20, 10, 13 )
[LOG] Total clause computation time: 0.260341/1 sec (0.073746/0.073746 sec, 0.090113/0.090113 sec, 0.096482/0.096482 sec )
[LOG] Total clause minimization time: 0.353302/0 sec (0.112237/0.112237 sec, 0.095839/0.095839 sec, 0.145226/0.145226 sec )
[LOG] Total clause size reduction: 38661 --> 78 (20634 --> 41, 8235 --> 16, 9792 --> 21 )
[LOG] Average clause size reduction: 899.093 --> 1.81395 (1031.7 --> 2.05, 823.5 --> 1.6, 753.231 --> 1.61538 )
[LOG] Overall execution time: 1.09937 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.24 sec (Real time) / 1.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.59 sec (Real time) / 1.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.04 sec (Real time) / 1.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3532 4 296 1 3229
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.02823 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013247/0 sec (0.013247/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.004556/0 sec (0.004556/0.004556 sec )
[LOG] Total clause minimization time: 0.006069/0 sec (0.006069/0.006069 sec )
[LOG] Total clause size reduction: 250 --> 1 (250 --> 1 )
[LOG] Average clause size reduction: 125 --> 0.5 (125 --> 0.5 )
[LOG] Overall execution time: 0.030521 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.061848 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024437/0 sec (0.024437/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.007764/0 sec (0.007764/0.007764 sec )
[LOG] Total clause minimization time: 0.013022/0 sec (0.013022/0.013022 sec )
[LOG] Total clause size reduction: 324 --> 1 (324 --> 1 )
[LOG] Average clause size reduction: 162 --> 0.5 (162 --> 0.5 )
[LOG] Overall execution time: 0.064849 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 526 3 68 1 454
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 4.45235 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.422661/1 sec (0.422661/1 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.151746/0 sec (0.151746/0.151746 sec )
[LOG] Total clause minimization time: 0.219899/0 sec (0.219899/0.219899 sec )
[LOG] Total clause size reduction: 24190 --> 10 (24190 --> 10 )
[LOG] Average clause size reduction: 2199.09 --> 0.909091 (2199.09 --> 0.909091 )
[LOG] Overall execution time: 4.49707 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.63 sec (Real time) / 3.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.07 sec (Real time) / 1.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.77 sec (Real time) / 3.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4546 3 363 1 4179
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 18.8572 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 54 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.74625/2 sec (1.74625/2 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.589698/1 sec (0.589698/0.589698 sec )
[LOG] Total clause minimization time: 1.05591/1 sec (1.05591/1.05591 sec )
[LOG] Total clause size reduction: 38100 --> 12 (38100 --> 12 )
[LOG] Average clause size reduction: 2930.77 --> 0.923077 (2930.77 --> 0.923077 )
[LOG] Overall execution time: 18.9309 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.07 sec (Real time) / 14.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.66 sec (Real time) / 1.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.68 sec (Real time) / 17.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5996 3 484 1 5508
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.049938 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021292/1 sec (0.021292/1 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.008509/0 sec (0.008509/0.008509 sec )
[LOG] Total clause minimization time: 0.008927/1 sec (0.008927/0.008927 sec )
[LOG] Total clause size reduction: 1975 --> 5 (1975 --> 5 )
[LOG] Average clause size reduction: 329.167 --> 0.833333 (329.167 --> 0.833333 )
[LOG] Overall execution time: 0.053427 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 578 3 87 1 487
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.123804 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039139/0 sec (0.039139/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.017657/0 sec (0.017657/0.017657 sec )
[LOG] Total clause minimization time: 0.015901/0 sec (0.015901/0.015901 sec )
[LOG] Total clause size reduction: 4716 --> 9 (4716 --> 9 )
[LOG] Average clause size reduction: 471.6 --> 0.9 (471.6 --> 0.9 )
[LOG] Overall execution time: 0.128616 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 760 3 116 1 640
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.050726 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.024087/0 sec (0.024087/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.012135/0 sec (0.012135/0.012135 sec )
[LOG] Total clause minimization time: 0.00888/0 sec (0.00888/0.00888 sec )
[LOG] Total clause size reduction: 1288 --> 4 (1288 --> 4 )
[LOG] Average clause size reduction: 257.6 --> 0.8 (257.6 --> 0.8 )
[LOG] Overall execution time: 0.053288 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 452 3 60 1 388
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.141949 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.046251/0 sec (0.046251/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.023947/0 sec (0.023947/0.023947 sec )
[LOG] Total clause minimization time: 0.016159/0 sec (0.016159/0.016159 sec )
[LOG] Total clause size reduction: 2192 --> 4 (2192 --> 4 )
[LOG] Average clause size reduction: 438.4 --> 0.8 (438.4 --> 0.8 )
[LOG] Overall execution time: 0.146301 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 785 4 88 1 692
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.282385 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.061792/0 sec (0.061792/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.030037/0 sec (0.030037/0.030037 sec )
[LOG] Total clause minimization time: 0.024114/0 sec (0.024114/0.024114 sec )
[LOG] Total clause size reduction: 4305 --> 7 (4305 --> 7 )
[LOG] Average clause size reduction: 538.125 --> 0.875 (538.125 --> 0.875 )
[LOG] Overall execution time: 0.28829 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 867 4 128 1 734
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 7.42084 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.21915/1 sec (1.21915/1 sec )
[LOG] Nr of iterations: 22 (22 )
[LOG] Total clause computation time: 0.795828/0 sec (0.795828/0.795828 sec )
[LOG] Total clause minimization time: 0.37171/1 sec (0.37171/0.37171 sec )
[LOG] Total clause size reduction: 49539 --> 21 (49539 --> 21 )
[LOG] Average clause size reduction: 2251.77 --> 0.954545 (2251.77 --> 0.954545 )
[LOG] Overall execution time: 7.4506 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.58 sec (Real time) / 5.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.33 sec (Real time) / 2.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2844 7 304 1 2532
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.150328 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.047996/0 sec (0.047996/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.021683/0 sec (0.021683/0.021683 sec )
[LOG] Total clause minimization time: 0.020355/0 sec (0.020355/0.020355 sec )
[LOG] Total clause size reduction: 4500 --> 9 (4500 --> 9 )
[LOG] Average clause size reduction: 450 --> 0.9 (450 --> 0.9 )
[LOG] Overall execution time: 0.155222 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 820 5 108 1 706
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012365 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00674/0 sec (0.00674/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.002115/0 sec (0.002115/0.002115 sec )
[LOG] Total clause minimization time: 0.003188/0 sec (0.003188/0.003188 sec )
[LOG] Total clause size reduction: 332 --> 2 (332 --> 2 )
[LOG] Average clause size reduction: 110.667 --> 0.666667 (110.667 --> 0.666667 )
[LOG] Overall execution time: 0.013931 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 246 3 44 1 199
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026461 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013338/0 sec (0.013338/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.005157/0 sec (0.005157/0.005157 sec )
[LOG] Total clause minimization time: 0.005961/0 sec (0.005961/0.005961 sec )
[LOG] Total clause size reduction: 470 --> 2 (470 --> 2 )
[LOG] Average clause size reduction: 156.667 --> 0.666667 (156.667 --> 0.666667 )
[LOG] Overall execution time: 0.028474 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 345 2 52 1 291
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.334035 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 53 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.090639/1 sec (0.090639/1 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.037262/1 sec (0.037262/0.037262 sec )
[LOG] Total clause minimization time: 0.044371/0 sec (0.044371/0.044371 sec )
[LOG] Total clause size reduction: 5607 --> 11 (5607 --> 11 )
[LOG] Average clause size reduction: 560.7 --> 1.1 (560.7 --> 1.1 )
[LOG] Overall execution time: 0.340266 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1063 2 116 1 944
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.104778 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036202/0 sec (0.036202/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.015224/0 sec (0.015224/0.015224 sec )
[LOG] Total clause minimization time: 0.016733/0 sec (0.016733/0.016733 sec )
[LOG] Total clause size reduction: 1172 --> 4 (1172 --> 4 )
[LOG] Average clause size reduction: 234.4 --> 0.8 (234.4 --> 0.8 )
[LOG] Overall execution time: 0.107943 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 532 2 68 1 462
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.123673 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.045765/0 sec (0.045765/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.02215/0 sec (0.02215/0.02215 sec )
[LOG] Total clause minimization time: 0.017426/0 sec (0.017426/0.017426 sec )
[LOG] Total clause size reduction: 2568 --> 4 (2568 --> 4 )
[LOG] Average clause size reduction: 513.6 --> 0.8 (513.6 --> 0.8 )
[LOG] Overall execution time: 0.12879 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 925 3 108 1 813
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.05251 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025373/0 sec (0.025373/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.012194/0 sec (0.012194/0.012194 sec )
[LOG] Total clause minimization time: 0.010188/0 sec (0.010188/0.010188 sec )
[LOG] Total clause size reduction: 1216 --> 4 (1216 --> 4 )
[LOG] Average clause size reduction: 243.2 --> 0.8 (243.2 --> 0.8 )
[LOG] Overall execution time: 0.054949 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 432 3 60 1 368
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.117624 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.045906/0 sec (0.045906/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.021359/0 sec (0.021359/0.021359 sec )
[LOG] Total clause minimization time: 0.018161/0 sec (0.018161/0.018161 sec )
[LOG] Total clause size reduction: 1776 --> 3 (1776 --> 3 )
[LOG] Average clause size reduction: 444 --> 0.75 (444 --> 0.75 )
[LOG] Overall execution time: 0.122465 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 958 2 96 1 860
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 0.722476 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.114739/0 sec (0.114739/0 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.051015/0 sec (0.051015/0.051015 sec )
[LOG] Total clause minimization time: 0.047698/0 sec (0.047698/0.047698 sec )
[LOG] Total clause size reduction: 14144 --> 13 (14144 --> 13 )
[LOG] Average clause size reduction: 1010.29 --> 0.928571 (1010.29 --> 0.928571 )
[LOG] Overall execution time: 0.734116 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.86 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.155392 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.052145/0 sec (0.052145/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.022353/0 sec (0.022353/0.022353 sec )
[LOG] Total clause minimization time: 0.022482/0 sec (0.022482/0.022482 sec )
[LOG] Total clause size reduction: 2070 --> 3 (2070 --> 3 )
[LOG] Average clause size reduction: 517.5 --> 0.75 (517.5 --> 0.75 )
[LOG] Overall execution time: 0.161017 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1085 3 104 1 977
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.262603 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0499/0 sec (0.0499/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.019343/0 sec (0.019343/0.019343 sec )
[LOG] Total clause minimization time: 0.023421/0 sec (0.023421/0.023421 sec )
[LOG] Total clause size reduction: 1030 --> 2 (1030 --> 2 )
[LOG] Average clause size reduction: 343.333 --> 0.666667 (343.333 --> 0.666667 )
[LOG] Overall execution time: 0.26854 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.205255 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.060503/0 sec (0.060503/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.026858/0 sec (0.026858/0.026858 sec )
[LOG] Total clause minimization time: 0.025073/0 sec (0.025073/0.025073 sec )
[LOG] Total clause size reduction: 2370 --> 3 (2370 --> 3 )
[LOG] Average clause size reduction: 592.5 --> 0.75 (592.5 --> 0.75 )
[LOG] Overall execution time: 0.211414 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1188 4 108 1 1075
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.419682 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 33 new AND gates.
[LOG] Size before ABC: 91 AND gates.
[LOG] Size after ABC: 33 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.249025/0 sec (0.062571/0 sec, 0.101004/0 sec, 0.08545/0 sec )
[LOG] Nr of iterations: 31 (10, 13, 8 )
[LOG] Total clause computation time: 0.102549/0 sec (0.0232/0.0232 sec, 0.043692/0.043692 sec, 0.035657/0.035657 sec )
[LOG] Total clause minimization time: 0.118974/0 sec (0.030083/0.030083 sec, 0.047869/0.047869 sec, 0.041022/0.041022 sec )
[LOG] Total clause size reduction: 17515 --> 59 (6714 --> 16, 7224 --> 33, 3577 --> 10 )
[LOG] Average clause size reduction: 565 --> 1.90323 (671.4 --> 1.6, 555.692 --> 2.53846, 447.125 --> 1.25 )
[LOG] Overall execution time: 0.428349 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1330 1 172 1 1154
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.070773 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.052643/0 sec (0.017452/0 sec, 0.035191/0 sec )
[LOG] Nr of iterations: 11 (7, 4 )
[LOG] Total clause computation time: 0.022892/0 sec (0.006353/0.006353 sec, 0.016539/0.016539 sec )
[LOG] Total clause minimization time: 0.024712/0 sec (0.008488/0.008488 sec, 0.016224/0.016224 sec )
[LOG] Total clause size reduction: 2337 --> 15 (1560 --> 12, 777 --> 3 )
[LOG] Average clause size reduction: 212.455 --> 1.36364 (222.857 --> 1.71429, 194.25 --> 0.75 )
[LOG] Overall execution time: 0.073022 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 409 2 60 1 346
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 171.124 sec CPU time.
[LOG] Relation determinization time: 171 sec real time.
[LOG] Final circuit size: 512 new AND gates.
[LOG] Size before ABC: 753 AND gates.
[LOG] Size after ABC: 512 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 157.214/158 sec (2.32451/3 sec, 71.8541/72 sec, 83.0349/83 sec )
[LOG] Nr of iterations: 173 (11, 69, 93 )
[LOG] Total clause computation time: 9.94726/10 sec (0.432603/0.432603 sec, 2.6605/2.6605 sec, 6.85416/6.85416 sec )
[LOG] Total clause minimization time: 146.965/147 sec (1.81967/1.81967 sec, 69.0891/69.0891 sec, 76.0564/76.0564 sec )
[LOG] Total clause size reduction: 182752 --> 549 (13600 --> 20, 77520 --> 190, 91632 --> 339 )
[LOG] Average clause size reduction: 1056.37 --> 3.17341 (1236.36 --> 1.81818, 1123.48 --> 2.75362, 985.29 --> 3.64516 )
[LOG] Overall execution time: 171.157 sec CPU time.
[LOG] Overall execution time: 171 sec real time.
Synthesis time: 171.39 sec (Real time) / 164.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.45 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2724 3 280 1 2438
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.043991 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033077/0 sec (0.010759/0 sec, 0.022318/0 sec )
[LOG] Nr of iterations: 15 (10, 5 )
[LOG] Total clause computation time: 0.014809/0 sec (0.003062/0.003062 sec, 0.011747/0.011747 sec )
[LOG] Total clause minimization time: 0.014461/0 sec (0.005724/0.005724 sec, 0.008737/0.008737 sec )
[LOG] Total clause size reduction: 2232 --> 23 (1548 --> 19, 684 --> 4 )
[LOG] Average clause size reduction: 148.8 --> 1.53333 (154.8 --> 1.9, 136.8 --> 0.8 )
[LOG] Overall execution time: 0.045843 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 295 2 48 1 244
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.02685 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019867/0 sec (0.00826/0 sec, 0.011607/0 sec )
[LOG] Nr of iterations: 11 (8, 3 )
[LOG] Total clause computation time: 0.008142/0 sec (0.002997/0.002997 sec, 0.005145/0.005145 sec )
[LOG] Total clause minimization time: 0.008317/0 sec (0.003511/0.003511 sec, 0.004806/0.004806 sec )
[LOG] Total clause size reduction: 1690 --> 14 (1316 --> 12, 374 --> 2 )
[LOG] Average clause size reduction: 153.636 --> 1.27273 (164.5 --> 1.5, 124.667 --> 0.666667 )
[LOG] Overall execution time: 0.028573 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 291 2 52 1 236
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.035321 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 35 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025812/0 sec (0.00979/0 sec, 0.016022/0 sec )
[LOG] Nr of iterations: 14 (10, 4 )
[LOG] Total clause computation time: 0.010871/0 sec (0.003276/0.003276 sec, 0.007595/0.007595 sec )
[LOG] Total clause minimization time: 0.011768/0 sec (0.00486/0.00486 sec, 0.006908/0.006908 sec )
[LOG] Total clause size reduction: 1941 --> 19 (1458 --> 16, 483 --> 3 )
[LOG] Average clause size reduction: 138.643 --> 1.35714 (145.8 --> 1.6, 120.75 --> 0.75 )
[LOG] Overall execution time: 0.036934 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 261 3 44 1 212
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.071053 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.053223/1 sec (0.021635/1 sec, 0.031588/0 sec )
[LOG] Nr of iterations: 10 (8, 2 )
[LOG] Total clause computation time: 0.020207/0 sec (0.006646/0.006646 sec, 0.013561/0.013561 sec )
[LOG] Total clause minimization time: 0.027966/1 sec (0.012347/0.012347 sec, 0.015619/0.015619 sec )
[LOG] Total clause size reduction: 2111 --> 14 (1848 --> 12, 263 --> 2 )
[LOG] Average clause size reduction: 211.1 --> 1.4 (231 --> 1.5, 131.5 --> 1 )
[LOG] Overall execution time: 0.073338 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 406 3 60 1 342
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.085294 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.056392/0 sec (0.018909/0 sec, 0.037483/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.023143/0 sec (0.00641/0.00641 sec, 0.016733/0.016733 sec )
[LOG] Total clause minimization time: 0.027628/0 sec (0.00963/0.00963 sec, 0.017998/0.017998 sec )
[LOG] Total clause size reduction: 3042 --> 17 (1662 --> 10, 1380 --> 7 )
[LOG] Average clause size reduction: 234 --> 1.30769 (237.429 --> 1.42857, 230 --> 1.16667 )
[LOG] Overall execution time: 0.087841 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 419 2 68 1 348
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.076757 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.056574/0 sec (0.021546/0 sec, 0.035028/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.022823/0 sec (0.007375/0.007375 sec, 0.015448/0.015448 sec )
[LOG] Total clause minimization time: 0.028522/0 sec (0.011496/0.011496 sec, 0.017026/0.017026 sec )
[LOG] Total clause size reduction: 2390 --> 13 (1330 --> 8, 1060 --> 5 )
[LOG] Average clause size reduction: 217.273 --> 1.18182 (221.667 --> 1.33333, 212 --> 1 )
[LOG] Overall execution time: 0.07907 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 408 3 60 1 343
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.756808 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 122 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.378189/0 sec (0.085198/0 sec, 0.167181/0 sec, 0.12581/0 sec )
[LOG] Nr of iterations: 31 (9, 17, 5 )
[LOG] Total clause computation time: 0.144675/0 sec (0.029958/0.029958 sec, 0.0676/0.0676 sec, 0.047117/0.047117 sec )
[LOG] Total clause minimization time: 0.192195/0 sec (0.041672/0.041672 sec, 0.085173/0.085173 sec, 0.06535/0.06535 sec )
[LOG] Total clause size reduction: 25716 --> 60 (8504 --> 17, 14112 --> 37, 3100 --> 6 )
[LOG] Average clause size reduction: 829.548 --> 1.93548 (944.889 --> 1.88889, 830.118 --> 2.17647, 620 --> 1.2 )
[LOG] Overall execution time: 0.77073 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.90 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1772 2 236 1 1532
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.091404 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 52 new AND gates.
[LOG] Size before ABC: 74 AND gates.
[LOG] Size after ABC: 52 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06549/0 sec (0.020244/0 sec, 0.045246/0 sec )
[LOG] Nr of iterations: 22 (8, 14 )
[LOG] Total clause computation time: 0.026633/0 sec (0.006971/0.006971 sec, 0.019662/0.019662 sec )
[LOG] Total clause minimization time: 0.033189/0 sec (0.010507/0.010507 sec, 0.022682/0.022682 sec )
[LOG] Total clause size reduction: 5427 --> 50 (1904 --> 10, 3523 --> 40 )
[LOG] Average clause size reduction: 246.682 --> 2.27273 (238 --> 1.25, 251.643 --> 2.85714 )
[LOG] Overall execution time: 0.093878 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 462 3 68 1 389
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.18962 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 116 new AND gates.
[LOG] Size before ABC: 272 AND gates.
[LOG] Size after ABC: 116 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.826059/1 sec (0.098432/1 sec, 0.258007/0 sec, 0.18702/0 sec, 0.2826/0 sec )
[LOG] Nr of iterations: 85 (15, 33, 24, 13 )
[LOG] Total clause computation time: 0.323695/0 sec (0.03272/0.03272 sec, 0.078592/0.078592 sec, 0.072216/0.072216 sec, 0.140167/0.140167 sec )
[LOG] Total clause minimization time: 0.444171/1 sec (0.052206/0.052206 sec, 0.164084/0.164084 sec, 0.100305/0.100305 sec, 0.127576/0.127576 sec )
[LOG] Total clause size reduction: 69346 --> 184 (15092 --> 24, 27456 --> 96, 17618 --> 39, 9180 --> 25 )
[LOG] Average clause size reduction: 815.835 --> 2.16471 (1006.13 --> 1.6, 832 --> 2.90909, 734.083 --> 1.625, 706.154 --> 1.92308 )
[LOG] Overall execution time: 1.20289 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.35 sec (Real time) / 1.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1815 2 228 1 1581
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 3.15699 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 599 new AND gates.
[LOG] Size before ABC: 966 AND gates.
[LOG] Size after ABC: 599 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.76067/2 sec (0.339379/1 sec, 0.517912/0 sec, 0.903384/1 sec )
[LOG] Nr of iterations: 181 (57, 55, 69 )
[LOG] Total clause computation time: 0.51191/0 sec (0.072183/0.072183 sec, 0.156611/0.156611 sec, 0.283116/0.283116 sec )
[LOG] Total clause minimization time: 1.15083/2 sec (0.236464/0.236464 sec, 0.330573/0.330573 sec, 0.58379/0.58379 sec )
[LOG] Total clause size reduction: 222982 --> 589 (73304 --> 187, 70254 --> 132, 79424 --> 270 )
[LOG] Average clause size reduction: 1231.94 --> 3.25414 (1286.04 --> 3.2807, 1277.35 --> 2.4, 1151.07 --> 3.91304 )
[LOG] Overall execution time: 3.18763 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.38 sec (Real time) / 2.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.79 sec (Real time) / 0.79 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.92 sec (Real time) / 1.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3450 2 376 1 3069
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.462565 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 114 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.281742/0 sec (0.071876/0 sec, 0.105437/0 sec, 0.104429/0 sec )
[LOG] Nr of iterations: 32 (13, 13, 6 )
[LOG] Total clause computation time: 0.112235/0 sec (0.025793/0.025793 sec, 0.041564/0.041564 sec, 0.044878/0.044878 sec )
[LOG] Total clause minimization time: 0.13637/0 sec (0.034941/0.034941 sec, 0.052558/0.052558 sec, 0.048871/0.048871 sec )
[LOG] Total clause size reduction: 24914 --> 61 (12024 --> 23, 9420 --> 30, 3470 --> 8 )
[LOG] Average clause size reduction: 778.562 --> 1.90625 (924.923 --> 1.76923, 724.615 --> 2.30769, 578.333 --> 1.33333 )
[LOG] Overall execution time: 0.474387 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1591 1 216 1 1372
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.079667 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 45 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.056522/0 sec (0.019398/0 sec, 0.037124/0 sec )
[LOG] Nr of iterations: 16 (9, 7 )
[LOG] Total clause computation time: 0.023701/0 sec (0.008143/0.008143 sec, 0.015558/0.015558 sec )
[LOG] Total clause minimization time: 0.02748/0 sec (0.00855/0.00855 sec, 0.01893/0.01893 sec )
[LOG] Total clause size reduction: 3760 --> 27 (2152 --> 12, 1608 --> 15 )
[LOG] Average clause size reduction: 235 --> 1.6875 (239.111 --> 1.33333, 229.714 --> 2.14286 )
[LOG] Overall execution time: 0.082078 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 426 2 68 1 354
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.14559 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 53 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.087299/0 sec (0.026815/0 sec, 0.060484/0 sec )
[LOG] Nr of iterations: 16 (8, 8 )
[LOG] Total clause computation time: 0.037823/0 sec (0.009982/0.009982 sec, 0.027841/0.027841 sec )
[LOG] Total clause minimization time: 0.040666/0 sec (0.01235/0.01235 sec, 0.028316/0.028316 sec )
[LOG] Total clause size reduction: 5187 --> 22 (2597 --> 11, 2590 --> 11 )
[LOG] Average clause size reduction: 324.188 --> 1.375 (324.625 --> 1.375, 323.75 --> 1.375 )
[LOG] Overall execution time: 0.149133 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 641 3 84 1 552
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 2.80523 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 131 new AND gates.
[LOG] Size before ABC: 297 AND gates.
[LOG] Size after ABC: 131 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.881312/0 sec (0.21199/0 sec, 0.669322/0 sec )
[LOG] Nr of iterations: 47 (9, 38 )
[LOG] Total clause computation time: 0.383597/0 sec (0.075656/0.075656 sec, 0.307941/0.307941 sec )
[LOG] Total clause minimization time: 0.434501/0 sec (0.108192/0.108192 sec, 0.326309/0.326309 sec )
[LOG] Total clause size reduction: 104228 --> 88 (18536 --> 14, 85692 --> 74 )
[LOG] Average clause size reduction: 2217.62 --> 1.87234 (2059.56 --> 1.55556, 2255.05 --> 1.94737 )
[LOG] Overall execution time: 2.82719 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.98 sec (Real time) / 2.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.69 sec (Real time) / 0.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2804 3 272 1 2527
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 26.4931 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 82 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 23.5018/23 sec (0.40984/0 sec, 23.092/23 sec )
[LOG] Nr of iterations: 28 (10, 18 )
[LOG] Total clause computation time: 0.535752/1 sec (0.205032/0.205032 sec, 0.33072/0.33072 sec )
[LOG] Total clause minimization time: 22.8729/22 sec (0.162005/0.162005 sec, 22.7108/22.7108 sec )
[LOG] Total clause size reduction: 93687 --> 42 (32436 --> 13, 61251 --> 29 )
[LOG] Average clause size reduction: 3345.96 --> 1.5 (3243.6 --> 1.3, 3402.83 --> 1.61111 )
[LOG] Overall execution time: 26.5279 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 26.68 sec (Real time) / 25.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.28 sec (Real time) / 1.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.22 sec (Real time) / 1.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4293 3 340 1 3948
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 49.0591 sec CPU time.
[LOG] Relation determinization time: 50 sec real time.
[LOG] Final circuit size: 823 new AND gates.
[LOG] Size before ABC: 916 AND gates.
[LOG] Size after ABC: 823 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 47.9521/48 sec (4.40449/5 sec, 13.5582/13 sec, 7.85717/8 sec, 21.1587/21 sec, 0.973563/1 sec )
[LOG] Nr of iterations: 181 (41, 65, 30, 42, 3 )
[LOG] Total clause computation time: 2.63016/4 sec (0.525123/0.525123 sec, 0.368917/0.368917 sec, 0.62478/0.62478 sec, 0.471264/0.471264 sec, 0.640072/0.640072 sec )
[LOG] Total clause minimization time: 45.1928/44 sec (3.85366/3.85366 sec, 13.1621/13.1621 sec, 7.20806/7.20806 sec, 20.6598/20.6598 sec, 0.309191/0.309191 sec )
[LOG] Total clause size reduction: 58627 --> 687 (13400 --> 142, 21376 --> 293, 9628 --> 96, 13571 --> 154, 652 --> 2 )
[LOG] Average clause size reduction: 323.906 --> 3.79558 (326.829 --> 3.46341, 328.862 --> 4.50769, 320.933 --> 3.2, 323.119 --> 3.66667, 217.333 --> 0.666667 )
[LOG] Overall execution time: 49.0665 sec CPU time.
[LOG] Overall execution time: 50 sec real time.
Synthesis time: 49.36 sec (Real time) / 48.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.38 sec (Real time) / 15.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 1165 12 19 1 1129
=====================  moving_obstacle_16x16_3glitches.aag =====================
[LOG] Relation determinization time: 9047.65 sec CPU time.
[LOG] Relation determinization time: 9070 sec real time.
[LOG] Final circuit size: 21824 new AND gates.
[LOG] Size before ABC: 26216 AND gates.
[LOG] Size after ABC: 21824 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 8895.26/8912 sec (1038.18/1039 sec, 2808.08/2812 sec, 1503.12/1507 sec, 3445.03/3453 sec, 100.833/101 sec )
[LOG] Nr of iterations: 3704 (965, 1642, 479, 614, 4 )
[LOG] Total clause computation time: 1316.32/1305 sec (199.606/199.606 sec, 173.033/173.033 sec, 498.57/498.57 sec, 377.905/377.905 sec, 67.2028/67.2028 sec )
[LOG] Total clause minimization time: 7564.53/7594 sec (835.481/835.481 sec, 2629.48/2629.48 sec, 1002.26/1002.26 sec, 3064.26/3064.26 sec, 33.0499/33.0499 sec )
[LOG] Total clause size reduction: 1729277 --> 25884 (452116 --> 7015, 767988 --> 12131, 222748 --> 2969, 285045 --> 3763, 1380 --> 6 )
[LOG] Average clause size reduction: 466.867 --> 6.98812 (468.514 --> 7.26943, 467.715 --> 7.38794, 465.027 --> 6.19833, 464.243 --> 6.12866, 345 --> 1.5 )
[LOG] Overall execution time: 9047.83 sec CPU time.
[LOG] Overall execution time: 9070 sec real time.
Synthesis time: 9069.57 sec (Real time) / 9017.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.54 sec (Real time) / 8.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.42 sec (Real time) / 9966.92 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 476 23 25 1 428
Raw AIGER output size: aag 22300 18 25 1 22252
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 4.47149 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 198 new AND gates.
[LOG] Size before ABC: 274 AND gates.
[LOG] Size after ABC: 123 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.2515/3 sec (0.114743/0 sec, 0.149559/0 sec, 0.101956/0 sec, 0.100413/0 sec, 0.058557/1 sec, 0.09731/0 sec, 0.108746/0 sec, 0.114822/0 sec, 0.098209/0 sec, 0.040252/0 sec, 0.062925/0 sec, 0.108571/0 sec, 0.095988/0 sec, 0.099349/0 sec, 0.096417/0 sec, 0.101127/1 sec, 0.100727/0 sec, 0.100227/0 sec, 0.059211/0 sec, 0.129283/0 sec, 0.106678/0 sec, 0.090335/0 sec, 0.119886/0 sec, 0.029109/0 sec, 0.028993/0 sec, 0.031577/0 sec, 0.028671/0 sec, 0.031031/0 sec, 0.028478/0 sec, 0.029863/1 sec, 0.031685/0 sec, 0.03219/0 sec, 0.030175/0 sec, 0.028719/0 sec, 0.032126/0 sec, 0.03249/0 sec, 0.028881/0 sec, 0.028925/0 sec, 0.03106/0 sec, 0.053568/0 sec, 0.035866/0 sec, 0.028542/0 sec, 0.029741/0 sec, 0.031178/0 sec, 0.030265/0 sec, 0.030521/0 sec, 0.028605/0 sec, 0.028455/0 sec, 0.028784/0 sec, 0.028972/0 sec, 0.030385/0 sec, 0.029614/0 sec, 0.029939/0 sec, 0.029119/0 sec, 0.031616/0 sec, 0.02877/0 sec, 0.030968/0 sec, 0.02834/0 sec, 0.030484/0 sec, 0.029626/0 sec, 0.031353/0 sec, 0.02962/0 sec, 0.030798/0 sec, 0.029/0 sec, 0.029061/0 sec, 0.028744/0 sec, 0.02843/0 sec, 0.029145/0 sec, 0.028662/0 sec, 0.027971/0 sec, 0.029541/0 sec, 0.02885/0 sec, 0.028357/0 sec, 0.067035/0 sec, 0.028912/0 sec, 0.05791/0 sec, 0.06139/0 sec, 0.063483/0 sec, 0.057029/0 sec, 0.056736/0 sec, 0.086847/0 sec )
[LOG] Nr of iterations: 139 (3, 12, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 10, 6, 2, 11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 1.80621/2 sec (0.045966/0.045966 sec, 0.053506/0.053506 sec, 0.043412/0.043412 sec, 0.041848/0.041848 sec, 0.043219/0.043219 sec, 0.040219/0.040219 sec, 0.046212/0.046212 sec, 0.04923/0.04923 sec, 0.040736/0.040736 sec, 0.02201/0.02201 sec, 0.048048/0.048048 sec, 0.045727/0.045727 sec, 0.040925/0.040925 sec, 0.042088/0.042088 sec, 0.039958/0.039958 sec, 0.041844/0.041844 sec, 0.042665/0.042665 sec, 0.041971/0.041971 sec, 0.044281/0.044281 sec, 0.037784/0.037784 sec, 0.048004/0.048004 sec, 0.039157/0.039157 sec, 0.044946/0.044946 sec, 0.01036/0.01036 sec, 0.01042/0.01042 sec, 0.012986/0.012986 sec, 0.010185/0.010185 sec, 0.012595/0.012595 sec, 0.009972/0.009972 sec, 0.011335/0.011335 sec, 0.013159/0.013159 sec, 0.013652/0.013652 sec, 0.011687/0.011687 sec, 0.010373/0.010373 sec, 0.013755/0.013755 sec, 0.01412/0.01412 sec, 0.010535/0.010535 sec, 0.01059/0.01059 sec, 0.012751/0.012751 sec, 0.038666/0.038666 sec, 0.017525/0.017525 sec, 0.01024/0.01024 sec, 0.011459/0.011459 sec, 0.012874/0.012874 sec, 0.011973/0.011973 sec, 0.012218/0.012218 sec, 0.010318/0.010318 sec, 0.010222/0.010222 sec, 0.010578/0.010578 sec, 0.010691/0.010691 sec, 0.012112/0.012112 sec, 0.011401/0.011401 sec, 0.011708/0.011708 sec, 0.010917/0.010917 sec, 0.013414/0.013414 sec, 0.010542/0.010542 sec, 0.012723/0.012723 sec, 0.010101/0.010101 sec, 0.012285/0.012285 sec, 0.011405/0.011405 sec, 0.013143/0.013143 sec, 0.011394/0.011394 sec, 0.01265/0.01265 sec, 0.01086/0.01086 sec, 0.010844/0.010844 sec, 0.010576/0.010576 sec, 0.010288/0.010288 sec, 0.010963/0.010963 sec, 0.010515/0.010515 sec, 0.009891/0.009891 sec, 0.011478/0.011478 sec, 0.010753/0.010753 sec, 0.010218/0.010218 sec, 0.020004/0.020004 sec, 0.010784/0.010784 sec, 0.029069/0.029069 sec, 0.030474/0.030474 sec, 0.031893/0.031893 sec, 0.028284/0.028284 sec, 0.028178/0.028178 sec, 0.038349/0.038349 sec )
[LOG] Total clause minimization time: 1.02789/0 sec (0.04937/0.04937 sec, 0.079747/0.079747 sec, 0.043189/0.043189 sec, 0.04322/0.04322 sec, 0/0 sec, 0.041386/0.041386 sec, 0.046685/0.046685 sec, 0.049251/0.049251 sec, 0.041069/0.041069 sec, 0/0 sec, 0/0 sec, 0.047941/0.047941 sec, 0.040302/0.040302 sec, 0.042297/0.042297 sec, 0.041531/0.041531 sec, 0.044271/0.044271 sec, 0.043088/0.043088 sec, 0.043408/0.043408 sec, 0/0 sec, 0.076341/0.076341 sec, 0.043265/0.043265 sec, 0.036075/0.036075 sec, 0.05937/0.05937 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.028811/0.028811 sec, 0/0 sec, 0.010579/0.010579 sec, 0.012746/0.012746 sec, 0.013014/0.013014 sec, 0.010316/0.010316 sec, 0.010338/0.010338 sec, 0.030282/0.030282 sec )
[LOG] Total clause size reduction: 104827 --> 85 (4872 --> 2, 21637 --> 26, 1967 --> 0, 1970 --> 0, 0 --> 0, 1977 --> 0, 1981 --> 0, 1985 --> 0, 1993 --> 0, 0 --> 0, 0 --> 0, 1914 --> 0, 1918 --> 0, 1926 --> 0, 1934 --> 0, 1942 --> 0, 1950 --> 0, 1958 --> 0, 0 --> 0, 12996 --> 29, 7205 --> 5, 1445 --> 0, 14390 --> 21, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2408 --> 1, 0 --> 0, 2388 --> 0, 2416 --> 0, 2424 --> 0, 2419 --> 0, 2420 --> 0, 2392 --> 1 )
[LOG] Average clause size reduction: 754.151 --> 0.611511 (1624 --> 0.666667, 1803.08 --> 2.16667, 983.5 --> 0, 985 --> 0, 0 --> 0, 988.5 --> 0, 990.5 --> 0, 992.5 --> 0, 996.5 --> 0, 0 --> 0, 0 --> 0, 957 --> 0, 959 --> 0, 963 --> 0, 967 --> 0, 971 --> 0, 975 --> 0, 979 --> 0, 0 --> 0, 1299.6 --> 2.9, 1200.83 --> 0.833333, 722.5 --> 0, 1308.18 --> 1.90909, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1204 --> 0.5, 0 --> 0, 1194 --> 0, 1208 --> 0, 1212 --> 0, 1209.5 --> 0, 1210 --> 0, 1196 --> 0.5 )
[LOG] Overall execution time: 4.4858 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.65 sec (Real time) / 4.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2572 98 327 1 2140
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 3.96595 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 594 new AND gates.
[LOG] Size before ABC: 859 AND gates.
[LOG] Size after ABC: 519 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.7794/4 sec (0.127565/0 sec, 0.101864/1 sec, 0.08861/0 sec, 0.081515/0 sec, 0.091299/0 sec, 0.084496/0 sec, 0.083271/0 sec, 0.083223/0 sec, 0.094933/0 sec, 0.025633/0 sec, 0.084122/0 sec, 0.061876/0 sec, 0.090281/0 sec, 0.086085/1 sec, 0.063688/0 sec, 0.091456/0 sec, 0.026934/0 sec, 0.027345/0 sec, 0.026486/0 sec, 0.025385/0 sec, 0.026153/0 sec, 0.030083/0 sec, 0.025605/0 sec, 0.026402/0 sec, 0.025177/0 sec, 0.025939/0 sec, 0.027004/0 sec, 0.0262/0 sec, 0.025097/0 sec, 0.025983/0 sec, 0.02675/0 sec, 0.02411/0 sec, 0.025825/0 sec, 0.028743/0 sec, 0.025835/0 sec, 0.02717/0 sec, 0.026653/0 sec, 0.024935/0 sec, 0.024644/0 sec, 0.026929/0 sec, 0.026967/0 sec, 0.02599/0 sec, 0.02545/0 sec, 0.025244/0 sec, 0.026524/1 sec, 0.02522/0 sec, 0.024741/0 sec, 0.024668/0 sec, 0.025423/0 sec, 0.084091/0 sec, 0.086142/0 sec, 0.073795/0 sec, 0.046626/0 sec, 0.081058/0 sec, 0.079848/0 sec, 0.082821/0 sec, 0.08211/0 sec, 0.049307/0 sec, 0.025506/0 sec, 0.025549/0 sec, 0.026002/0 sec, 0.025723/0 sec, 0.026011/0 sec, 0.02655/0 sec, 0.03322/0 sec, 0.029626/1 sec, 0.026217/0 sec, 0.029357/0 sec, 0.026308/0 sec, 0.027493/0 sec, 0.025541/0 sec, 0.027729/0 sec, 0.025467/0 sec, 0.028056/0 sec, 0.031318/0 sec, 0.047227/0 sec, 0.101457/0 sec, 0.087958/0 sec, 0.069786/0 sec, 0.097187/0 sec, 0.04278/0 sec )
[LOG] Nr of iterations: 140 (9, 8, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 9, 5, 2, 11, 1 )
[LOG] Total clause computation time: 1.74846/3 sec (0.044882/0.044882 sec, 0.043229/0.043229 sec, 0.036083/0.036083 sec, 0.033225/0.033225 sec, 0.038184/0.038184 sec, 0.033856/0.033856 sec, 0.034195/0.034195 sec, 0.033769/0.033769 sec, 0.040397/0.040397 sec, 0.011985/0.011985 sec, 0.03555/0.03555 sec, 0.034643/0.034643 sec, 0.038299/0.038299 sec, 0.035344/0.035344 sec, 0.035785/0.035785 sec, 0.038108/0.038108 sec, 0.013199/0.013199 sec, 0.013774/0.013774 sec, 0.013096/0.013096 sec, 0.011821/0.011821 sec, 0.012745/0.012745 sec, 0.016581/0.016581 sec, 0.012129/0.012129 sec, 0.012929/0.012929 sec, 0.011834/0.011834 sec, 0.012589/0.012589 sec, 0.013644/0.013644 sec, 0.012796/0.012796 sec, 0.011714/0.011714 sec, 0.012674/0.012674 sec, 0.013447/0.013447 sec, 0.01067/0.01067 sec, 0.012321/0.012321 sec, 0.015332/0.015332 sec, 0.012432/0.012432 sec, 0.013802/0.013802 sec, 0.013367/0.013367 sec, 0.011535/0.011535 sec, 0.011881/0.011881 sec, 0.013617/0.013617 sec, 0.013642/0.013642 sec, 0.012648/0.012648 sec, 0.012131/0.012131 sec, 0.012013/0.012013 sec, 0.013225/0.013225 sec, 0.012013/0.012013 sec, 0.011531/0.011531 sec, 0.011477/0.011477 sec, 0.012178/0.012178 sec, 0.035279/0.035279 sec, 0.036772/0.036772 sec, 0.032743/0.032743 sec, 0.033533/0.033533 sec, 0.034561/0.034561 sec, 0.033832/0.033832 sec, 0.036801/0.036801 sec, 0.034855/0.034855 sec, 0.037211/0.037211 sec, 0.011851/0.011851 sec, 0.012062/0.012062 sec, 0.012598/0.012598 sec, 0.012254/0.012254 sec, 0.012607/0.012607 sec, 0.013135/0.013135 sec, 0.019763/0.019763 sec, 0.016134/0.016134 sec, 0.012708/0.012708 sec, 0.01589/0.01589 sec, 0.012779/0.012779 sec, 0.014081/0.014081 sec, 0.012139/0.012139 sec, 0.01432/0.01432 sec, 0.012009/0.012009 sec, 0.014639/0.014639 sec, 0.019656/0.019656 sec, 0.03519/0.03519 sec, 0.036381/0.036381 sec, 0.037002/0.037002 sec, 0.030661/0.030661 sec, 0.035237/0.035237 sec, 0.031451/0.031451 sec )
[LOG] Total clause minimization time: 0.971139/0 sec (0.068875/0.068875 sec, 0.045746/0.045746 sec, 0.040076/0.040076 sec, 0.035849/0.035849 sec, 0.040446/0.040446 sec, 0.037948/0.037948 sec, 0.036257/0.036257 sec, 0.036638/0.036638 sec, 0.042375/0.042375 sec, 0/0 sec, 0.036461/0.036461 sec, 0.013437/0.013437 sec, 0.039754/0.039754 sec, 0.038623/0.038623 sec, 0.014125/0.014125 sec, 0.041104/0.041104 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.036213/0.036213 sec, 0.036653/0.036653 sec, 0.028078/0.028078 sec, 0/0 sec, 0.033212/0.033212 sec, 0.032628/0.032628 sec, 0.032495/0.032495 sec, 0.034307/0.034307 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.053286/0.053286 sec, 0.039159/0.039159 sec, 0.027501/0.027501 sec, 0.049893/0.049893 sec, 0/0 sec )
[LOG] Total clause size reduction: 91659 --> 81 (13944 --> 25, 12194 --> 7, 1747 --> 0, 1754 --> 0, 1761 --> 0, 1768 --> 0, 1775 --> 0, 1782 --> 0, 1739 --> 2, 0 --> 0, 1742 --> 0, 2030 --> 0, 1742 --> 0, 1742 --> 0, 2030 --> 0, 3484 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1773 --> 0, 1773 --> 0, 1775 --> 0, 0 --> 0, 1779 --> 0, 1781 --> 0, 1783 --> 0, 1785 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9752 --> 21, 4864 --> 4, 1220 --> 0, 12140 --> 20, 0 --> 0 )
[LOG] Average clause size reduction: 654.707 --> 0.578571 (1549.33 --> 2.77778, 1524.25 --> 0.875, 873.5 --> 0, 877 --> 0, 880.5 --> 0, 884 --> 0, 887.5 --> 0, 891 --> 0, 869.5 --> 1, 0 --> 0, 871 --> 0, 1015 --> 0, 871 --> 0, 871 --> 0, 1015 --> 0, 1161.33 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 886.5 --> 0, 886.5 --> 0, 887.5 --> 0, 0 --> 0, 889.5 --> 0, 890.5 --> 0, 891.5 --> 0, 892.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1083.56 --> 2.33333, 972.8 --> 0.8, 610 --> 0, 1103.64 --> 1.81818, 0 --> 0 )
[LOG] Overall execution time: 3.97731 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.17 sec (Real time) / 4.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2560 98 241 1 2215
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.446613 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 148 new AND gates.
[LOG] Size before ABC: 199 AND gates.
[LOG] Size after ABC: 127 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.420555/1 sec (0.035397/0 sec, 0.034239/0 sec, 0.033194/0 sec, 0.018074/0 sec, 0.008814/0 sec, 0.007215/0 sec, 0.007734/0 sec, 0.007484/0 sec, 0.007232/0 sec, 0.009134/0 sec, 0.017697/0 sec, 0.007171/0 sec, 0.007381/0 sec, 0.007862/0 sec, 0.007543/0 sec, 0.006998/0 sec, 0.007245/0 sec, 0.008792/0 sec, 0.01617/1 sec, 0.041636/0 sec, 0.044905/0 sec, 0.025896/0 sec, 0.031829/0 sec, 0.020913/0 sec )
[LOG] Nr of iterations: 67 (4, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 11, 26, 2, 2, 1 )
[LOG] Total clause computation time: 0.2036/1 sec (0.012411/0.012411 sec, 0.014756/0.014756 sec, 0.014689/0.014689 sec, 0.006239/0.006239 sec, 0.004887/0.004887 sec, 0.003277/0.003277 sec, 0.003797/0.003797 sec, 0.00357/0.00357 sec, 0.00329/0.00329 sec, 0.005258/0.005258 sec, 0.013782/0.013782 sec, 0.00321/0.00321 sec, 0.003424/0.003424 sec, 0.003907/0.003907 sec, 0.003581/0.003581 sec, 0.003025/0.003025 sec, 0.003272/0.003272 sec, 0.004837/0.004837 sec, 0.012202/0.012202 sec, 0.01321/0.01321 sec, 0.020229/0.020229 sec, 0.016381/0.016381 sec, 0.013456/0.013456 sec, 0.01691/0.01691 sec )
[LOG] Total clause minimization time: 0.120881/0 sec (0.01853/0.01853 sec, 0.015435/0.015435 sec, 0.014513/0.014513 sec, 0.007842/0.007842 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.024275/0.024275 sec, 0.020244/0.020244 sec, 0.00557/0.00557 sec, 0.014472/0.014472 sec, 0/0 sec )
[LOG] Total clause size reduction: 19803 --> 70 (1830 --> 9, 609 --> 0, 614 --> 0, 702 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4360 --> 33, 10825 --> 25, 432 --> 0, 431 --> 2, 0 --> 0 )
[LOG] Average clause size reduction: 295.567 --> 1.04478 (457.5 --> 2.25, 304.5 --> 0, 307 --> 0, 351 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 396.364 --> 3, 416.346 --> 0.961538, 216 --> 0, 215.5 --> 1, 0 --> 0 )
[LOG] Overall execution time: 0.450694 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 847 28 80 1 736
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.316803 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 66 new AND gates.
[LOG] Size before ABC: 95 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.297646/0 sec (0.026592/0 sec, 0.02679/0 sec, 0.023852/0 sec, 0.013383/0 sec, 0.005559/0 sec, 0.005591/0 sec, 0.00533/0 sec, 0.005453/0 sec, 0.005521/0 sec, 0.00666/0 sec, 0.014693/0 sec, 0.005474/0 sec, 0.005903/0 sec, 0.005379/0 sec, 0.005288/0 sec, 0.00529/0 sec, 0.005873/0 sec, 0.006198/0 sec, 0.013976/0 sec, 0.025482/0 sec, 0.02274/0 sec, 0.015394/0 sec, 0.023689/0 sec, 0.017536/0 sec )
[LOG] Nr of iterations: 42 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 4, 2, 6, 1 )
[LOG] Total clause computation time: 0.150473/0 sec (0.009738/0.009738 sec, 0.013462/0.013462 sec, 0.012216/0.012216 sec, 0.004858/0.004858 sec, 0.002646/0.002646 sec, 0.00267/0.00267 sec, 0.00241/0.00241 sec, 0.002507/0.002507 sec, 0.002595/0.002595 sec, 0.00375/0.00375 sec, 0.011764/0.011764 sec, 0.002547/0.002547 sec, 0.002981/0.002981 sec, 0.002451/0.002451 sec, 0.002354/0.002354 sec, 0.002351/0.002351 sec, 0.00294/0.00294 sec, 0.00328/0.00328 sec, 0.011045/0.011045 sec, 0.008984/0.008984 sec, 0.009743/0.009743 sec, 0.009318/0.009318 sec, 0.009295/0.009295 sec, 0.014568/0.014568 sec )
[LOG] Total clause minimization time: 0.07652/0 sec (0.01361/0.01361 sec, 0.010419/0.010419 sec, 0.008725/0.008725 sec, 0.005596/0.005596 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.013568/0.013568 sec, 0.010063/0.010063 sec, 0.00314/0.00314 sec, 0.011399/0.011399 sec, 0/0 sec )
[LOG] Total clause size reduction: 6599 --> 34 (932 --> 8, 465 --> 0, 470 --> 0, 522 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1304 --> 12, 969 --> 3, 327 --> 0, 1610 --> 10, 0 --> 0 )
[LOG] Average clause size reduction: 157.119 --> 0.809524 (310.667 --> 2.66667, 232.5 --> 0, 235 --> 0, 261 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 260.8 --> 2.4, 242.25 --> 0.75, 163.5 --> 0, 268.333 --> 1.66667, 0 --> 0 )
[LOG] Overall execution time: 0.320055 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 580 16 56 1 506
