[2025-09-17 04:19:22] START suite=qualcomm_srv trace=srv780_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv780_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2787926 heartbeat IPC: 3.587 cumulative IPC: 3.587 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5354463 heartbeat IPC: 3.896 cumulative IPC: 3.735 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5354463 cumulative IPC: 3.735 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5354463 cumulative IPC: 3.735 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14660271 heartbeat IPC: 1.075 cumulative IPC: 1.075 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23802667 heartbeat IPC: 1.094 cumulative IPC: 1.084 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 33034999 heartbeat IPC: 1.083 cumulative IPC: 1.084 (Simulation time: 00 hr 04 min 38 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv780_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000008 cycles: 42220261 heartbeat IPC: 1.089 cumulative IPC: 1.085 (Simulation time: 00 hr 05 min 46 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 51303547 heartbeat IPC: 1.101 cumulative IPC: 1.088 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 60399703 heartbeat IPC: 1.099 cumulative IPC: 1.09 (Simulation time: 00 hr 08 min 07 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 69460300 heartbeat IPC: 1.104 cumulative IPC: 1.092 (Simulation time: 00 hr 09 min 12 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 78539843 heartbeat IPC: 1.101 cumulative IPC: 1.093 (Simulation time: 00 hr 10 min 16 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 87667662 heartbeat IPC: 1.096 cumulative IPC: 1.093 (Simulation time: 00 hr 11 min 23 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv780_ap.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 91368081 cumulative IPC: 1.094 (Simulation time: 00 hr 12 min 36 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 91368081 cumulative IPC: 1.094 (Simulation time: 00 hr 12 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv780_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.094 instructions: 100000000 cycles: 91368081
CPU 0 Branch Prediction Accuracy: 92.28% MPKI: 13.83 Average ROB Occupancy at Mispredict: 29.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06812
BRANCH_INDIRECT: 0.3368
BRANCH_CONDITIONAL: 12.16
BRANCH_DIRECT_CALL: 0.4023
BRANCH_INDIRECT_CALL: 0.4854
BRANCH_RETURN: 0.3805


====Backend Stall Breakdown====
ROB_STALL: 123131
LQ_STALL: 0
SQ_STALL: 727672


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 115.59649
REPLAY_LOAD: 58.80758
NON_REPLAY_LOAD: 23.766123

== Total ==
ADDR_TRANS: 32945
REPLAY_LOAD: 20171
NON_REPLAY_LOAD: 70015

== Counts ==
ADDR_TRANS: 285
REPLAY_LOAD: 343
NON_REPLAY_LOAD: 2946

cpu0->cpu0_STLB TOTAL        ACCESS:    2102033 HIT:    2074843 MISS:      27190 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2102033 HIT:    2074843 MISS:      27190 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 140.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9337651 HIT:    8395434 MISS:     942217 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7565621 HIT:    6766980 MISS:     798641 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     588570 HIT:     503823 MISS:      84747 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1121722 HIT:    1110068 MISS:      11654 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      61738 HIT:      14563 MISS:      47175 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.77 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15290006 HIT:    7623382 MISS:    7666624 MSHR_MERGE:    1910640
cpu0->cpu0_L1I LOAD         ACCESS:   15290006 HIT:    7623382 MISS:    7666624 MSHR_MERGE:    1910640
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.99 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30103640 HIT:   25944945 MISS:    4158695 MSHR_MERGE:    1698744
cpu0->cpu0_L1D LOAD         ACCESS:   16601871 HIT:   14270093 MISS:    2331778 MSHR_MERGE:     522139
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13434941 HIT:   11669875 MISS:    1765066 MSHR_MERGE:    1176492
cpu0->cpu0_L1D TRANSLATION  ACCESS:      66828 HIT:       4977 MISS:      61851 MSHR_MERGE:        113
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.67 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12566821 HIT:   10431863 MISS:    2134958 MSHR_MERGE:    1078301
cpu0->cpu0_ITLB LOAD         ACCESS:   12566821 HIT:   10431863 MISS:    2134958 MSHR_MERGE:    1078301
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.275 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28593331 HIT:   27182339 MISS:    1410992 MSHR_MERGE:     365616
cpu0->cpu0_DTLB LOAD         ACCESS:   28593331 HIT:   27182339 MISS:    1410992 MSHR_MERGE:     365616
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.339 cycles
cpu0->LLC TOTAL        ACCESS:    1090578 HIT:    1013148 MISS:      77430 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     798629 HIT:     742047 MISS:      56582 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      84747 HIT:      79593 MISS:       5154 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     160027 HIT:     159650 MISS:        377 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47175 HIT:      31858 MISS:      15317 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.46 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1022
  ROW_BUFFER_MISS:      76015
  AVG DBUS CONGESTED CYCLE: 4.103
Channel 0 WQ ROW_BUFFER_HIT:        565
  ROW_BUFFER_MISS:       4710
  FULL:          0
Channel 0 REFRESHES ISSUED:       7614

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       521214       551149        80594         9073
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         1396         3315         1566
  STLB miss resolved @ L2C                0          625         3245         6682         4231
  STLB miss resolved @ LLC                0           70         5835        17479        11266
  STLB miss resolved @ MEM                0            0         2243         8958        11571

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196968        59617      1410065       140684          360
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         1267          669           43
  STLB miss resolved @ L2C                0          573         3164         1230           30
  STLB miss resolved @ LLC                0          102         2405         2283           68
  STLB miss resolved @ MEM                0            0          438          421          134
[2025-09-17 04:31:58] END   suite=qualcomm_srv trace=srv780_ap (rc=0)
