<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf

</twCmdLine><twDesign>CPU.ncd</twDesign><twDesignPath>CPU.ncd</twDesignPath><twPCF>CPU.pcf</twPCF><twPcfPath>CPU.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;clk_rst_gen_map/clk0&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_rst_gen_map/clk0&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="clk_rst_gen_map/clockgen1_map/dcm/CLKIN" logResource="clk_rst_gen_map/clockgen1_map/dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clk_rst_gen_map/clockgen1_map/dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="clk_rst_gen_map/clockgen1_map/dcm/CLKIN" logResource="clk_rst_gen_map/clockgen1_map/dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clk_rst_gen_map/clockgen1_map/dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="clk_rst_gen_map/clockgen2_map/dcm/CLKIN" logResource="clk_rst_gen_map/clockgen2_map/dcm/CLKIN" locationPin="DCM_X0Y6.CLKIN" clockNet="clk_rst_gen_map/clockgen2_map/dcm_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;clk_rst_gen_map/clockgen2_map/CLK_OBUF&quot; derived from  NET &quot;clk_rst_gen_map/clk0&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 5.00 to 50 nS and duty cycle corrected to HIGH 25 nS  </twConstName><twItemCnt>8777038</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7722</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>33.254</twMinPer></twConstHead><twPathRptBanner iPaths="2764" iCriticalPaths="0" sType="EndPoint">Paths for end point Data_MEM_map/Dout_12 (SLICE_X36Y47.C2), 2764 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.373</twSlack><twSrc BELType="RAM">REG_FILE_map/Mram_RAM1</twSrc><twDest BELType="FF">Data_MEM_map/Dout_12</twDest><twTotPathDel>14.365</twTotPathDel><twClkSkew dest = "-1.981" src = "-1.446">0.535</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>REG_FILE_map/Mram_RAM1</twSrc><twDest BELType='FF'>Data_MEM_map/Dout_12</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X2Y18.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">cclk</twSrcClk><twPathDel><twSite>RAMB8_X2Y18.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>REG_FILE_map/Mram_RAM1</twComp><twBEL>REG_FILE_map/Mram_RAM1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>Read_data_2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lutdi2</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_A11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_A&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>ALU_map/_n0035&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91</twComp><twBEL>ALU_map/Mmux_result231</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>1281</twFanCnt><twDelInfo twEdge="twRising">4.078</twDelInfo><twComp>ALU_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_89</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_89</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>Data_MEM_map/Dout&lt;12&gt;</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_2_G</twBEL><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_2</twBEL><twBEL>Data_MEM_map/Dout_12</twBEL></twPathDel><twLogDel>4.473</twLogDel><twRouteDel>9.892</twRouteDel><twTotDel>14.365</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.376</twSlack><twSrc BELType="RAM">REG_FILE_map/Mram_RAM1</twSrc><twDest BELType="FF">Data_MEM_map/Dout_12</twDest><twTotPathDel>14.362</twTotPathDel><twClkSkew dest = "-1.981" src = "-1.446">0.535</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>REG_FILE_map/Mram_RAM1</twSrc><twDest BELType='FF'>Data_MEM_map/Dout_12</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X2Y18.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">cclk</twSrcClk><twPathDel><twSite>RAMB8_X2Y18.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>REG_FILE_map/Mram_RAM1</twComp><twBEL>REG_FILE_map/Mram_RAM1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>Read_data_2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lut&lt;2&gt;</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_A11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_A&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>ALU_map/_n0035&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91</twComp><twBEL>ALU_map/Mmux_result231</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>1281</twFanCnt><twDelInfo twEdge="twRising">4.078</twDelInfo><twComp>ALU_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_89</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_89</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>Data_MEM_map/Dout&lt;12&gt;</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_2_G</twBEL><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_2</twBEL><twBEL>Data_MEM_map/Dout_12</twBEL></twPathDel><twLogDel>4.470</twLogDel><twRouteDel>9.892</twRouteDel><twTotDel>14.362</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.412</twSlack><twSrc BELType="RAM">REG_FILE_map/Mram_RAM1</twSrc><twDest BELType="FF">Data_MEM_map/Dout_12</twDest><twTotPathDel>14.326</twTotPathDel><twClkSkew dest = "-1.981" src = "-1.446">0.535</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>REG_FILE_map/Mram_RAM1</twSrc><twDest BELType='FF'>Data_MEM_map/Dout_12</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X2Y18.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">cclk</twSrcClk><twPathDel><twSite>RAMB8_X2Y18.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>REG_FILE_map/Mram_RAM1</twComp><twBEL>REG_FILE_map/Mram_RAM1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>Read_data_2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lutdi2</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>ALU_map/_n0035&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91</twComp><twBEL>ALU_map/Mmux_result231</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>1281</twFanCnt><twDelInfo twEdge="twRising">4.078</twDelInfo><twComp>ALU_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_89</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y47.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_89</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>Data_MEM_map/Dout&lt;12&gt;</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_2_G</twBEL><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_2</twBEL><twBEL>Data_MEM_map/Dout_12</twBEL></twPathDel><twLogDel>4.478</twLogDel><twRouteDel>9.848</twRouteDel><twTotDel>14.326</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2764" iCriticalPaths="0" sType="EndPoint">Paths for end point Data_MEM_map/Dout_15 (SLICE_X38Y47.C4), 2764 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.449</twSlack><twSrc BELType="RAM">REG_FILE_map/Mram_RAM1</twSrc><twDest BELType="FF">Data_MEM_map/Dout_15</twDest><twTotPathDel>14.289</twTotPathDel><twClkSkew dest = "-1.981" src = "-1.446">0.535</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>REG_FILE_map/Mram_RAM1</twSrc><twDest BELType='FF'>Data_MEM_map/Dout_15</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X2Y18.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">cclk</twSrcClk><twPathDel><twSite>RAMB8_X2Y18.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>REG_FILE_map/Mram_RAM1</twComp><twBEL>REG_FILE_map/Mram_RAM1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>Read_data_2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lutdi2</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_A11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_A&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>ALU_map/_n0035&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91</twComp><twBEL>ALU_map/Mmux_result231</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1281</twFanCnt><twDelInfo twEdge="twRising">4.132</twDelInfo><twComp>ALU_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Data_MEM_map/Dout&lt;15&gt;</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_5_G</twBEL><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_5</twBEL><twBEL>Data_MEM_map/Dout_15</twBEL></twPathDel><twLogDel>4.434</twLogDel><twRouteDel>9.855</twRouteDel><twTotDel>14.289</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.452</twSlack><twSrc BELType="RAM">REG_FILE_map/Mram_RAM1</twSrc><twDest BELType="FF">Data_MEM_map/Dout_15</twDest><twTotPathDel>14.286</twTotPathDel><twClkSkew dest = "-1.981" src = "-1.446">0.535</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>REG_FILE_map/Mram_RAM1</twSrc><twDest BELType='FF'>Data_MEM_map/Dout_15</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X2Y18.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">cclk</twSrcClk><twPathDel><twSite>RAMB8_X2Y18.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>REG_FILE_map/Mram_RAM1</twComp><twBEL>REG_FILE_map/Mram_RAM1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>Read_data_2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lut&lt;2&gt;</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_A11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_A&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>ALU_map/_n0035&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91</twComp><twBEL>ALU_map/Mmux_result231</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1281</twFanCnt><twDelInfo twEdge="twRising">4.132</twDelInfo><twComp>ALU_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Data_MEM_map/Dout&lt;15&gt;</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_5_G</twBEL><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_5</twBEL><twBEL>Data_MEM_map/Dout_15</twBEL></twPathDel><twLogDel>4.431</twLogDel><twRouteDel>9.855</twRouteDel><twTotDel>14.286</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.488</twSlack><twSrc BELType="RAM">REG_FILE_map/Mram_RAM1</twSrc><twDest BELType="FF">Data_MEM_map/Dout_15</twDest><twTotPathDel>14.250</twTotPathDel><twClkSkew dest = "-1.981" src = "-1.446">0.535</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>REG_FILE_map/Mram_RAM1</twSrc><twDest BELType='FF'>Data_MEM_map/Dout_15</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X2Y18.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">cclk</twSrcClk><twPathDel><twSite>RAMB8_X2Y18.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>REG_FILE_map/Mram_RAM1</twComp><twBEL>REG_FILE_map/Mram_RAM1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>Read_data_2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lutdi2</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>ALU_map/_n0035&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91</twComp><twBEL>ALU_map/Mmux_result231</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1281</twFanCnt><twDelInfo twEdge="twRising">4.132</twDelInfo><twComp>ALU_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_818</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>Data_MEM_map/Dout&lt;15&gt;</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_5_G</twBEL><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_5</twBEL><twBEL>Data_MEM_map/Dout_15</twBEL></twPathDel><twLogDel>4.439</twLogDel><twRouteDel>9.811</twRouteDel><twTotDel>14.250</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2764" iCriticalPaths="0" sType="EndPoint">Paths for end point Data_MEM_map/Dout_11 (SLICE_X26Y37.D4), 2764 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.597</twSlack><twSrc BELType="RAM">REG_FILE_map/Mram_RAM1</twSrc><twDest BELType="FF">Data_MEM_map/Dout_11</twDest><twTotPathDel>14.154</twTotPathDel><twClkSkew dest = "-1.968" src = "-1.446">0.522</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>REG_FILE_map/Mram_RAM1</twSrc><twDest BELType='FF'>Data_MEM_map/Dout_11</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X2Y18.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">cclk</twSrcClk><twPathDel><twSite>RAMB8_X2Y18.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>REG_FILE_map/Mram_RAM1</twComp><twBEL>REG_FILE_map/Mram_RAM1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>Read_data_2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lutdi2</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_A11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_A&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>ALU_map/_n0035&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91</twComp><twBEL>ALU_map/Mmux_result231</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y40.B4</twSite><twDelType>net</twDelType><twFanCnt>1281</twFanCnt><twDelInfo twEdge="twRising">4.049</twDelInfo><twComp>ALU_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>Data_MEM_map/Dout&lt;11&gt;</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_1_F</twBEL><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_1</twBEL><twBEL>Data_MEM_map/Dout_11</twBEL></twPathDel><twLogDel>4.441</twLogDel><twRouteDel>9.713</twRouteDel><twTotDel>14.154</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.600</twSlack><twSrc BELType="RAM">REG_FILE_map/Mram_RAM1</twSrc><twDest BELType="FF">Data_MEM_map/Dout_11</twDest><twTotPathDel>14.151</twTotPathDel><twClkSkew dest = "-1.968" src = "-1.446">0.522</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>REG_FILE_map/Mram_RAM1</twSrc><twDest BELType='FF'>Data_MEM_map/Dout_11</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X2Y18.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">cclk</twSrcClk><twPathDel><twSite>RAMB8_X2Y18.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>REG_FILE_map/Mram_RAM1</twComp><twBEL>REG_FILE_map/Mram_RAM1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>Read_data_2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lut&lt;2&gt;</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_A11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_A&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>ALU_map/_n0035&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91</twComp><twBEL>ALU_map/Mmux_result231</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y40.B4</twSite><twDelType>net</twDelType><twFanCnt>1281</twFanCnt><twDelInfo twEdge="twRising">4.049</twDelInfo><twComp>ALU_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>Data_MEM_map/Dout&lt;11&gt;</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_1_F</twBEL><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_1</twBEL><twBEL>Data_MEM_map/Dout_11</twBEL></twPathDel><twLogDel>4.438</twLogDel><twRouteDel>9.713</twRouteDel><twTotDel>14.151</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.636</twSlack><twSrc BELType="RAM">REG_FILE_map/Mram_RAM1</twSrc><twDest BELType="FF">Data_MEM_map/Dout_11</twDest><twTotPathDel>14.115</twTotPathDel><twClkSkew dest = "-1.968" src = "-1.446">0.522</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>REG_FILE_map/Mram_RAM1</twSrc><twDest BELType='FF'>Data_MEM_map/Dout_11</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X2Y18.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">cclk</twSrcClk><twPathDel><twSite>RAMB8_X2Y18.DOADO4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>REG_FILE_map/Mram_RAM1</twComp><twBEL>REG_FILE_map/Mram_RAM1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>Read_data_2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lutdi2</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y18.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>ALU_map/_n0035&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_91</twComp><twBEL>ALU_map/Mmux_result231</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y40.B4</twSite><twDelType>net</twDelType><twFanCnt>1281</twFanCnt><twDelInfo twEdge="twRising">4.049</twDelInfo><twComp>ALU_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y37.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_98</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>Data_MEM_map/Dout&lt;11&gt;</twComp><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_1_F</twBEL><twBEL>Data_MEM_map/Mmux_ADDR[6]_RAM[31][31]_wide_mux_131_OUT_2_f7_1</twBEL><twBEL>Data_MEM_map/Dout_11</twBEL></twPathDel><twLogDel>4.446</twLogDel><twRouteDel>9.669</twRouteDel><twTotDel>14.115</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;clk_rst_gen_map/clockgen2_map/CLK_OBUF&quot; derived from
 NET &quot;clk_rst_gen_map/clk0&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 5.00 to 50 nS and duty cycle corrected to HIGH 25 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Data_MEM_map/RAM_11_23 (SLICE_X28Y31.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="FF">Data_MEM_map/RAM_11_23</twSrc><twDest BELType="FF">Data_MEM_map/RAM_11_23</twDest><twTotPathDel>0.411</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Data_MEM_map/RAM_11_23</twSrc><twDest BELType='FF'>Data_MEM_map/RAM_11_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y31.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X28Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Data_MEM_map/RAM_11&lt;23&gt;</twComp><twBEL>Data_MEM_map/RAM_11_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y31.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.021</twDelInfo><twComp>Data_MEM_map/RAM_11&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Data_MEM_map/RAM_11&lt;23&gt;</twComp><twBEL>Data_MEM_map/RAM_11_23_dpot</twBEL><twBEL>Data_MEM_map/RAM_11_23</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.021</twRouteDel><twTotDel>0.411</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twDestClk><twPctLog>94.9</twPctLog><twPctRoute>5.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Data_MEM_map/RAM_29_30 (SLICE_X32Y13.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="FF">Data_MEM_map/RAM_29_30</twSrc><twDest BELType="FF">Data_MEM_map/RAM_29_30</twDest><twTotPathDel>0.411</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Data_MEM_map/RAM_29_30</twSrc><twDest BELType='FF'>Data_MEM_map/RAM_29_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y13.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X32Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Data_MEM_map/RAM_29&lt;30&gt;</twComp><twBEL>Data_MEM_map/RAM_29_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.021</twDelInfo><twComp>Data_MEM_map/RAM_29&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y13.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Data_MEM_map/RAM_29&lt;30&gt;</twComp><twBEL>Data_MEM_map/RAM_29_30_dpot</twBEL><twBEL>Data_MEM_map/RAM_29_30</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.021</twRouteDel><twTotDel>0.411</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twDestClk><twPctLog>94.9</twPctLog><twPctRoute>5.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Data_MEM_map/RAM_15_24 (SLICE_X32Y18.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="FF">Data_MEM_map/RAM_15_24</twSrc><twDest BELType="FF">Data_MEM_map/RAM_15_24</twDest><twTotPathDel>0.411</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Data_MEM_map/RAM_15_24</twSrc><twDest BELType='FF'>Data_MEM_map/RAM_15_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y18.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X32Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Data_MEM_map/RAM_15&lt;27&gt;</twComp><twBEL>Data_MEM_map/RAM_15_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y18.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.021</twDelInfo><twComp>Data_MEM_map/RAM_15&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y18.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Data_MEM_map/RAM_15&lt;27&gt;</twComp><twBEL>Data_MEM_map/RAM_15_24_dpot</twBEL><twBEL>Data_MEM_map/RAM_15_24</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.021</twRouteDel><twTotDel>0.411</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twDestClk><twPctLog>94.9</twPctLog><twPctRoute>5.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;clk_rst_gen_map/clockgen2_map/CLK_OBUF&quot; derived from
 NET &quot;clk_rst_gen_map/clk0&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 5.00 to 50 nS and duty cycle corrected to HIGH 25 nS 
</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tdcmper_CLKFX" slack="47.330" period="50.000" constraintValue="50.000" deviceLimit="2.670" freqLimit="374.532" physResource="clk_rst_gen_map/clockgen2_map/dcm/CLKFX" logResource="clk_rst_gen_map/clockgen2_map/dcm/CLKFX" locationPin="DCM_X0Y6.CLKFX" clockNet="clk_rst_gen_map/clockgen2_map/CLK_OBUF"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tbcper_I" slack="48.270" period="50.000" constraintValue="50.000" deviceLimit="1.730" freqLimit="578.035" physResource="clk_rst_gen_map/clockgen2_map/obuf/I0" logResource="clk_rst_gen_map/clockgen2_map/obuf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="clk_rst_gen_map/clockgen2_map/CLK_OBUF"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tcp" slack="49.570" period="50.000" constraintValue="50.000" deviceLimit="0.430" freqLimit="2325.581" physResource="Data_MEM_map/RAM_7&lt;11&gt;/CLK" logResource="Data_MEM_map/RAM_7_8/CK" locationPin="SLICE_X20Y35.CLK" clockNet="mclk"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;clk_rst_gen_map/clockgen1_map/CLK_OBUF&quot; derived from  NET &quot;clk_rst_gen_map/clk0&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 10.00 to 100 nS and duty cycle corrected to HIGH 50 nS  </twConstName><twItemCnt>3350971</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>312</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>56.636</twMinPer></twConstHead><twPathRptBanner iPaths="83411" iCriticalPaths="0" sType="EndPoint">Paths for end point PC_map/PCout_31 (SLICE_X46Y47.A6), 83411 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.841</twSlack><twSrc BELType="FF">Inst_MEM_map/Dout_29</twSrc><twDest BELType="FF">PC_map/PCout_31</twDest><twTotPathDel>12.286</twTotPathDel><twClkSkew dest = "-1.791" src = "-1.645">0.146</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_MEM_map/Dout_29</twSrc><twDest BELType='FF'>PC_map/PCout_31</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X42Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X42Y38.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_MEM_map/Dout&lt;22&gt;</twComp><twBEL>Inst_MEM_map/Dout_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y38.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>Inst_MEM_map/Dout&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_MEM_map/Dout&lt;24&gt;</twComp><twBEL>Main_control_map/Mmux_ALUSrc11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>Main_control_map/Mmux_ALUSrc11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lutdi2</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_A11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_A&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>ALU_map/_n0035&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_B&lt;26&gt;</twComp><twBEL>ALU_map/Mmux_result191</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>ALU_result&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_result&lt;28&gt;</twComp><twBEL>ALU_map/Zero_out&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>ALU_map/Zero_out&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>PC_map/PCout&lt;22&gt;</twComp><twBEL>Branch_Zero_out_OR_109_o321</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>Branch_Zero_out_OR_109_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>PC_map/PCout&lt;31&gt;</twComp><twBEL>Mmux_PCin252</twBEL><twBEL>PC_map/PCout_31</twBEL></twPathDel><twLogDel>4.059</twLogDel><twRouteDel>8.227</twRouteDel><twTotDel>12.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">cclk</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.844</twSlack><twSrc BELType="FF">Inst_MEM_map/Dout_29</twSrc><twDest BELType="FF">PC_map/PCout_31</twDest><twTotPathDel>12.283</twTotPathDel><twClkSkew dest = "-1.791" src = "-1.645">0.146</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_MEM_map/Dout_29</twSrc><twDest BELType='FF'>PC_map/PCout_31</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X42Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X42Y38.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_MEM_map/Dout&lt;22&gt;</twComp><twBEL>Inst_MEM_map/Dout_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y38.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>Inst_MEM_map/Dout&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_MEM_map/Dout&lt;24&gt;</twComp><twBEL>Main_control_map/Mmux_ALUSrc11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>Main_control_map/Mmux_ALUSrc11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lut&lt;2&gt;</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_A11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_A&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>ALU_map/_n0035&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_B&lt;26&gt;</twComp><twBEL>ALU_map/Mmux_result191</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>ALU_result&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_result&lt;28&gt;</twComp><twBEL>ALU_map/Zero_out&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>ALU_map/Zero_out&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>PC_map/PCout&lt;22&gt;</twComp><twBEL>Branch_Zero_out_OR_109_o321</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>Branch_Zero_out_OR_109_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>PC_map/PCout&lt;31&gt;</twComp><twBEL>Mmux_PCin252</twBEL><twBEL>PC_map/PCout_31</twBEL></twPathDel><twLogDel>4.056</twLogDel><twRouteDel>8.227</twRouteDel><twTotDel>12.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">cclk</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.858</twSlack><twSrc BELType="FF">Inst_MEM_map/Dout_26</twSrc><twDest BELType="FF">PC_map/PCout_31</twDest><twTotPathDel>12.269</twTotPathDel><twClkSkew dest = "-1.791" src = "-1.645">0.146</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_MEM_map/Dout_26</twSrc><twDest BELType='FF'>PC_map/PCout_31</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X43Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X43Y38.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_MEM_map/Dout&lt;24&gt;</twComp><twBEL>Inst_MEM_map/Dout_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>Inst_MEM_map/Dout&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_MEM_map/Dout&lt;24&gt;</twComp><twBEL>Main_control_map/Mmux_ALUSrc11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>Main_control_map/Mmux_ALUSrc11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lutdi2</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_A11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_A&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>ALU_map/_n0035&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_B&lt;26&gt;</twComp><twBEL>ALU_map/Mmux_result191</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>ALU_result&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_result&lt;28&gt;</twComp><twBEL>ALU_map/Zero_out&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>ALU_map/Zero_out&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>PC_map/PCout&lt;22&gt;</twComp><twBEL>Branch_Zero_out_OR_109_o321</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>Branch_Zero_out_OR_109_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>PC_map/PCout&lt;31&gt;</twComp><twBEL>Mmux_PCin252</twBEL><twBEL>PC_map/PCout_31</twBEL></twPathDel><twLogDel>4.065</twLogDel><twRouteDel>8.204</twRouteDel><twTotDel>12.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">cclk</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="83411" iCriticalPaths="0" sType="EndPoint">Paths for end point PC_map/PCout_24 (SLICE_X45Y44.B4), 83411 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.876</twSlack><twSrc BELType="FF">Inst_MEM_map/Dout_29</twSrc><twDest BELType="FF">PC_map/PCout_24</twDest><twTotPathDel>12.249</twTotPathDel><twClkSkew dest = "-1.793" src = "-1.645">0.148</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_MEM_map/Dout_29</twSrc><twDest BELType='FF'>PC_map/PCout_24</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X42Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X42Y38.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_MEM_map/Dout&lt;22&gt;</twComp><twBEL>Inst_MEM_map/Dout_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y38.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>Inst_MEM_map/Dout&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_MEM_map/Dout&lt;24&gt;</twComp><twBEL>Main_control_map/Mmux_ALUSrc11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>Main_control_map/Mmux_ALUSrc11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lutdi2</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_A11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_A&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>ALU_map/_n0035&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_B&lt;26&gt;</twComp><twBEL>ALU_map/Mmux_result191</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>ALU_result&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_result&lt;28&gt;</twComp><twBEL>ALU_map/Zero_out&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>ALU_map/Zero_out&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>PC_map/PCout&lt;22&gt;</twComp><twBEL>Branch_Zero_out_OR_109_o321</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>Branch_Zero_out_OR_109_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>PC_map/PCout&lt;26&gt;</twComp><twBEL>Mmux_PCin172</twBEL><twBEL>PC_map/PCout_24</twBEL></twPathDel><twLogDel>4.040</twLogDel><twRouteDel>8.209</twRouteDel><twTotDel>12.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">cclk</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.879</twSlack><twSrc BELType="FF">Inst_MEM_map/Dout_29</twSrc><twDest BELType="FF">PC_map/PCout_24</twDest><twTotPathDel>12.246</twTotPathDel><twClkSkew dest = "-1.793" src = "-1.645">0.148</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_MEM_map/Dout_29</twSrc><twDest BELType='FF'>PC_map/PCout_24</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X42Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X42Y38.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_MEM_map/Dout&lt;22&gt;</twComp><twBEL>Inst_MEM_map/Dout_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y38.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>Inst_MEM_map/Dout&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_MEM_map/Dout&lt;24&gt;</twComp><twBEL>Main_control_map/Mmux_ALUSrc11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>Main_control_map/Mmux_ALUSrc11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lut&lt;2&gt;</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_A11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_A&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>ALU_map/_n0035&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_B&lt;26&gt;</twComp><twBEL>ALU_map/Mmux_result191</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>ALU_result&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_result&lt;28&gt;</twComp><twBEL>ALU_map/Zero_out&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>ALU_map/Zero_out&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>PC_map/PCout&lt;22&gt;</twComp><twBEL>Branch_Zero_out_OR_109_o321</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>Branch_Zero_out_OR_109_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>PC_map/PCout&lt;26&gt;</twComp><twBEL>Mmux_PCin172</twBEL><twBEL>PC_map/PCout_24</twBEL></twPathDel><twLogDel>4.037</twLogDel><twRouteDel>8.209</twRouteDel><twTotDel>12.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">cclk</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.893</twSlack><twSrc BELType="FF">Inst_MEM_map/Dout_26</twSrc><twDest BELType="FF">PC_map/PCout_24</twDest><twTotPathDel>12.232</twTotPathDel><twClkSkew dest = "-1.793" src = "-1.645">0.148</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_MEM_map/Dout_26</twSrc><twDest BELType='FF'>PC_map/PCout_24</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X43Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X43Y38.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_MEM_map/Dout&lt;24&gt;</twComp><twBEL>Inst_MEM_map/Dout_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>Inst_MEM_map/Dout&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_MEM_map/Dout&lt;24&gt;</twComp><twBEL>Main_control_map/Mmux_ALUSrc11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>Main_control_map/Mmux_ALUSrc11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lutdi2</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_A11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_A&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>ALU_map/_n0035&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_B&lt;26&gt;</twComp><twBEL>ALU_map/Mmux_result191</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>ALU_result&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_result&lt;28&gt;</twComp><twBEL>ALU_map/Zero_out&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>ALU_map/Zero_out&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>PC_map/PCout&lt;22&gt;</twComp><twBEL>Branch_Zero_out_OR_109_o321</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>Branch_Zero_out_OR_109_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>PC_map/PCout&lt;26&gt;</twComp><twBEL>Mmux_PCin172</twBEL><twBEL>PC_map/PCout_24</twBEL></twPathDel><twLogDel>4.046</twLogDel><twRouteDel>8.186</twRouteDel><twTotDel>12.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">cclk</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="83411" iCriticalPaths="0" sType="EndPoint">Paths for end point PC_map/PCout_27 (SLICE_X43Y46.A4), 83411 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.883</twSlack><twSrc BELType="FF">Inst_MEM_map/Dout_29</twSrc><twDest BELType="FF">PC_map/PCout_27</twDest><twTotPathDel>12.244</twTotPathDel><twClkSkew dest = "-1.791" src = "-1.645">0.146</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_MEM_map/Dout_29</twSrc><twDest BELType='FF'>PC_map/PCout_27</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X42Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X42Y38.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_MEM_map/Dout&lt;22&gt;</twComp><twBEL>Inst_MEM_map/Dout_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y38.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>Inst_MEM_map/Dout&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_MEM_map/Dout&lt;24&gt;</twComp><twBEL>Main_control_map/Mmux_ALUSrc11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>Main_control_map/Mmux_ALUSrc11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lutdi2</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_A11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_A&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>ALU_map/_n0035&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_B&lt;26&gt;</twComp><twBEL>ALU_map/Mmux_result191</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>ALU_result&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_result&lt;28&gt;</twComp><twBEL>ALU_map/Zero_out&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>ALU_map/Zero_out&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>PC_map/PCout&lt;22&gt;</twComp><twBEL>Branch_Zero_out_OR_109_o321</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>Branch_Zero_out_OR_109_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>PC_map/PCout&lt;30&gt;</twComp><twBEL>Mmux_PCin202</twBEL><twBEL>PC_map/PCout_27</twBEL></twPathDel><twLogDel>4.040</twLogDel><twRouteDel>8.204</twRouteDel><twTotDel>12.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">cclk</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.886</twSlack><twSrc BELType="FF">Inst_MEM_map/Dout_29</twSrc><twDest BELType="FF">PC_map/PCout_27</twDest><twTotPathDel>12.241</twTotPathDel><twClkSkew dest = "-1.791" src = "-1.645">0.146</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_MEM_map/Dout_29</twSrc><twDest BELType='FF'>PC_map/PCout_27</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X42Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X42Y38.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_MEM_map/Dout&lt;22&gt;</twComp><twBEL>Inst_MEM_map/Dout_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y38.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>Inst_MEM_map/Dout&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_MEM_map/Dout&lt;24&gt;</twComp><twBEL>Main_control_map/Mmux_ALUSrc11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>Main_control_map/Mmux_ALUSrc11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lut&lt;2&gt;</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_A11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_A&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>ALU_map/_n0035&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_B&lt;26&gt;</twComp><twBEL>ALU_map/Mmux_result191</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>ALU_result&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_result&lt;28&gt;</twComp><twBEL>ALU_map/Zero_out&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>ALU_map/Zero_out&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>PC_map/PCout&lt;22&gt;</twComp><twBEL>Branch_Zero_out_OR_109_o321</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>Branch_Zero_out_OR_109_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>PC_map/PCout&lt;30&gt;</twComp><twBEL>Mmux_PCin202</twBEL><twBEL>PC_map/PCout_27</twBEL></twPathDel><twLogDel>4.037</twLogDel><twRouteDel>8.204</twRouteDel><twTotDel>12.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">cclk</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.900</twSlack><twSrc BELType="FF">Inst_MEM_map/Dout_26</twSrc><twDest BELType="FF">PC_map/PCout_27</twDest><twTotPathDel>12.227</twTotPathDel><twClkSkew dest = "-1.791" src = "-1.645">0.146</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="2.505" fPhaseErr="0.438" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.727</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_MEM_map/Dout_26</twSrc><twDest BELType='FF'>PC_map/PCout_27</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X43Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="75.000">mclk</twSrcClk><twPathDel><twSite>SLICE_X43Y38.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_MEM_map/Dout&lt;24&gt;</twComp><twBEL>Inst_MEM_map/Dout_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>Inst_MEM_map/Dout&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_MEM_map/Dout&lt;24&gt;</twComp><twBEL>Main_control_map/Mmux_ALUSrc11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>Main_control_map/Mmux_ALUSrc11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Data_MEM_map/RAM_27&lt;31&gt;</twComp><twBEL>Mmux_ALU_B271</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y34.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>ALU_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y34.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_lutdi2</twBEL><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y37.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>ALU_map/Mcompar_slt_result&lt;0&gt;_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_lut&lt;0&gt;</twComp><twBEL>ALU_map/Mmux__n0035_A11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_A&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_A&lt;0&gt;_rt</twBEL><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y36.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twComp><twBEL>ALU_map/Mmux__n0035_rs_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y37.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>ALU_map/_n0035&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_B&lt;26&gt;</twComp><twBEL>ALU_map/Mmux_result191</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y37.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>ALU_result&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ALU_result&lt;28&gt;</twComp><twBEL>ALU_map/Zero_out&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y38.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>ALU_map/Zero_out&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>PC_map/PCout&lt;22&gt;</twComp><twBEL>Branch_Zero_out_OR_109_o321</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>Branch_Zero_out_OR_109_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>PC_map/PCout&lt;30&gt;</twComp><twBEL>Mmux_PCin202</twBEL><twBEL>PC_map/PCout_27</twBEL></twPathDel><twLogDel>4.046</twLogDel><twRouteDel>8.181</twRouteDel><twTotDel>12.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">cclk</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;clk_rst_gen_map/clockgen1_map/CLK_OBUF&quot; derived from
 NET &quot;clk_rst_gen_map/clk0&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 10.00 to 100 nS and duty cycle corrected to HIGH 50 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LED_3 (SLICE_X50Y33.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">LED_3</twSrc><twDest BELType="FF">LED_3</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LED_3</twSrc><twDest BELType='FF'>LED_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">cclk</twSrcClk><twPathDel><twSite>SLICE_X50Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>LED_6</twComp><twBEL>LED_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>LED_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>LED_6</twComp><twBEL>LED_3_dpot</twBEL><twBEL>LED_3</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">cclk</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LED_0 (SLICE_X50Y36.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">LED_0</twSrc><twDest BELType="FF">LED_0</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LED_0</twSrc><twDest BELType='FF'>LED_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">cclk</twSrcClk><twPathDel><twSite>SLICE_X50Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>LED_2</twComp><twBEL>LED_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>LED_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y36.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>LED_2</twComp><twBEL>LED_0_dpot</twBEL><twBEL>LED_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">cclk</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LED_2 (SLICE_X50Y36.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">LED_2</twSrc><twDest BELType="FF">LED_2</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LED_2</twSrc><twDest BELType='FF'>LED_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">cclk</twSrcClk><twPathDel><twSite>SLICE_X50Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>LED_2</twComp><twBEL>LED_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y36.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>LED_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y36.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>LED_2</twComp><twBEL>LED_2_dpot</twBEL><twBEL>LED_2</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">cclk</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;clk_rst_gen_map/clockgen1_map/CLK_OBUF&quot; derived from
 NET &quot;clk_rst_gen_map/clk0&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 10.00 to 100 nS and duty cycle corrected to HIGH 50 nS 
</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.876" period="100.000" constraintValue="100.000" deviceLimit="3.124" freqLimit="320.102" physResource="REG_FILE_map/Mram_RAM/CLKAWRCLK" logResource="REG_FILE_map/Mram_RAM/CLKAWRCLK" locationPin="RAMB8_X2Y17.CLKAWRCLK" clockNet="cclk"/><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="96.876" period="100.000" constraintValue="100.000" deviceLimit="3.124" freqLimit="320.102" physResource="REG_FILE_map/Mram_RAM/CLKBRDCLK" logResource="REG_FILE_map/Mram_RAM/CLKBRDCLK" locationPin="RAMB8_X2Y17.CLKBRDCLK" clockNet="cclk"/><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.876" period="100.000" constraintValue="100.000" deviceLimit="3.124" freqLimit="320.102" physResource="REG_FILE_map/Mram_RAM1/CLKAWRCLK" logResource="REG_FILE_map/Mram_RAM1/CLKAWRCLK" locationPin="RAMB8_X2Y18.CLKAWRCLK" clockNet="cclk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="clk_rst_gen_map/clk0" fullName="NET &quot;clk_rst_gen_map/clk0&quot; PERIOD = 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="6.651" errors="0" errorRollup="0" items="0" itemsRollup="12128009"/><twConstRollup name="clk_rst_gen_map/clockgen2_map/CLK_OBUF" fullName="PERIOD analysis for net &quot;clk_rst_gen_map/clockgen2_map/CLK_OBUF&quot; derived from  NET &quot;clk_rst_gen_map/clk0&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 5.00 to 50 nS and duty cycle corrected to HIGH 25 nS  " type="child" depth="1" requirement="50.000" prefType="period" actual="33.254" actualRollup="N/A" errors="0" errorRollup="0" items="8777038" itemsRollup="0"/><twConstRollup name="clk_rst_gen_map/clockgen1_map/CLK_OBUF" fullName="PERIOD analysis for net &quot;clk_rst_gen_map/clockgen1_map/CLK_OBUF&quot; derived from  NET &quot;clk_rst_gen_map/clk0&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 10.00 to 100 nS and duty cycle corrected to HIGH 50 nS  " type="child" depth="1" requirement="100.000" prefType="period" actual="56.636" actualRollup="N/A" errors="0" errorRollup="0" items="3350971" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="3"><twDest>CLK</twDest><twClk2SU><twSrc>CLK</twSrc><twRiseRise>7.480</twRiseRise><twFallRise>14.159</twFallRise><twRiseFall>4.518</twRiseFall><twFallFall>16.627</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="72"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>12128009</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>10406</twConnCnt></twConstCov><twStats anchorID="73"><twMinPer>56.636</twMinPer><twFootnote number="1" /><twMaxFreq>17.657</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Feb 03 08:20:31 2017 </twTimestamp></twFoot><twClientInfo anchorID="74"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 335 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
