# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1570 6.4e-05 2048 80 3450 303744 23.1911 28.4385 1997.41 838.623 2887.75 2887.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1160 0.000128 1024 190 1300 137216 11.081 6.84237 216.864 224.772 459.688 459.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 0.000128 2048 480 1850 114176 24.1873 14.4202 495.372 419.609 953.714 953.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 580 0.000256 2048 220 3220 30720 14.48 7.01398 236.316 212.255 470.195 470.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1130 0.000256 2048 120 2740 71808 7.06368 357.507 209.78 574.393 574.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 330 0.000128 4096 72 2610 67072 56.8649 28.354 838.745 838.823 1762.92 1763.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 340 6.4e-05 2048 90 680 94208 94.6932 28.3769 286.06 836.012 1245.33 1245.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 830 0.000512 2048 230 1090 27136 2.88736 3.46755 61.0297 123.595 191.053 191.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1360 0.001024 1024 80 220 18688 0.694976 3.71302 26.2844 30.7348 30.7911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1810 0.000256 512 410 1110 69120 2.74778 1.70288 44.798 52.4273 101.803 101.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1570 6.4e-05 2048 80 3450 303696 23.2318 28.3709 2347.67 837.919 3237.28 3237.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1160 0.000128 1024 190 1300 137088 11.1094 6.84442 251.193 223.966 493.242 493.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 0.000128 2048 480 1850 114048 24.2377 14.3618 569.23 419 1026.96 1027.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 580 0.000256 2048 220 3220 30528 14.5183 7.02595 274.881 208.882 505.434 505.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1130 0.000256 2048 120 2740 71784 7.07446 416.18 209.544 632.843 632.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 330 0.000128 4096 72 2610 67392 57.01 28.3954 959.061 837.913 1882.52 1882.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 340 6.4e-05 2048 90 680 94464 94.8397 28.3502 307.747 834.549 1265.67 1265.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 0.000512 2048 230 1090 27216 2.89626 3.46794 70.559 124.085 201.08 201.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1360 0.001024 1024 80 220 18720 0.695744 4.37245 26.3168 31.4265 31.4819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1810 0.000256 512 410 1110 69120 2.75011 1.7032 54.0429 52.3412 110.967 111.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1570 6.4e-05 2048 80 3450 303680 23.1521 28.3798 2443.75 838.683 3334.06 3334.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1160 0.000128 1024 190 1300 136960 11.104 6.84368 263.322 224.289 505.696 505.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 0.000128 2048 480 1850 114560 24.1447 14.366 600.002 419.613 1058.26 1058.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 580 0.000256 2048 220 3220 30720 14.3944 6.98221 288.776 208.233 518.518 518.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1130 0.000256 2048 120 2740 71760 7.05517 435.402 209.692 652.195 652.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 330 0.000128 4096 72 2610 67200 56.8496 28.3822 1003.7 838.969 1928.05 1928.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 340 6.4e-05 2048 90 680 94720 94.8978 28.3373 328.732 846.387 1298.54 1298.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 0.000512 2048 230 1090 27200 2.88867 3.46979 73.8296 124.201 204.465 204.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1360 0.001024 1024 80 220 18640 0.69632 4.5383 26.2427 31.5183 31.5759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1810 0.000256 512 410 1110 68480 2.74061 1.69741 56.0377 52.1806 112.786 112.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1570 6.4e-05 2048 80 3450 303744 23.1034 28.3197 2280.31 838.246 3170.06 3170.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1160 0.000128 1024 190 1300 136704 11.0667 6.82598 242.99 224.797 485.811 485.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 0.000128 2048 480 1850 113664 24.1591 14.354 554.185 418.688 1011.52 1011.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 580 0.000256 2048 220 3220 30720 14.4121 6.98634 269.74 208.464 499.73 499.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1130 0.000256 2048 120 2740 71712 7.04816 404.931 209.442 621.465 621.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 330 0.000128 4096 72 2610 66816 56.8165 28.3346 927.689 837.172 1850.14 1850.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 340 6.4e-05 2048 90 680 92160 94.4835 28.1639 185.454 833.504 1141.79 1141.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 0.000512 2048 230 1090 27072 2.87744 3.45542 68.4364 124.054 198.897 198.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1360 0.001024 1024 80 220 18624 0.69552 4.17171 26.2228 31.1315 31.1879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1810 0.000256 512 410 1110 68352 2.75171 1.69875 51.6215 52.2368 108.438 108.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1570 6.4e-05 2048 80 3450 303800 23.2804 28.3849 2307.09 838.859 3197.7 3197.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1160 0.000128 1024 190 1300 136800 11.1587 6.8528 246.696 225.083 489.92 490.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 0.000128 2048 480 1850 114400 24.2662 14.4077 563.229 419.297 1021.33 1021.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 580 0.000256 2048 220 3220 30400 14.5491 7.01485 269.572 208.697 499.964 500.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1130 0.000256 2048 120 2740 71700 7.1487 409.201 209.562 625.951 626.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 330 0.000128 4096 72 2610 67200 57.1276 28.417 942.468 838.165 1866.31 1866.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 340 6.4e-05 2048 90 680 92800 94.9115 28.2332 189.022 833.61 1145.96 1146.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 0.000512 2048 230 1090 27000 2.89722 3.4696 68.7677 123.103 198.309 198.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1360 0.001024 1024 80 220 18600 0.693664 4.27338 26.2103 31.2194 31.2726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1810 0.000256 512 410 1110 68800 2.75507 1.70464 52.7978 52.2921 109.676 109.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1570 6.4e-05 2048 80 3450 303744 23.1591 28.5041 2366.12 838.427 3256.3 3256.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1160 0.000128 1024 190 1300 137088 11.0687 6.8583 253.798 224.805 496.655 496.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 0.000128 2048 480 1850 113792 24.1513 14.3558 575.095 418.834 1032.56 1032.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 580 0.000256 2048 220 3220 30464 14.547 7.0384 277.033 209.653 508.399 508.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1130 0.000256 2048 120 2740 71680 7.0479 418.918 209.521 635.537 635.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 330 0.000128 4096 72 2610 67200 56.8618 28.3566 965.631 837.675 1888.65 1888.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 340 6.4e-05 2048 90 680 93184 95.1279 28.3771 195.668 837.247 1156.6 1156.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 0.000512 2048 230 1090 26880 2.87334 3.45056 70.7912 123.92 201.106 201.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1360 0.001024 1024 80 220 18592 0.695488 4.40381 26.2125 31.3547 31.4115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1810 0.000256 512 410 1110 68992 2.75523 1.70739 54.8133 52.5339 111.938 112.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1570 6.4e-05 2048 80 3450 303600 23.2325 28.3706 2378.87 838.57 3269.12 3269.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1160 0.000128 1024 190 1300 136320 11.0853 6.84032 253.895 223.59 495.54 495.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 0.000128 2048 480 1850 113280 24.1779 14.3589 575.857 417.964 1032.48 1032.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 580 0.000256 2048 220 3220 30720 14.5361 7.04752 281.267 209.206 512.181 512.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1130 0.000256 2048 120 2740 71760 7.11827 422.465 209.807 639.432 639.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 330 0.000128 4096 72 2610 66240 57.048 28.3739 959.025 835.783 1880.36 1880.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 340 6.4e-05 2048 90 680 92160 95.3236 28.3109 194.669 835.379 1153.86 1154.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 0.000512 2048 230 1090 27120 2.89792 3.47738 71.7709 124.145 202.362 202.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1360 0.001024 1024 80 220 18600 0.694976 4.45146 26.2441 31.4337 31.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1810 0.000256 512 410 1110 69120 2.75664 1.708 55.0834 52.422 112.101 112.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1570 6.4e-05 2048 80 3450 303616 23.1372 28.3011 2301.08 838.011 3190.61 3190.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1160 0.000128 1024 190 1300 136192 11.0797 6.82806 244.925 223.331 486.298 486.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 0.000128 2048 480 1850 113664 24.1291 14.3318 558.575 418.004 1015.18 1015.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 580 0.000256 2048 220 3220 30720 14.5013 7.02189 271.271 209.201 502.137 502.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1130 0.000256 2048 120 2740 71680 7.1064 407.149 209.405 623.705 623.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 330 0.000128 4096 72 2610 66560 56.8115 28.3329 932.276 835.758 1853.32 1853.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 340 6.4e-05 2048 90 680 94208 94.6015 28.2583 191.61 836.336 1150.99 1151.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 0.000512 2048 230 1090 27136 2.89174 3.48941 69.1211 123.629 199.203 199.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1360 0.001024 1024 80 220 18560 0.692736 4.2279 26.1756 31.1397 31.1959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1810 0.000256 512 410 1110 68608 2.76339 1.70627 52.7153 52.4242 109.739 109.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1570 6.4e-05 2048 80 3450 303360 23.126 28.3112 2315.85 837.829 3205.2 3205.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1160 0.000128 1024 190 1300 135168 11.1004 6.82694 245.094 223.746 486.896 487.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 0.000128 2048 480 1850 112128 24.1746 14.3321 555.673 416.665 1010.97 1011.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 580 0.000256 2048 220 3220 29184 14.4263 6.93203 260.452 206.621 488.556 488.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1130 0.000256 2048 120 2740 71616 7.0481 411.452 209.4 627.944 628.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 330 0.000128 4096 72 2610 66048 56.8201 28.3224 932.101 833.913 1851.29 1851.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 340 6.4e-05 2048 90 680 86016 94.8551 27.9021 176.611 824.658 1124.21 1124.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 0.000512 2048 230 1090 26880 2.88464 3.47254 69.0833 123.596 199.106 199.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1360 0.001024 1024 80 220 18432 0.689792 4.31139 26.0948 31.1357 31.1927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1810 0.000256 512 410 1110 67584 2.73117 1.68458 52.3266 51.7722 108.64 108.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1570 6.4e-05 2048 80 3450 303200 23.1779 28.3914 2480.89 837.358 3369.9 3369.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1160 0.000128 1024 190 1300 136000 11.0925 6.84032 265.002 222.326 505.39 505.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 0.000128 2048 480 1850 113600 24.1421 14.3552 602.175 417.09 1057.89 1058.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 580 0.000256 2048 220 3220 28800 14.5076 6.94851 276.524 206.652 504.762 504.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1130 0.000256 2048 120 2740 71600 7.29498 441.518 209.387 658.243 658.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 330 0.000128 4096 72 2610 65600 57.08 28.3606 983.019 833.714 1902.31 1902.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 340 6.4e-05 2048 90 680 89600 94.3387 28.0109 197.017 826.338 1145.9 1146.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 0.000512 2048 230 1090 26800 2.89533 3.47366 73.6909 123.535 203.667 203.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1360 0.001024 1024 80 220 18400 0.689824 4.58339 26.0546 31.371 31.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1810 0.000256 512 410 1110 67200 2.74899 1.68736 56.1663 51.7825 112.518 112.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1570 6.4e-05 2048 80 3450 303104 23.1341 28.3177 2890.01 837.032 3778.58 3778.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1160 0.000128 1024 190 1300 135168 11.1592 6.83008 306.877 224.019 549.011 549.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 0.000128 2048 480 1850 112640 24.2331 14.338 699.761 418.244 1156.71 1156.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 580 0.000256 2048 220 3220 30720 14.5185 7.0305 341.025 209.55 572.253 572.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1130 0.000256 2048 120 2740 71424 7.03136 511.155 209.077 727.307 727.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 330 0.000128 4096 72 2610 65536 56.9693 28.3171 1155.8 836.333 2077.55 2077.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 340 6.4e-05 2048 90 680 90112 95.385 28.2804 232.524 835.669 1192.05 1192.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 0.000512 2048 230 1090 26624 2.86138 3.4304 86.1758 123.033 215.571 215.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1360 0.001024 1024 80 220 18432 0.692224 5.44864 26.1713 32.3572 32.4149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1810 0.000256 512 410 1110 67584 2.78582 1.70758 66.1012 52.5094 123.233 123.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1570 6.4e-05 2048 80 3450 303872 23.1672 28.3729 2004.59 838.728 2894.95 2895.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1160 0.000128 1024 190 1305 136960 11.0759 6.83827 214.353 224.969 457.364 457.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1280 0.000128 2048 480 1845 114432 24.1634 14.3815 553.283 419.438 1011.39 1011.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 580 0.000256 2048 220 3225 31232 14.4691 7.04048 239.588 209.784 471.01 471.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1130 0.000256 2048 120 2745 71840 7.05366 355.228 209.828 572.152 572.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 330 0.000128 4096 72 2610 67072 56.9436 28.3361 990.47 838.577 1914.46 1914.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 340 6.4e-05 2048 90 690 96256 94.5621 28.2949 336.296 838.487 1297.82 1297.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 830 0.000512 2048 230 1095 27328 2.89552 3.47136 108.541 115.394 230.372 230.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1360 0.001024 1024 80 225 18720 0.70672 3.78723 26.3062 30.8588 30.9064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1810 0.000256 512 410 1110 69376 2.75142 1.70781 45.9463 52.5668 103.097 103.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1570 6.4e-05 2048 80 3450 303840 23.2653 28.441 2027.64 838.124 2917.56 2917.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1160 0.000128 1024 190 1305 136960 11.1443 6.84269 217.984 225.931 462.028 462.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1280 0.000128 2048 480 1845 114560 24.2156 14.4039 494.283 419.204 952.237 952.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 580 0.000256 2048 220 3225 31360 14.5249 7.06726 243.823 209.685 475.232 475.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1130 0.000256 2048 120 2745 71800 7.04627 360.447 209.562 577.099 577.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 330 0.000128 4096 72 2610 66880 57.1994 28.3914 942.241 838.189 1866.15 1866.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 340 6.4e-05 2048 90 690 96000 94.9421 28.6167 338.892 838.011 1300.65 1300.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 830 0.000512 2048 230 1095 27280 2.90394 3.47139 60.9187 125.556 192.924 192.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1360 0.001024 1024 80 225 18720 0.694272 3.79098 26.3042 30.8306 30.8873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1810 0.000256 512 410 1110 69440 2.76614 1.70816 46.3203 52.5416 103.464 103.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1570 6.4e-05 2048 80 3450 303840 23.1984 28.3464 2015.39 838.088 2905.11 2905.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1160 0.000128 1024 190 1305 136704 11.0918 6.86845 215.08 225.454 458.624 458.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1280 0.000128 2048 480 1845 114048 24.1832 14.3438 488.788 418.541 945.994 946.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 580 0.000256 2048 220 3225 31104 14.4847 7.0329 240.033 209.353 471.035 471.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1130 0.000256 2048 120 2745 71808 7.04374 356.438 210.209 573.734 573.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 330 0.000128 4096 72 2610 66816 56.9579 28.3452 822.359 836.842 1744.64 1744.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 340 6.4e-05 2048 90 690 95232 94.7988 28.3265 308.186 836.767 1268.26 1268.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 830 0.000512 2048 230 1095 27264 2.89558 3.4696 60.09 123.813 190.341 190.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1360 0.001024 1024 80 225 18720 0.69808 3.77648 26.309 30.8263 30.8836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1810 0.000256 512 410 1110 69120 2.75546 1.70803 45.7349 52.4617 102.789 102.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1570 6.4e-05 2048 80 3450 303744 23.255 28.4949 2067.33 838.09 2957.26 2957.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1160 0.000128 1024 190 1305 136640 11.1277 6.84646 220.754 224.455 463.32 463.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 0.000128 2048 480 1845 114240 24.212 14.3563 500.719 418.578 957.998 958.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 580 0.000256 2048 220 3225 30912 14.5551 7.0577 245.774 209.38 476.905 477.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1130 0.000256 2048 120 2745 71792 7.03693 366.364 209.595 583.041 583.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 330 0.000128 4096 72 2610 66752 57.1441 28.3812 839.773 836.847 1762.28 1762.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 340 6.4e-05 2048 90 690 94976 94.897 28.3627 300.775 837.577 1261.81 1261.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 0.000512 2048 230 1095 27328 2.90784 3.47098 62.6718 123.716 192.839 192.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1360 0.001024 1024 80 225 18704 0.694944 3.85024 26.3004 30.8897 30.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1810 0.000256 512 410 1110 68992 2.76691 1.70803 46.8666 52.4678 103.941 104.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1570 6.4e-05 2048 80 3450 303744 23.1363 28.6099 2060.24 838.652 2950.72 2950.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1160 0.000128 1024 190 1305 136704 11.1222 6.8295 223.805 224.475 466.363 466.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 0.000128 2048 480 1845 114176 24.1744 14.3423 510.271 419.602 968.522 968.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 580 0.000256 2048 220 3225 30720 14.4703 7.02115 244.518 209.227 475.365 475.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1130 0.000256 2048 120 2745 71808 7.05856 369.691 209.82 586.613 586.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 330 0.000128 4096 72 2610 67072 56.8717 28.3605 862.053 838.927 1786.34 1786.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 340 6.4e-05 2048 90 690 94208 94.6545 28.4591 277.564 836.023 1236.89 1237.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 0.000512 2048 230 1095 27264 2.88938 3.46522 63.6553 123.503 193.584 193.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1360 0.001024 1024 80 225 18688 0.694528 3.93421 26.315 30.9858 31.0424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1810 0.000256 512 410 1110 69120 2.74893 1.7008 46.4049 52.4274 103.412 103.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1570 6.4e-05 2048 80 3450 303696 23.2182 28.3581 2391.21 838.619 3281.49 3281.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1160 0.000128 1024 190 1305 137088 11.1046 6.84147 258.504 224.95 501.528 501.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 0.000128 2048 480 1845 114048 24.2218 14.3608 581.664 419.423 1039.8 1039.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 580 0.000256 2048 220 3225 30528 14.5237 7.06045 280.46 209.053 511.229 511.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1130 0.000256 2048 120 2745 71784 7.05344 425.071 209.744 641.911 641.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 330 0.000128 4096 72 2610 66816 57.052 28.3854 970.785 839.296 1895.65 1895.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 340 6.4e-05 2048 90 690 94464 94.6632 28.3412 203.395 835.166 1161.75 1161.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 0.000512 2048 230 1095 27216 2.888 3.46509 72.3847 124.883 203.692 203.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1360 0.001024 1024 80 225 18648 0.694272 4.59578 26.2631 31.5957 31.6518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1810 0.000256 512 410 1110 69120 2.74461 1.70394 55.4473 52.3838 112.409 112.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1570 6.4e-05 2048 80 3450 303680 23.1465 28.516 2334.28 837.844 3223.87 3223.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1160 0.000128 1024 190 1305 136960 11.0999 6.84442 250.715 223.9 492.686 492.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1280 0.000128 2048 480 1845 114560 24.1278 14.3503 570.187 419.105 1027.9 1028.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 580 0.000256 2048 220 3225 30720 14.3902 7.02464 275.681 208.349 505.573 505.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1130 0.000256 2048 120 2745 71760 7.03974 414.57 209.669 631.326 631.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 330 0.000128 4096 72 2610 66560 56.9473 28.3772 942.839 838.165 1866.46 1866.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 340 6.4e-05 2048 90 690 94720 94.8011 28.3463 198.28 837.97 1159.59 1159.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 0.000512 2048 230 1095 27200 2.88467 3.4648 70.4609 123.607 200.488 200.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1360 0.001024 1024 80 225 18640 0.692224 4.45347 26.2412 31.4288 31.4844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1810 0.000256 512 410 1110 68480 2.74474 1.69405 53.3065 53.5432 111.419 111.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1570 6.4e-05 2048 80 3450 303744 23.0786 28.3603 2485.46 838.124 3375.11 3375.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1160 0.000128 1024 190 1305 136704 11.0716 6.83078 267.576 223.233 508.841 508.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1280 0.000128 2048 480 1845 113664 24.1451 14.3501 602.685 418.566 1059.87 1059.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 580 0.000256 2048 220 3225 30720 14.4031 6.99187 293.483 208.439 523.447 523.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1130 0.000256 2048 120 2745 71712 7.04634 440.605 209.441 657.137 657.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 330 0.000128 4096 72 2610 66816 56.7562 28.3244 1008.5 837.846 1931.56 1931.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 340 6.4e-05 2048 90 690 92160 94.4292 28.1355 205.859 832.676 1161.29 1161.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 0.000512 2048 230 1095 27072 2.87376 3.46096 74.6352 123.911 204.955 205.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1360 0.001024 1024 80 225 18624 0.692224 4.70816 26.241 31.6826 31.7379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1810 0.000256 512 410 1110 68352 2.74301 1.69485 56.8275 52.2282 113.622 113.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1570 6.4e-05 2048 80 3450 303800 23.2576 28.3851 2462.66 838.884 3353.27 3353.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1160 0.000128 1024 190 1305 136800 11.159 6.85616 264.731 223.536 506.411 506.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 0.000128 2048 480 1845 114400 24.2149 14.4589 601.574 419.122 1059.5 1059.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 580 0.000256 2048 220 3225 30400 14.5255 7.05142 287.367 209.058 518.13 518.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1130 0.000256 2048 120 2745 71700 7.03542 435.787 209.595 652.463 652.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 330 0.000128 4096 72 2610 66400 57.2441 28.414 994.62 838.108 1918.52 1918.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 340 6.4e-05 2048 90 690 92800 94.8635 28.2492 206.223 833.605 1163.12 1163.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 0.000512 2048 230 1095 27000 2.88746 3.46515 74.1642 123.531 204.12 204.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1360 0.001024 1024 80 225 18600 0.692224 4.75136 26.2362 31.7224 31.7802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1810 0.000256 512 410 1110 68800 2.75558 1.70192 57.1496 52.2961 114.032 114.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1570 6.4e-05 2048 80 3450 303520 23.1426 28.3612 2482.27 838.366 3372.22 3372.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1160 0.000128 1024 190 1305 136192 11.1283 6.83507 265.284 223.338 506.714 506.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 0.000128 2048 480 1845 113792 24.1614 14.3628 603.656 420.585 1062.9 1063.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 580 0.000256 2048 220 3225 30464 14.5592 7.09946 291.712 209.647 523.147 523.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1130 0.000256 2048 120 2745 71680 7.04922 441.172 209.527 657.793 657.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 330 0.000128 4096 72 2610 66304 56.9451 28.3726 1004.29 838.741 1928.49 1928.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 340 6.4e-05 2048 90 690 93184 95.0927 28.3356 208.483 837.151 1169.25 1169.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 0.000512 2048 230 1095 27104 2.87315 3.45702 75.0498 124.819 206.271 206.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1360 0.001024 1024 80 225 18592 0.691136 4.74307 26.2333 31.7096 31.7665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1810 0.000256 512 410 1110 68992 2.76074 1.70931 57.6192 52.5294 114.744 114.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1570 6.4e-05 2048 80 3450 303600 23.1988 28.3748 2443.12 837.771 3332.55 3332.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1160 0.000128 1024 190 1305 136320 11.0842 6.84163 261.392 223.102 502.555 502.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1280 0.000128 2048 480 1845 113280 24.1597 14.3725 592.752 417.608 1049.03 1049.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 580 0.000256 2048 220 3225 30720 14.5205 7.02669 289.184 209.011 519.872 519.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1130 0.000256 2048 120 2745 71640 7.19667 433.423 209.312 649.979 650.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 330 0.000128 4096 72 2610 66240 57.0267 28.3632 988.463 834.992 1908.98 1909.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 340 6.4e-05 2048 90 690 92160 95.2143 28.3142 202.898 836.207 1162.82 1162.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 0.000512 2048 230 1095 27120 2.89539 3.47702 73.6498 123.332 203.424 203.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1360 0.001024 1024 80 225 18600 0.692288 4.6903 26.2431 31.671 31.7289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1810 0.000256 512 410 1110 69120 2.75354 1.70803 56.4931 52.3732 113.456 113.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1570 6.4e-05 2048 80 3450 303616 23.1178 28.4342 2336.9 838.659 3227.19 3227.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1160 0.000128 1024 190 1305 136192 11.08 6.83117 249.374 223.377 490.792 490.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 0.000128 2048 480 1845 113664 24.1262 14.3381 566.673 418.207 1023.48 1023.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 580 0.000256 2048 220 3225 30720 14.5033 7.02931 276.939 209.36 507.964 508.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1130 0.000256 2048 120 2745 71680 7.07981 415.55 209.598 632.272 632.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 330 0.000128 4096 72 2610 66560 56.7557 28.3273 949.559 836.416 1871.2 1871.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 340 6.4e-05 2048 90 690 94208 94.5814 28.4037 198.221 836.049 1157.44 1157.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 0.000512 2048 230 1095 27136 2.89318 3.48467 70.6019 123.581 200.632 200.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1360 0.001024 1024 80 225 18560 0.691936 4.4399 26.2137 31.386 31.4429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1810 0.000256 512 410 1110 68608 2.75594 1.70742 53.818 52.4582 110.871 110.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1570 6.4e-05 2048 80 3450 303360 23.124 28.3296 2722.93 837.732 3612.21 3612.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1160 0.000128 1024 190 1305 135168 11.0943 6.82803 289.902 223.324 531.278 531.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1280 0.000128 2048 480 1845 112128 24.126 14.3428 654.183 416.636 1109.43 1109.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 580 0.000256 2048 220 3225 29184 14.4143 6.93405 306.044 206.598 534.121 534.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1130 0.000256 2048 120 2745 71616 7.05366 483.193 209.416 699.708 699.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 330 0.000128 4096 72 2610 66048 56.799 28.287 1095.43 833.105 2013.76 2013.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 340 6.4e-05 2048 90 690 86016 94.8809 27.9313 212.196 824.468 1159.66 1159.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 0.000512 2048 230 1095 26880 2.88154 3.46227 81.9963 122.938 211.35 211.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1360 0.001024 1024 80 225 18432 0.691296 5.28339 26.1054 32.1226 32.1824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1810 0.000256 512 410 1110 67584 2.73597 1.68346 62.3759 51.7726 118.695 118.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1570 6.4e-05 2048 80 3450 303200 23.1772 28.3611 2736.28 838.106 3626.01 3626.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1160 0.000128 1024 190 1305 136000 11.0894 6.84166 292.98 223.552 534.597 534.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 0.000128 2048 480 1845 113600 24.109 14.3867 663.799 417.27 1119.7 1119.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 580 0.000256 2048 220 3225 28800 14.5079 6.94886 305.432 207.072 534.091 534.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1130 0.000256 2048 120 2745 71600 7.03078 486.924 209.603 703.602 703.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 330 0.000128 4096 72 2610 65600 57.0887 28.3832 1092.16 835.027 2012.8 2012.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 340 6.4e-05 2048 90 690 89600 94.3472 28.0106 221.428 825.265 1169.24 1169.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 0.000512 2048 230 1095 26800 2.89344 3.47136 81.7219 123.122 211.28 211.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1360 0.001024 1024 80 225 18400 0.689856 5.28112 26.0999 32.1139 32.1712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1810 0.000256 512 410 1110 67200 2.75344 1.68813 62.5886 51.8294 118.988 119.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1570 6.4e-05 2048 80 3450 303104 23.122 28.5002 2496.47 837.005 3385.18 3385.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1160 0.000128 1024 190 1305 135168 11.1575 6.86886 265.07 222.947 506.172 506.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 0.000128 2048 480 1845 112640 24.2444 14.3425 600.674 418.243 1057.63 1057.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 580 0.000256 2048 220 3225 30720 14.5248 7.07155 295.412 209.555 526.695 526.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1130 0.000256 2048 120 2745 71424 7.03898 441.958 209.1 658.141 658.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 330 0.000128 4096 72 2610 65536 56.9912 28.3192 997.759 836.455 1919.66 1919.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 340 6.4e-05 2048 90 690 90112 95.3809 28.2596 204.153 835.677 1163.65 1163.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 0.000512 2048 230 1095 26624 2.85808 3.42864 74.5022 124.077 204.939 205.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1360 0.001024 1024 80 225 18432 0.69248 4.7351 26.1937 31.6635 31.7215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1810 0.000256 512 410 1110 67584 2.79021 1.70598 56.9819 52.5085 114.112 114.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1570 6.4e-05 2048 80 3460 303872 23.1301 28.3812 1901.32 846.159 2799.07 2799.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1160 0.000128 1024 190 1300 136960 11.0921 6.83286 203.21 219.438 440.708 440.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1280 0.000128 2048 480 1860 114176 24.1377 14.3403 464.701 423.088 926.401 926.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 580 0.000256 2048 220 3220 30976 14.508 7.09222 225.698 211.648 459.08 459.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1130 0.000256 2048 120 2740 71840 7.05315 336.892 211.977 555.966 556.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 330 0.000128 4096 72 2620 67328 56.8227 28.3337 882.497 858.708 1826.57 1826.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 340 6.4e-05 2048 90 680 92160 95.3942 28.3014 314.156 864.822 1314.31 1314.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 830 0.000512 2048 230 1100 27072 2.89792 3.47184 103.606 126.514 236.563 236.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1360 0.001024 1024 80 220 18752 0.706592 3.51437 26.5561 30.8221 30.8859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1810 0.000256 512 410 1120 69376 2.75469 1.70851 43.5582 53.0316 101.185 101.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1570 6.4e-05 2048 80 3460 303840 23.2456 28.4361 2142.43 838.531 3032.73 3032.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1160 0.000128 1024 190 1300 136960 11.1491 6.85674 229.681 224.595 472.42 472.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1280 0.000128 2048 480 1860 113920 24.2845 14.3774 522.995 419.379 981.172 981.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 580 0.000256 2048 220 3220 31040 14.6002 7.08614 254.38 209.781 485.982 486.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1130 0.000256 2048 120 2740 71840 7.07437 378.73 209.744 595.593 595.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 330 0.000128 4096 72 2620 67200 57.063 28.3853 873.487 838.585 1797.66 1797.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 340 6.4e-05 2048 90 680 92160 95.6636 28.4087 326.719 838.386 1289.37 1289.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 830 0.000512 2048 230 1100 27040 2.89997 3.47888 64.5831 124.564 195.6 195.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1360 0.001024 1024 80 220 18720 0.696 3.92358 26.2874 30.9504 31.0107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1810 0.000256 512 410 1120 69120 2.76986 1.70989 49.6428 52.5714 106.824 106.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1570 6.4e-05 2048 80 3460 303744 23.1803 28.4078 1992.77 837.977 2882.42 2882.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1160 0.000128 1024 190 1300 136704 11.0815 6.83837 213.172 224.67 455.897 456.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1280 0.000128 2048 480 1860 113664 24.1868 14.379 485.154 418.49 942.342 942.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 580 0.000256 2048 220 3220 30720 14.5272 7.04438 233.449 209.332 464.49 464.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1130 0.000256 2048 120 2740 71808 7.07578 351.307 209.543 567.971 568.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 330 0.000128 4096 72 2620 66816 56.9725 28.3599 807.558 836.575 1729.6 1729.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 340 6.4e-05 2048 90 680 90624 95.836 28.3628 258.078 836.512 1218.98 1219.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 830 0.000512 2048 230 1100 27072 2.89766 3.47341 60.3033 125.331 192.082 192.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1360 0.001024 1024 80 220 18720 0.69808 3.73062 26.2814 30.7524 30.8122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1810 0.000256 512 410 1120 69120 2.75526 1.70829 46.0277 52.4518 103.073 103.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1570 6.4e-05 2048 80 3460 303744 23.2223 28.3853 2021.13 838.75 2911.57 2911.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1160 0.000128 1024 190 1300 136640 11.1249 6.84147 216.255 224.358 458.707 458.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 0.000128 2048 480 1860 113792 24.256 14.3738 492.909 418.91 950.584 950.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 580 0.000256 2048 220 3220 30912 14.5601 7.04154 239.78 209.55 471.063 471.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1130 0.000256 2048 120 2740 71792 7.0487 357.511 209.72 574.326 574.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 330 0.000128 4096 72 2620 66752 57.1549 28.3859 821.604 850.706 1757.99 1758.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 340 6.4e-05 2048 90 680 91392 95.8082 28.3332 277.38 856.296 1258.01 1258.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 0.000512 2048 230 1100 27104 2.89875 3.48022 61.696 123.802 191.952 192.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1360 0.001024 1024 80 220 18704 0.69632 3.76861 26.2997 30.8096 30.8675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1810 0.000256 512 410 1120 68992 2.76845 1.70915 46.649 52.5092 103.766 103.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1570 6.4e-05 2048 80 3460 303744 23.1496 28.3765 1998.52 837.859 2888 2888.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1160 0.000128 1024 190 1300 136704 11.1245 6.82486 216.044 224.443 458.566 458.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 0.000128 2048 480 1860 114176 24.1534 14.3524 498.649 419.091 956.383 956.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 580 0.000256 2048 220 3220 30720 14.4669 7.01229 236.165 209.032 466.807 466.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1130 0.000256 2048 120 2740 71808 7.05971 357.305 209.584 573.994 574.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 330 0.000128 4096 72 2620 67072 56.8398 28.3493 836.682 838.679 1760.69 1760.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 340 6.4e-05 2048 90 680 90112 95.4928 28.2383 252.431 835.135 1211.49 1211.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 0.000512 2048 230 1100 27008 2.88538 3.46877 62.2733 125.01 193.708 193.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1360 0.001024 1024 80 220 18688 0.696672 3.77485 26.2641 30.7795 30.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1810 0.000256 512 410 1120 69120 2.7456 1.7033 45.4877 52.3815 102.443 102.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1570 6.4e-05 2048 80 3460 303696 23.2123 28.3597 2516.22 838.617 3406.5 3406.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1160 0.000128 1024 190 1300 137088 11.1168 6.8392 269.974 223.833 511.898 512.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 0.000128 2048 480 1860 114048 24.2068 14.3604 614.886 419.297 1072.88 1073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 580 0.000256 2048 220 3220 30528 14.5165 7.14294 293.765 209.065 524.618 524.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1130 0.000256 2048 120 2740 71784 7.08128 443.701 209.717 660.546 660.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 330 0.000128 4096 72 2620 66816 57.0069 28.3996 1017.67 838.438 1941.65 1941.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 340 6.4e-05 2048 90 680 89856 95.7219 28.3314 201.442 836.818 1162.5 1162.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 0.000512 2048 230 1100 26928 2.8879 3.46864 76.0805 123.833 206.342 206.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1360 0.001024 1024 80 220 18720 0.694528 4.7575 26.3364 31.8307 31.8853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1810 0.000256 512 410 1120 68544 2.75994 1.70413 58.2234 52.3851 115.203 115.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1570 6.4e-05 2048 80 3460 303552 23.1113 28.3517 1744.25 837.712 2633.51 2633.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1160 0.000128 1024 190 1300 135936 11.0796 6.84342 187.087 224.033 429.17 429.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 0.000128 2048 480 1860 112896 24.1619 14.3761 422.892 417.717 879.277 879.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 580 0.000256 2048 220 3220 29952 14.4098 6.96541 201.653 207.526 430.682 430.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1130 0.000256 2048 120 2740 71712 7.04717 309.269 209.533 525.892 525.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 330 0.000128 4096 72 2620 65664 56.8788 28.3467 695.546 835.142 1616.04 1616.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 340 6.4e-05 2048 90 680 87552 95.1935 28.0741 279.301 829.178 1231.93 1232.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 0.000512 2048 230 1100 26784 2.88384 3.46912 53.087 124.518 184.031 184.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1360 0.001024 1024 80 220 18576 0.694272 3.29046 26.2151 30.2416 30.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1810 0.000256 512 410 1120 67968 2.74096 1.69354 40.5987 52.0029 97.1664 97.2718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1570 6.4e-05 2048 80 3460 303680 23.1387 28.3534 2421.4 838.599 3311.57 3311.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1160 0.000128 1024 190 1300 136960 11.1044 6.87344 260.154 223.934 502.199 502.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1280 0.000128 2048 480 1860 113920 24.194 14.3735 593.316 419.601 1051.62 1051.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 580 0.000256 2048 220 3220 30080 14.4518 6.97731 280.172 208.215 509.952 510.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1130 0.000256 2048 120 2740 71760 7.0472 429.003 210.229 646.325 646.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 330 0.000128 4096 72 2620 67200 56.8286 28.375 991.724 852.489 1929.55 1929.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 340 6.4e-05 2048 90 680 92160 95.3277 28.3156 198.34 851.058 1173.23 1173.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 0.000512 2048 230 1100 26880 2.88502 3.46429 73.1368 124.779 204.338 204.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1360 0.001024 1024 80 220 18640 0.693088 4.48509 26.2431 31.4648 31.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1810 0.000256 512 410 1120 68480 2.73936 1.69606 56.0177 52.1735 112.758 112.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1570 6.4e-05 2048 80 3460 303680 23.0708 28.3583 1688.36 838.104 2577.98 2578.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1160 0.000128 1024 190 1300 135680 10.9908 6.81725 180.798 222.196 420.93 421.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1280 0.000128 2048 480 1860 112640 24.0357 14.5244 408.15 416.046 862.887 863.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 580 0.000256 2048 220 3220 29440 14.3634 6.93914 190.341 206.543 418.316 418.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1130 0.000256 2048 120 2740 71680 7.05376 297.497 209.494 514.089 514.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 330 0.000128 4096 72 2620 65280 56.6841 28.2754 670.021 831.797 1586.91 1587.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 340 6.4e-05 2048 90 680 92160 95.2213 28.3095 276.085 838.306 1238.11 1238.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 0.000512 2048 230 1100 26560 2.86976 3.45718 50.6214 124.434 181.453 181.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1360 0.001024 1024 80 220 18560 0.691552 3.18522 26.218 30.1363 30.1952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1810 0.000256 512 410 1120 67840 2.7193 1.68426 38.9592 51.7574 95.2481 95.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1570 6.4e-05 2048 80 3460 303744 23.083 28.3112 2273.51 838.892 3163.88 3163.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1160 0.000128 1024 190 1300 136704 11.0603 6.83213 242.897 224.116 485.033 485.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1280 0.000128 2048 480 1860 113664 24.1357 14.342 554.82 418.883 1012.31 1012.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 580 0.000256 2048 220 3220 29952 14.5003 7.02666 261.383 208.63 491.673 491.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1130 0.000256 2048 120 2740 71712 7.19197 401.711 209.607 618.553 618.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 330 0.000128 4096 72 2620 66816 56.7604 28.33 922.226 837.745 1845.19 1845.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 340 6.4e-05 2048 90 680 89088 95.1588 28.1375 179.992 833.254 1136.72 1136.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 0.000512 2048 230 1100 26880 2.87325 3.45581 68.2489 124.543 199.192 199.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1360 0.001024 1024 80 220 18624 0.695776 4.23715 26.2422 31.2158 31.2709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1810 0.000256 512 410 1120 68352 2.75555 1.69664 52.4044 52.2794 109.262 109.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1570 6.4e-05 2048 80 3460 303360 23.1178 28.3136 1618.95 837.973 2508.44 2508.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1160 0.000128 1024 190 1300 135168 11.0827 6.88371 172.574 222.579 413.249 413.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 0.000128 2048 480 1860 112128 24.1205 14.364 389.75 416.851 845.212 845.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 580 0.000256 2048 220 3220 29184 14.4087 6.93248 181.542 206.656 409.67 409.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1130 0.000256 2048 120 2740 71616 7.0697 285.944 209.44 502.497 502.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 330 0.000128 4096 72 2620 66048 56.7818 28.2903 650.014 833.335 1568.56 1568.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 340 6.4e-05 2048 90 680 86016 94.8056 28.2821 124.887 825.812 1073.97 1074.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 0.000512 2048 230 1100 26880 2.88355 3.46493 49.1201 122.428 177.967 178.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1360 0.001024 1024 80 220 18432 0.688192 3.04826 26.0908 29.8695 29.9286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1810 0.000256 512 410 1120 67584 2.73072 1.68586 37.1592 51.7832 93.4837 93.5937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1570 6.4e-05 2048 80 3460 303800 23.2324 28.4345 2370.38 838.78 3260.91 3260.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1160 0.000128 1024 190 1300 136800 11.1546 6.85072 253.71 223.769 495.612 495.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 0.000128 2048 480 1860 113600 24.3218 14.383 579.381 419.796 1038.01 1038.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 580 0.000256 2048 220 3220 30400 14.5271 7.01651 276.291 208.683 506.648 506.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1130 0.000256 2048 120 2740 71700 7.05229 417.879 209.545 634.518 634.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 330 0.000128 4096 72 2620 67200 57.0566 28.4101 966.665 837.981 1890.24 1890.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 340 6.4e-05 2048 90 680 89600 95.3845 28.227 190.152 836.661 1150.61 1150.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 0.000512 2048 230 1100 26800 2.89011 3.46976 71.5054 123.518 201.459 201.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1360 0.001024 1024 80 220 18600 0.692384 4.49338 26.2077 31.4364 31.4928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1810 0.000256 512 410 1120 68800 2.75504 1.70426 55.1259 52.2902 112.006 112.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1570 6.4e-05 2048 80 3460 303200 23.1708 28.4016 1663.11 838.145 2552.91 2552.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1160 0.000128 1024 190 1300 136000 11.0859 7.04253 178.474 222.762 419.489 419.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 0.000128 2048 480 1860 112000 24.2758 14.3483 400.501 417.394 856.648 856.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 580 0.000256 2048 220 3220 28800 14.4979 6.95222 184.063 206.842 412.488 412.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1130 0.000256 2048 120 2740 71600 7.0696 292.978 209.585 509.676 509.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 330 0.000128 4096 72 2620 65600 57.1312 28.3664 663.114 834.49 1583.23 1583.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 340 6.4e-05 2048 90 680 83200 95.5961 27.9528 124.528 825.461 1073.72 1073.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 0.000512 2048 230 1100 26800 2.89254 3.47126 50.3761 123.628 180.442 180.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1360 0.001024 1024 80 220 18400 0.688384 3.09475 26.0813 29.908 29.9657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1810 0.000256 512 410 1120 67200 2.75056 1.68995 38.1223 51.8381 94.53 94.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1570 6.4e-05 2048 80 3460 303520 23.126 28.3382 3015.26 838.508 3905.32 3905.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1160 0.000128 1024 190 1300 136192 11.1344 6.83622 321.474 223.624 563.195 563.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 0.000128 2048 480 1860 113792 24.1535 14.3708 736.807 418.89 1194.36 1194.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 580 0.000256 2048 220 3220 30464 14.5382 7.04534 352.001 209.677 583.395 583.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1130 0.000256 2048 120 2740 71680 7.04947 531.687 209.543 748.326 748.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 330 0.000128 4096 72 2620 66304 56.9333 28.3595 1214.65 837.614 2137.68 2137.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 340 6.4e-05 2048 90 680 89600 95.6314 28.3379 240.953 839.905 1205.01 1205.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 0.000512 2048 230 1100 26880 2.87744 3.45091 91.1756 123.37 220.945 221.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1360 0.001024 1024 80 220 18592 0.692224 5.61152 26.2131 32.5604 32.6172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1810 0.000256 512 410 1120 68992 2.75539 1.70755 70.4704 52.5387 127.603 127.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1570 6.4e-05 2048 80 3460 303296 23.0683 28.3494 1978.1 838.695 2868.3 2868.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1160 0.000128 1024 190 1300 136192 11.1188 6.83418 211.872 223.788 453.739 453.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 0.000128 2048 480 1860 112896 24.2144 14.3266 480.736 419.125 938.535 938.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 580 0.000256 2048 220 3220 28672 14.4883 7.04486 217.028 207.538 446.227 446.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1130 0.000256 2048 120 2740 71456 7.05331 348.544 209.211 564.854 564.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 330 0.000128 4096 72 2620 66304 56.8512 28.3218 803.587 838.085 1726.98 1727.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 340 6.4e-05 2048 90 680 86016 95.2424 27.9777 152.746 827.882 1104.03 1104.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 0.000512 2048 230 1100 26432 2.86752 3.4463 59.5209 122.655 188.56 188.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1360 0.001024 1024 80 220 18368 0.68816 3.80518 26.0608 30.5976 30.6524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1810 0.000256 512 410 1120 68096 2.73091 1.69264 46.2513 52.0142 102.81 102.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1570 6.4e-05 2048 80 3460 303600 23.1977 28.3976 2884.82 837.779 3774.28 3774.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1160 0.000128 1024 190 1300 136320 11.0858 6.84032 308.24 222.959 549.249 549.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1280 0.000128 2048 480 1860 113280 24.1486 14.4179 702.654 417.523 1158.88 1158.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 580 0.000256 2048 220 3220 30720 14.5198 7.03082 339.688 209.007 570.376 570.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1130 0.000256 2048 120 2740 71760 7.0615 510.074 209.6 726.778 726.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 330 0.000128 4096 72 2620 66240 56.9984 28.3789 1165.45 834.88 2085.84 2085.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 340 6.4e-05 2048 90 680 88320 95.8654 28.3569 227.488 836.537 1188.43 1188.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 0.000512 2048 230 1100 26880 2.89789 3.47328 87.339 123.875 217.656 217.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1360 0.001024 1024 80 220 18600 0.693824 5.48045 26.2144 32.4296 32.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1810 0.000256 512 410 1120 68160 2.77258 1.7056 67.0668 52.3816 124.054 124.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1570 6.4e-05 2048 80 3460 303360 23.1007 28.3748 1952.56 837.382 2841.5 2841.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1160 0.000128 1024 190 1300 136320 11.0564 6.83827 208.484 222.213 448.722 448.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1280 0.000128 2048 480 1860 113280 24.1594 14.3603 475.718 417.807 932.177 932.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 580 0.000256 2048 220 3220 28800 14.4634 6.93715 215.391 206.732 443.654 443.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1130 0.000256 2048 120 2740 71520 7.04102 343.706 209.264 560.055 560.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 330 0.000128 4096 72 2620 65280 56.9643 28.3618 779.901 835.455 1700.82 1700.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 340 6.4e-05 2048 90 680 84480 95.3096 27.913 149.043 824.546 1097 1097.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 0.000512 2048 230 1100 26400 2.85946 3.42147 58.8234 123.105 188.282 188.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1360 0.001024 1024 80 220 18480 0.692224 3.75034 26.2142 30.699 30.7549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1810 0.000256 512 410 1120 67200 2.74512 1.69005 44.8267 51.8045 101.193 101.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1570 6.4e-05 2048 80 3460 303616 23.1031 28.6591 2808.46 838.72 3699.03 3699.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1160 0.000128 1024 190 1300 136192 11.0741 6.82803 299.211 223.314 540.558 540.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 0.000128 2048 480 1860 113664 24.0932 14.3297 687.428 418.349 1144.33 1144.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 580 0.000256 2048 220 3220 30720 14.4956 7.04717 330.437 209.373 561.482 561.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1130 0.000256 2048 120 2740 71680 7.04957 495.464 209.587 712.144 712.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 330 0.000128 4096 72 2620 66560 56.7489 28.3132 1142.04 836.322 2063.56 2063.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 340 6.4e-05 2048 90 680 90112 95.3839 28.2974 226.006 837.619 1187.5 1187.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 0.000512 2048 230 1100 26880 2.88992 3.4857 85.2457 125.186 216.881 216.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1360 0.001024 1024 80 220 18560 0.694016 5.28806 26.1959 32.2207 32.2767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1810 0.000256 512 410 1120 68608 2.76346 1.70506 65.6755 52.4692 122.742 122.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1570 6.4e-05 2048 80 3460 303104 23.1241 28.3029 1886.47 836.899 2774.88 2774.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1160 0.000128 1024 190 1300 135168 11.1519 6.99802 200.105 223.178 441.565 441.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 0.000128 2048 480 1860 112640 24.2553 14.3296 457.658 418.191 914.561 914.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 580 0.000256 2048 220 3220 30720 14.5276 7.03629 222.478 209.526 453.696 453.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1130 0.000256 2048 120 2740 71424 7.03693 331.855 209.044 547.979 548.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 330 0.000128 4096 72 2620 65536 56.9795 28.3165 757.022 836.235 1678.69 1678.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 340 6.4e-05 2048 90 680 90112 95.4083 28.3479 153.537 835.631 1113.11 1113.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 0.000512 2048 230 1100 26112 2.85683 3.42835 55.9681 124.07 186.393 186.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1360 0.001024 1024 80 220 18432 0.692288 3.58598 26.1691 30.4883 30.5444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1810 0.000256 512 410 1120 67584 2.79114 1.70598 43.4577 52.5047 100.587 100.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1570 6.4e-05 2048 80 3460 303360 23.1227 28.4092 2456.31 838.558 3346.48 3346.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1160 0.000128 1024 190 1300 135168 11.0949 6.82608 258.895 222.723 499.672 499.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1280 0.000128 2048 480 1860 112128 24.1308 14.3181 592.884 417.04 1048.51 1048.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 580 0.000256 2048 220 3220 29184 14.4048 7.03078 275.115 206.809 503.486 503.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1130 0.000256 2048 120 2740 71616 7.08198 433.291 209.585 650.003 650.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 330 0.000128 4096 72 2620 66048 56.7652 28.2883 991.182 833.932 1910.29 1910.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 340 6.4e-05 2048 90 680 86016 94.8483 27.9516 189.065 825.19 1137.24 1137.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 0.000512 2048 230 1100 26880 2.88122 3.47126 74.1018 124.102 204.626 204.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1360 0.001024 1024 80 220 18432 0.692224 4.58611 26.1062 31.4274 31.4859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1810 0.000256 512 410 1120 67584 2.73958 1.6823 56.2261 51.8233 112.597 112.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1570 6.4e-05 2048 80 3460 302592 23.1014 28.3142 1713.53 838.116 2603.15 2603.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1160 0.000128 1024 190 1300 132096 11.0702 6.8055 179.12 220.882 418.005 418.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 0.000128 2048 480 1860 110592 24.0162 14.2669 409.204 413.595 861.211 861.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 580 0.000256 2048 220 3220 27648 14.5716 6.94362 182.717 207.343 411.704 411.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1130 0.000256 2048 120 2740 71424 7.04806 302.232 209.611 518.938 518.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 330 0.000128 4096 72 2620 64512 56.5092 28.2298 675.458 826.791 1587.12 1587.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 340 6.4e-05 2048 90 680 86016 94.895 27.9347 133.759 825.96 1082.73 1082.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 0.000512 2048 230 1100 26112 2.86752 3.44883 51.1072 122.041 179.534 179.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1360 0.001024 1024 80 220 18048 0.682272 3.19898 25.8538 29.7767 29.8345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1810 0.000256 512 410 1120 67584 2.73664 1.68842 39.5544 51.9593 96.0649 96.1741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1570 6.4e-05 2048 80 3460 303200 23.1698 28.4488 2531.8 838.154 3421.66 3421.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1160 0.000128 1024 190 1300 136000 11.0826 6.94493 271.853 222.761 512.774 512.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 0.000128 2048 480 1860 112000 24.2716 14.379 610.761 417.285 1066.83 1066.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 580 0.000256 2048 220 3220 28800 14.5166 6.95059 283.21 206.852 511.665 511.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1130 0.000256 2048 120 2740 71600 7.04717 448.88 209.589 665.559 665.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 330 0.000128 4096 72 2620 65600 57.0571 28.3733 1009.34 834.41 1929.31 1929.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 340 6.4e-05 2048 90 680 83200 95.5857 28.1055 189.337 825.295 1138.51 1138.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 0.000512 2048 230 1100 26800 2.89792 3.47005 76.6893 123.112 206.244 206.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1360 0.001024 1024 80 220 18400 0.68928 4.7063 26.0774 31.5159 31.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1810 0.000256 512 410 1120 67200 2.75251 1.6903 58.4411 51.8334 114.852 114.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1570 6.4e-05 2048 80 3460 303200 23.126 28.3958 1827.47 838.019 2717.09 2717.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1160 0.000128 1024 190 1300 134400 10.9508 6.80989 194.079 220.814 432.781 432.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 0.000128 2048 480 1860 108800 24.2096 14.3415 423.122 413.288 875.083 875.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 580 0.000256 2048 220 3220 28800 14.4734 6.95437 203.649 207.217 432.422 432.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1130 0.000256 2048 120 2740 71200 7.02275 322.097 208.885 538.048 538.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 330 0.000128 4096 72 2620 64000 56.6987 28.2718 699.066 826.398 1610.57 1610.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 340 6.4e-05 2048 90 680 76800 96.7004 27.9524 124.194 826.311 1075.34 1075.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 0.000512 2048 230 1100 26400 2.87062 3.44749 53.7145 121.993 182.096 182.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1360 0.001024 1024 80 220 18000 0.67904 3.54765 25.7902 30.0575 30.1149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1810 0.000256 512 410 1120 67200 2.75658 1.6896 41.8157 51.9233 98.3112 98.4158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1570 6.4e-05 2048 80 3456 303808 23.1322 28.3162 1880 838.824 2770.36 2770.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1160 0.000128 1024 190 1296 136960 11.0844 6.83328 200.953 224.883 443.879 443.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1280 0.000128 2048 480 1848 113664 24.1676 14.334 453.985 419.489 912.104 912.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 580 0.000256 2048 220 3240 30464 14.547 7.0745 219.632 209.805 451.185 451.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1130 0.000256 2048 120 2736 71840 7.05158 330.733 209.731 547.559 547.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 330 0.000128 4096 72 2616 66560 56.9048 28.3363 863.84 838.571 1787.78 1787.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 340 6.4e-05 2048 90 696 88064 95.8587 28.3587 279.695 838.665 1242.77 1242.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 830 0.000512 2048 230 1104 27200 2.90077 3.47504 101.515 124.001 231.963 232.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1360 0.001024 1024 80 216 18752 0.69776 3.40054 26.3087 30.4498 30.5117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1810 0.000256 512 410 1104 69120 2.75152 1.7063 42.552 52.57 99.7062 99.8182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1570 6.4e-05 2048 80 3456 303760 23.2528 28.412 1991.49 838.589 2881.83 2881.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1160 0.000128 1024 190 1296 136960 11.1436 6.84058 213.004 225.072 456.19 456.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1280 0.000128 2048 480 1848 113600 24.2851 14.4397 481.045 419.438 939.339 939.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 580 0.000256 2048 220 3240 30400 14.6106 7.05123 232.07 209.796 463.657 463.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1130 0.000256 2048 120 2736 71840 7.17005 349.836 209.725 566.774 566.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 330 0.000128 4096 72 2616 66560 57.1246 28.3889 806.506 838.529 1730.68 1730.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 340 6.4e-05 2048 90 696 87040 96.3606 28.3892 267.127 838.386 1230.44 1230.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 830 0.000512 2048 230 1104 27200 2.89638 3.47453 60.4638 125.507 192.413 192.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1360 0.001024 1024 80 216 18760 0.697536 3.62944 26.3272 30.6956 30.7528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1810 0.000256 512 410 1104 69120 2.76582 1.71072 45.2646 52.5703 102.44 102.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1570 6.4e-05 2048 80 3456 303744 23.161 28.3444 1959.26 837.781 2848.63 2848.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1160 0.000128 1024 190 1296 136704 11.0937 6.84086 209.957 224.017 452.036 452.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1280 0.000128 2048 480 1848 113280 24.237 14.368 473.35 418.375 930.458 930.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 580 0.000256 2048 220 3240 30336 14.548 7.04058 229.569 209.849 461.138 461.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1130 0.000256 2048 120 2736 71808 7.06765 345.431 209.472 562.014 562.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 330 0.000128 4096 72 2616 66048 57.005 28.3492 787.997 836.499 1709.98 1710.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 340 6.4e-05 2048 90 696 87552 95.9402 28.4223 259.437 836.446 1220.44 1220.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 830 0.000512 2048 230 1104 27168 2.90202 3.47395 59.2449 123.697 189.391 189.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1360 0.001024 1024 80 216 18720 0.694656 3.58355 26.2617 30.5808 30.6361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1810 0.000256 512 410 1104 69120 2.75427 1.70598 44.9822 52.4412 102.01 102.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1570 6.4e-05 2048 80 3456 303744 23.1008 28.3418 1266.03 838.043 2155.6 2155.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1160 0.000128 1024 190 1296 136704 11.0775 6.83008 135.686 223.033 376.755 376.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1280 0.000128 2048 480 1848 112896 24.2093 14.3375 304.313 418.456 761.446 761.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 580 0.000256 2048 220 3240 29952 14.5012 6.98979 145.775 208.416 375.81 375.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1130 0.000256 2048 120 2736 71712 7.05107 222.242 209.371 438.708 438.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 330 0.000128 4096 72 2616 66048 56.8979 28.3341 508.32 836.757 1430.45 1430.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 340 6.4e-05 2048 90 696 86016 95.6986 28.1793 271.686 832.508 1228.26 1228.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 830 0.000512 2048 230 1104 26880 2.87437 3.45293 37.7161 122.944 167.057 167.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1360 0.001024 1024 80 216 18624 0.692512 2.34086 26.1963 29.2732 29.3291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1810 0.000256 512 410 1104 68352 2.74451 1.69603 28.9162 52.2216 85.7094 85.8173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1570 6.4e-05 2048 80 3456 303744 23.2279 28.3681 2261.31 838.067 3151.06 3151.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1160 0.000128 1024 190 1296 136640 11.1288 6.84448 242.618 223.698 484.42 484.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 0.000128 2048 480 1848 113344 24.3133 14.3667 544.594 418.554 1001.96 1002.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 580 0.000256 2048 220 3240 30464 14.6104 7.07379 265.121 209.374 496.306 496.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1130 0.000256 2048 120 2736 71792 7.0592 398.568 209.517 615.191 615.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 330 0.000128 4096 72 2616 66304 57.1832 28.3825 918.942 836.825 1841.46 1841.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 340 6.4e-05 2048 90 696 86016 96.4712 28.3567 297.699 836.563 1259.27 1259.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 0.000512 2048 230 1104 27216 2.90816 3.4775 69.1422 113.82 189.418 189.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1360 0.001024 1024 80 216 18704 0.698368 4.17382 26.2595 31.1738 31.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1810 0.000256 512 410 1104 68992 2.76131 1.71008 52.4588 52.4641 109.525 109.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1570 6.4e-05 2048 80 3456 303520 23.141 28.3413 1431.29 837.593 2320.45 2320.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1160 0.000128 1024 190 1296 136192 11.1228 6.83706 153.468 223.331 394.891 395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1280 0.000128 2048 480 1848 112896 24.2446 14.358 344.701 418.556 801.99 802.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 580 0.000256 2048 220 3240 30464 14.5421 7.05158 167.425 209.449 398.598 398.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1130 0.000256 2048 120 2736 71680 7.04922 251.461 209.296 467.848 467.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 330 0.000128 4096 72 2616 66304 56.9651 28.3567 579.348 836.8 1501.6 1501.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 340 6.4e-05 2048 90 696 86016 96.2803 28.3377 308.751 836.538 1270.09 1270.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 830 0.000512 2048 230 1104 26880 2.87434 3.45702 43.638 123.306 173.347 173.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1360 0.001024 1024 80 216 18592 0.688864 2.61898 26.1695 29.5202 29.5781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1810 0.000256 512 410 1104 68992 2.75466 1.70598 33.2012 52.4846 90.2749 90.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1570 6.4e-05 2048 80 3456 303616 23.1302 28.3669 2144.77 838.64 3034.99 3035.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1160 0.000128 1024 190 1296 136704 11.1196 6.83523 232.292 225.292 475.664 475.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 0.000128 2048 480 1848 113664 24.1916 14.336 529.647 419.555 987.86 987.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 580 0.000256 2048 220 3240 30208 14.5236 7.01296 251.704 209.223 482.593 482.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1130 0.000256 2048 120 2736 71808 7.05475 382.977 209.758 599.832 599.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 330 0.000128 4096 72 2616 66560 56.8964 28.3488 891.591 838.912 1815.88 1816.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 340 6.4e-05 2048 90 696 86016 95.7913 28.2481 173.304 837.228 1134.75 1134.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 0.000512 2048 230 1104 27136 2.8807 3.47136 66.9983 123.506 196.927 197.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1360 0.001024 1024 80 216 18688 0.692096 3.96938 26.2708 30.9771 31.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1810 0.000256 512 410 1104 68608 2.75648 1.7031 48.2968 52.4314 105.313 105.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1570 6.4e-05 2048 80 3456 303616 23.1447 28.3655 1396.45 838.709 2286.76 2286.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1160 0.000128 1024 190 1296 136192 11.0727 6.83418 152.7 223.339 394.069 394.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 0.000128 2048 480 1848 112640 24.1994 14.3338 343.644 418.36 800.666 800.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 580 0.000256 2048 220 3240 29696 14.5689 7.02874 160.731 209.375 391.83 391.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1130 0.000256 2048 120 2736 71680 7.0568 248.959 209.562 465.619 465.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 330 0.000128 4096 72 2616 65536 56.878 28.3241 579.865 836.429 1501.62 1501.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 340 6.4e-05 2048 90 696 86016 95.8415 28.3274 262.564 836.095 1223.02 1223.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 0.000512 2048 230 1104 27136 2.89184 3.48826 44.7006 124.696 175.851 175.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1360 0.001024 1024 80 216 18560 0.691776 2.68749 26.177 29.5988 29.6571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1810 0.000256 512 410 1104 68608 2.75709 1.70682 31.6887 52.4613 88.7396 88.8509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1570 6.4e-05 2048 80 3456 303696 23.1975 28.4262 2411.72 837.987 3301.41 3301.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1160 0.000128 1024 190 1296 137088 11.1022 7.74189 259.851 223.616 502.438 502.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 0.000128 2048 480 1848 113472 24.2459 14.3954 584.27 419.043 1042.08 1042.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 580 0.000256 2048 220 3240 29952 14.5542 7.02806 278.38 208.898 508.99 509.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1130 0.000256 2048 120 2736 71784 7.07584 425.631 209.54 642.29 642.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 330 0.000128 4096 72 2616 66240 57.0818 28.375 973.088 837.884 1896.56 1896.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 340 6.4e-05 2048 90 696 85248 96.1646 28.299 187.21 834.548 1146.41 1146.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 0.000512 2048 230 1104 27072 2.89446 3.46726 73.2196 124.806 204.457 204.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1360 0.001024 1024 80 216 18720 0.694112 4.44525 26.2966 31.4777 31.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1810 0.000256 512 410 1104 68544 2.76099 1.70467 55.2749 52.3452 112.214 112.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1570 6.4e-05 2048 80 3456 303552 23.1047 28.3591 1684.75 837.73 2574.03 2574.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1160 0.000128 1024 190 1296 135936 11.0803 6.83418 180.442 222.878 421.361 421.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 0.000128 2048 480 1848 112896 24.148 14.3913 404.388 417.701 860.76 860.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 580 0.000256 2048 220 3240 28800 14.5119 7.00166 186.465 207.53 415.637 415.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1130 0.000256 2048 120 2736 71712 7.04736 296.125 209.515 512.731 512.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 330 0.000128 4096 72 2616 65664 56.8543 28.3444 672.184 835.131 1592.65 1592.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 340 6.4e-05 2048 90 696 82944 95.8343 27.9982 242.396 829.926 1196.34 1196.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 0.000512 2048 230 1104 27072 2.88768 3.47712 51.1818 122.982 180.601 180.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1360 0.001024 1024 80 216 18576 0.690112 3.2216 26.1972 30.1519 30.2103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1810 0.000256 512 410 1104 67968 2.7425 1.6937 38.4533 52.0015 95.0217 95.1318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1570 6.4e-05 2048 80 3456 303680 23.1357 28.3828 2291.62 838.033 3181.25 3181.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1160 0.000128 1024 190 1296 136960 11.106 6.84669 245.37 223.728 487.181 487.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1280 0.000128 2048 480 1848 113280 24.2442 14.3642 554.546 419.199 1012.49 1012.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 580 0.000256 2048 220 3240 29440 14.5079 7.00752 260.64 208.082 490.369 490.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1130 0.000256 2048 120 2736 71760 7.05238 403.919 209.505 620.522 620.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 330 0.000128 4096 72 2616 66560 56.9144 28.3648 926.956 839.091 1851.46 1851.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 340 6.4e-05 2048 90 696 87040 95.9614 28.3546 180.42 838.069 1142.99 1143.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 0.000512 2048 230 1104 27040 2.88358 3.46317 69.0872 124.081 199.586 199.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1360 0.001024 1024 80 216 18720 0.6944 4.17856 26.309 31.2254 31.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1810 0.000256 512 410 1104 68480 2.73846 1.69613 52.331 52.1414 109.036 109.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1570 6.4e-05 2048 80 3456 303680 23.0725 28.3654 1635.4 838.805 2525.73 2525.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1160 0.000128 1024 190 1296 135680 10.9824 7.50797 174.806 222.264 415.691 415.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1280 0.000128 2048 480 1848 111360 24.1612 14.4627 388.116 416.386 843.256 843.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 580 0.000256 2048 220 3240 28160 14.4646 7.03312 177.783 206.714 406.124 406.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1130 0.000256 2048 120 2736 71680 7.12717 287.657 209.644 504.472 504.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 330 0.000128 4096 72 2616 65280 56.7054 28.2665 650.75 832.587 1568.45 1568.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 340 6.4e-05 2048 90 696 87040 95.7946 28.3726 129.755 840.365 1094.47 1094.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 0.000512 2048 230 1104 26880 2.87334 3.45907 49.253 124.447 180.108 180.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1360 0.001024 1024 80 216 18560 0.692288 3.0761 26.2187 30.03 30.0876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1810 0.000256 512 410 1104 67840 2.72208 1.68346 37.3043 51.7988 93.6345 93.7471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1570 6.4e-05 2048 80 3456 303744 23.0769 28.3197 2926.32 838.232 3816.03 3816.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1160 0.000128 1024 190 1296 136704 11.0568 6.82861 313.023 223.395 554.433 554.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1280 0.000128 2048 480 1848 112896 24.2167 14.3748 705.081 418.603 1162.41 1162.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 580 0.000256 2048 220 3240 29952 14.4943 7.08048 338.138 208.457 568.301 568.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1130 0.000256 2048 120 2736 71712 7.08432 515.418 209.412 731.957 732.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 330 0.000128 4096 72 2616 66048 56.8635 28.3215 1172.7 836.941 2094.96 2095.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 340 6.4e-05 2048 90 696 86016 95.5634 28.1441 228.846 832.581 1185.32 1185.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 0.000512 2048 230 1104 26880 2.87334 3.45821 88.2336 123.4 218.036 218.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1360 0.001024 1024 80 216 18624 0.696416 5.36643 26.1995 32.3028 32.3593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1810 0.000256 512 410 1104 68352 2.74234 1.69779 67.1707 52.2333 123.967 124.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1570 6.4e-05 2048 80 3456 303360 23.1227 28.3136 1861.63 838.545 2751.7 2751.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1160 0.000128 1024 190 1296 135168 11.101 6.83018 197.696 221.847 437.605 437.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1280 0.000128 2048 480 1848 112128 24.1239 14.4865 445.839 417.049 901.633 901.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 580 0.000256 2048 220 3240 29184 14.4106 6.93862 209.655 206.797 437.93 438.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1130 0.000256 2048 120 2736 71616 7.04912 327.862 209.552 544.507 544.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 330 0.000128 4096 72 2616 64512 57.0092 28.2931 737.177 833.902 1666.43 1666.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 340 6.4e-05 2048 90 696 79872 95.9896 27.9054 136.034 842.258 1102.37 1102.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 0.000512 2048 230 1104 26880 2.88413 3.46931 56.2278 123.558 186.211 186.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1360 0.001024 1024 80 216 18432 0.688192 3.4304 26.0883 30.2511 30.3063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1810 0.000256 512 410 1104 67584 2.73418 1.68653 43.0842 51.8183 99.4569 99.5656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1570 6.4e-05 2048 80 3456 303800 23.2366 28.3894 2876.52 838.754 3766.98 3767.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1160 0.000128 1024 190 1296 136800 11.1494 6.85622 308.459 223.645 550.24 550.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 0.000128 2048 480 1848 112800 24.382 14.3706 692.97 419.056 1150.91 1151.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 580 0.000256 2048 220 3240 29600 14.608 7.07994 328.653 208.674 559.144 559.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1130 0.000256 2048 120 2736 71700 7.06138 506.849 209.514 723.466 723.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 330 0.000128 4096 72 2616 66400 57.2483 28.4037 1164.56 837.954 2088.29 2088.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 340 6.4e-05 2048 90 696 83200 96.6632 28.2337 218.034 835.504 1178.62 1178.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 0.000512 2048 230 1104 27000 2.89117 3.46317 87.2182 123.513 217.159 217.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1360 0.001024 1024 80 216 18700 0.6944 5.27974 26.3268 32.3432 32.3994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1810 0.000256 512 410 1104 68800 2.75856 1.70419 66.9059 52.2848 123.778 123.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1570 6.4e-05 2048 80 3456 303200 23.1715 28.3711 1947.34 837.364 2836.33 2836.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1160 0.000128 1024 190 1296 136000 11.0768 6.84134 207.764 220.774 446.582 446.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 0.000128 2048 480 1848 112000 24.2729 14.4061 466.699 416.886 922.396 922.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 580 0.000256 2048 220 3240 28800 14.5159 6.95018 217.18 206.649 445.43 445.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1130 0.000256 2048 120 2736 71600 7.04922 343.054 209.584 559.731 559.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 330 0.000128 4096 72 2616 65600 57.0941 28.3615 781.888 833.61 1701.09 1701.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 340 6.4e-05 2048 90 696 76800 96.8297 27.9395 136.914 824.487 1086.35 1086.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 0.000512 2048 230 1104 26800 2.89382 3.46822 58.9495 122.622 188.008 188.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1360 0.001024 1024 80 216 18600 0.696608 3.72144 26.3122 30.7758 30.8315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1810 0.000256 512 410 1104 67200 2.75056 1.69181 44.2238 51.7857 100.577 100.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1570 6.4e-05 2048 80 3456 303520 23.1371 28.3791 2824.06 837.901 3713.56 3713.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1160 0.000128 1024 190 1296 136192 11.1348 6.83542 301.091 223.474 542.664 542.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 0.000128 2048 480 1848 112896 24.2608 14.3893 682.767 418.575 1140.13 1140.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 580 0.000256 2048 220 3240 30464 14.5482 7.04608 332.786 209.522 564.03 564.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1130 0.000256 2048 120 2736 71680 7.0527 498.578 209.366 715.042 715.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 330 0.000128 4096 72 2616 66304 56.961 28.3584 1143.71 836.986 2066.15 2066.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 340 6.4e-05 2048 90 696 86016 96.2171 28.3132 221.223 838.745 1184.69 1184.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 0.000512 2048 230 1104 26880 2.87114 3.45498 85.4091 123.699 215.509 215.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1360 0.001024 1024 80 216 18592 0.693888 5.15686 26.1769 32.0679 32.1237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1810 0.000256 512 410 1104 68992 2.7575 1.7081 65.5699 52.5008 122.666 122.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1570 6.4e-05 2048 80 3456 303296 23.0694 28.3402 1859.77 838.083 2749.35 2749.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1160 0.000128 1024 190 1296 136192 11.1088 6.83264 198.929 222.723 439.726 439.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1280 0.000128 2048 480 1848 112896 24.2069 14.3743 448.474 418.835 906.025 906.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 580 0.000256 2048 220 3240 28672 14.4998 6.9728 205.55 207.399 434.547 434.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1130 0.000256 2048 120 2736 71456 7.04211 326.531 209.044 542.66 542.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 330 0.000128 4096 72 2616 66304 56.8816 28.3209 752.43 837.488 1675.26 1675.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 340 6.4e-05 2048 90 696 78848 96.3651 27.9409 134.377 827.47 1086.34 1086.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 0.000512 2048 230 1104 26432 2.87264 3.44838 55.4228 122.042 183.856 183.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1360 0.001024 1024 80 216 18368 0.68784 3.37706 26.0244 30.1335 30.1921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1810 0.000256 512 410 1104 68096 2.73379 1.69165 42.771 51.9676 99.2923 99.4058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1570 6.4e-05 2048 80 3456 303600 23.2022 28.6119 2738.35 838.583 3628.84 3628.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1160 0.000128 1024 190 1296 136320 11.0737 6.84032 293.223 223.09 534.361 534.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1280 0.000128 2048 480 1848 112320 24.2739 14.3626 656.752 418.008 1113.53 1113.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 580 0.000256 2048 220 3240 29760 14.6091 7.0343 313.932 209.214 544.917 545.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1130 0.000256 2048 120 2736 71760 7.068 482.577 209.778 699.466 699.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 330 0.000128 4096 72 2616 65280 57.1052 28.3758 1086.3 835.681 2007.6 2007.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 340 6.4e-05 2048 90 696 84480 96.5169 28.3145 210.907 835.376 1171.3 1171.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 0.000512 2048 230 1104 27120 2.89792 3.46278 83.5445 123.968 213.947 214.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1360 0.001024 1024 80 216 18600 0.692224 5.05971 26.2251 32.0205 32.0758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1810 0.000256 512 410 1104 68160 2.77427 1.70746 63.1063 52.4276 120.141 120.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1570 6.4e-05 2048 80 3456 303360 23.0959 28.3562 1762.18 838.092 2651.81 2651.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1160 0.000128 1024 190 1296 136320 11.0655 6.8417 189.59 223.32 430.949 431.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1280 0.000128 2048 480 1848 111360 24.3076 14.343 419.183 418.26 876.22 876.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 580 0.000256 2048 220 3240 28800 14.4574 6.96675 196.578 206.909 425.042 425.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1130 0.000256 2048 120 2736 71520 7.04918 309.578 209.418 526.089 526.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 330 0.000128 4096 72 2616 65280 56.9947 28.3517 699.206 836.175 1620.86 1621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 340 6.4e-05 2048 90 696 76800 96.6451 28.0451 124.455 825.376 1074.71 1074.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 0.000512 2048 230 1104 26400 2.85949 3.41453 52.5919 122.65 181.585 181.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1360 0.001024 1024 80 216 18480 0.693312 3.4304 26.2222 30.3863 30.4435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1810 0.000256 512 410 1104 67200 2.74144 1.69174 40.3809 51.8474 96.7883 96.8965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1570 6.4e-05 2048 80 3456 303616 23.1135 28.396 2617.21 838.024 3506.83 3506.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1160 0.000128 1024 190 1296 136192 11.0737 6.83507 279.555 223.066 520.662 520.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 0.000128 2048 480 1848 112640 24.1998 14.3501 628.909 417.891 1085.48 1085.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 580 0.000256 2048 220 3240 29696 14.5746 7.02874 299.827 209.201 530.763 530.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1130 0.000256 2048 120 2736 71680 7.05846 460.532 209.388 677.024 677.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 330 0.000128 4096 72 2616 65536 56.8876 28.3132 1043.24 835.618 1964.19 1964.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 340 6.4e-05 2048 90 696 86016 95.7962 28.2788 205.495 835.307 1165.07 1165.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 0.000512 2048 230 1104 27136 2.88912 3.49251 79.7395 124.047 210.241 210.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1360 0.001024 1024 80 216 18560 0.692032 4.89542 26.1541 31.7829 31.8394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1810 0.000256 512 410 1104 68608 2.7568 1.70413 60.4429 52.4184 117.451 117.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1570 6.4e-05 2048 80 3456 303104 23.1281 28.3544 1760.51 836.984 2649.06 2649.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1160 0.000128 1024 190 1296 135168 11.1703 6.83162 188.206 223.121 429.458 429.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 0.000128 2048 480 1848 112640 24.2398 14.4381 422.834 418.347 879.996 880.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 580 0.000256 2048 220 3240 28672 14.698 7.0728 193.539 209.549 424.99 425.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1130 0.000256 2048 120 2736 71424 7.0697 308.085 209.042 524.238 524.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 330 0.000128 4096 72 2616 65536 56.9741 28.3235 706.057 836.314 1627.8 1627.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 340 6.4e-05 2048 90 696 81920 96.7499 28.277 131.642 836.52 1093.37 1093.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 0.000512 2048 230 1104 26624 2.85901 3.4263 52.8724 122.478 181.709 181.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1360 0.001024 1024 80 216 18432 0.689216 3.30096 26.1538 30.1867 30.2419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1810 0.000256 512 410 1104 67584 2.78954 1.708 40.3352 52.5125 97.4749 97.5828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1570 6.4e-05 2048 80 3450 303872 23.1127 28.3098 2122.61 838.914 3013.03 3013.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1160 0.000128 1024 190 1300 136960 11.0886 6.83213 228.04 224.401 470.498 470.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1280 0.000128 2048 480 1850 113920 24.1381 14.405 515.746 419.497 973.922 974.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 580 0.000256 2048 220 3225 30976 14.4962 7.07549 253.095 209.831 484.633 484.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1130 0.000256 2048 120 2750 71808 7.05536 377.465 209.767 594.334 594.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 330 0.000128 4096 72 2625 66816 56.8677 28.3275 976.285 838.762 1900.39 1900.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 340 6.4e-05 2048 90 700 91136 95.5712 28.3528 321.311 838.566 1284 1284.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 830 0.000512 2048 230 1100 27072 2.89373 3.47712 113.758 125.655 245.858 245.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1360 0.001024 1024 80 225 18720 0.699872 4.03392 26.3085 31.0828 31.1497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1810 0.000256 512 410 1125 69120 2.75843 1.7081 49.5417 52.5757 106.714 106.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1570 6.4e-05 2048 80 3450 303840 23.2487 28.3865 1909.42 837.766 2798.91 2798.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1160 0.000128 1024 190 1300 136960 11.1444 6.84845 205.407 224.237 447.769 447.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 0.000128 2048 480 1850 113920 24.3 14.3797 464.664 420.517 924 924.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 580 0.000256 2048 220 3225 31040 14.5799 7.09021 228.548 209.595 459.947 460.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1130 0.000256 2048 120 2750 71800 7.07667 339.415 209.498 556.035 556.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 330 0.000128 4096 72 2625 66880 57.1442 28.3959 778.415 837.971 1702.07 1702.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 340 6.4e-05 2048 90 700 90880 96.0131 28.3873 270.272 838.915 1233.79 1233.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 830 0.000512 2048 230 1100 27040 2.9041 3.47808 57.5089 123.78 187.746 187.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1360 0.001024 1024 80 225 18720 0.694304 3.57498 26.2883 30.5986 30.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1810 0.000256 512 410 1125 69120 2.77181 1.70835 44.0469 52.526 101.187 101.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1570 6.4e-05 2048 80 3450 303680 23.1485 28.3767 1234.09 838.687 2124.39 2124.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1160 0.000128 1024 190 1300 136960 11.0998 6.84227 132.7 223.577 374.345 374.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1280 0.000128 2048 480 1850 113920 24.1709 14.4968 300.112 419.529 758.437 758.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 580 0.000256 2048 220 3225 30080 14.4455 7.02109 142.611 208.239 372.446 372.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1130 0.000256 2048 120 2750 71760 7.06042 218.283 209.758 435.145 435.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 330 0.000128 4096 72 2625 66560 57.0239 28.3805 628.173 838.89 1552.6 1552.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 340 6.4e-05 2048 90 700 89600 95.8647 28.3037 267.756 838.888 1231 1231.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 830 0.000512 2048 230 1100 26880 2.89827 3.46774 96.5512 124.99 227.978 228.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1360 0.001024 1024 80 225 18640 0.698784 2.40464 26.2671 29.4134 29.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1810 0.000256 512 410 1125 68480 2.74182 1.69523 28.5488 52.1841 85.2964 85.4026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1570 6.4e-05 2048 80 3450 303744 23.1692 28.4324 2027.38 837.772 2916.84 2916.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1160 0.000128 1024 190 1300 136704 11.0829 6.92176 218.083 223.795 460.016 460.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 0.000128 2048 480 1850 113664 24.2079 14.4013 492.14 418.447 949.325 949.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 580 0.000256 2048 220 3225 30720 14.5379 7.03203 239.902 209.275 470.877 470.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1130 0.000256 2048 120 2750 71808 7.06534 360.947 209.547 577.604 577.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 330 0.000128 4096 72 2625 66432 56.9937 28.3571 822.516 836.546 1744.54 1744.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 340 6.4e-05 2048 90 700 90624 95.7975 28.2911 270.266 836.586 1231.12 1231.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 830 0.000512 2048 230 1100 27072 2.88858 3.47738 61.7124 125.758 193.908 193.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1360 0.001024 1024 80 225 18720 0.700416 3.8663 26.3068 30.9153 30.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1810 0.000256 512 410 1125 69120 2.75693 1.70982 47.5393 52.44 104.576 104.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1570 6.4e-05 2048 80 3450 303744 23.0912 28.4847 1312.83 838.127 2202.61 2202.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1160 0.000128 1024 190 1300 136704 11.0705 6.83203 140.682 222.936 381.648 381.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 0.000128 2048 480 1850 113664 24.1367 14.379 318.137 418.495 775.278 775.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 580 0.000256 2048 220 3225 29952 14.5008 6.98637 151.153 208.427 381.195 381.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1130 0.000256 2048 120 2750 71712 7.06208 232.062 209.473 448.643 448.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 330 0.000128 4096 72 2625 66048 56.862 28.3316 529.041 836.837 1451.2 1451.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 340 6.4e-05 2048 90 700 89088 95.3816 28.2332 272.318 832.615 1228.74 1228.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 830 0.000512 2048 230 1100 26880 2.87949 3.45552 39.2462 123.657 169.308 169.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1360 0.001024 1024 80 225 18624 0.693952 2.51674 26.2393 29.491 29.5485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1810 0.000256 512 410 1125 68352 2.74762 1.69968 30.2784 52.228 87.0795 87.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1570 6.4e-05 2048 80 3450 303744 23.1992 28.5197 2183.25 837.956 3073.01 3073.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1160 0.000128 1024 190 1300 136640 11.1194 6.85101 232.464 223.551 474.116 474.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 0.000128 2048 480 1850 113792 24.246 14.4773 528.884 418.37 986.107 986.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 580 0.000256 2048 220 3225 30912 14.5471 7.04275 258.008 209.345 489.072 489.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1130 0.000256 2048 120 2750 71792 7.15571 388.408 209.585 605.193 605.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 330 0.000128 4096 72 2625 66304 57.1721 28.3929 883.495 836.757 1805.95 1806.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 340 6.4e-05 2048 90 700 91392 95.75 28.3881 305.968 836.661 1266.95 1267.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 0.000512 2048 230 1100 27104 2.90205 3.47827 66.9277 123.722 197.104 197.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1360 0.001024 1024 80 225 18704 0.694912 4.15344 26.2943 31.1869 31.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1810 0.000256 512 410 1125 68992 2.76618 1.70803 50.8794 52.4575 107.939 108.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1570 6.4e-05 2048 80 3450 303520 23.1399 28.3276 1373.03 837.795 2262.38 2262.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1160 0.000128 1024 190 1300 136192 11.1081 6.83437 147.26 224.388 389.718 389.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 0.000128 2048 480 1850 113792 24.1484 14.402 334.593 418.525 791.801 791.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 580 0.000256 2048 220 3225 30464 14.5377 7.0344 160.34 209.501 391.538 391.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1130 0.000256 2048 120 2750 71680 7.0551 243.176 209.43 459.706 459.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 330 0.000128 4096 72 2625 66304 56.9647 28.3585 557.309 836.892 1479.66 1479.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 340 6.4e-05 2048 90 700 89600 95.7088 28.3771 308.496 836.737 1269.51 1269.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 830 0.000512 2048 230 1100 26880 2.87539 3.45702 42.4803 123.908 172.793 172.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1360 0.001024 1024 80 225 18592 0.694176 2.64016 26.2204 29.5974 29.6543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1810 0.000256 512 410 1125 68992 2.75658 1.70611 32.5942 52.4965 89.6809 89.7885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1570 6.4e-05 2048 80 3450 303744 23.1281 28.4508 2238.11 837.851 3127.62 3127.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1160 0.000128 1024 190 1300 136704 11.1272 6.83261 242.789 223.926 484.805 484.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 0.000128 2048 480 1850 113664 24.1885 14.3472 548.559 419.219 1006.44 1006.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 580 0.000256 2048 220 3225 30720 14.4705 7.01645 265.102 209.032 495.75 495.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1130 0.000256 2048 120 2750 71744 7.13933 399.764 209.465 616.411 616.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 330 0.000128 4096 72 2625 66560 56.8814 28.3505 918.057 838.13 1841.55 1841.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 340 6.4e-05 2048 90 700 90112 95.3215 28.262 187.539 836.752 1148.06 1148.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 0.000512 2048 230 1100 27008 2.88586 3.46611 69.0778 123.449 198.952 199.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1360 0.001024 1024 80 225 18688 0.692064 4.30464 26.2827 31.3244 31.3811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1810 0.000256 512 410 1125 68608 2.75686 1.70269 51.3594 52.3789 108.323 108.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1570 6.4e-05 2048 80 3450 303616 23.1117 28.3896 1449.23 838.721 2339.54 2339.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1160 0.000128 1024 190 1300 136192 11.0593 6.83066 158.576 223.217 399.816 399.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 0.000128 2048 480 1850 112640 24.2077 14.6449 356.495 418.357 813.828 813.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 580 0.000256 2048 220 3225 30720 14.4882 7.05469 173.211 209.379 404.265 404.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1130 0.000256 2048 120 2750 71680 7.11184 261.538 209.65 478.341 478.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 330 0.000128 4096 72 2625 65536 56.8987 28.3116 599.606 836.494 1521.44 1521.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 340 6.4e-05 2048 90 700 90112 95.435 28.3873 268.67 836.762 1229.44 1229.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 0.000512 2048 230 1100 26880 2.88822 3.47955 45.6673 124.763 176.866 176.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1360 0.001024 1024 80 225 18560 0.689664 2.9217 26.2178 29.8717 29.9309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1810 0.000256 512 410 1125 68608 2.75894 1.70598 33.2622 52.462 90.3136 90.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1570 6.4e-05 2048 80 3450 303696 23.2023 28.3605 2405.17 837.904 3294.73 3294.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1160 0.000128 1024 190 1300 136512 11.1539 6.84864 257.589 223.67 499.393 499.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 0.000128 2048 480 1850 114048 24.1897 14.3524 586.357 419.017 1044.05 1044.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 580 0.000256 2048 220 3225 30528 14.5121 7.02054 282.377 208.878 512.919 513.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1130 0.000256 2048 120 2750 71784 7.06765 427.534 209.6 644.247 644.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 330 0.000128 4096 72 2625 66816 57.0288 28.3933 980.375 837.731 1903.66 1903.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 340 6.4e-05 2048 90 700 89856 95.7103 28.3202 197.392 834.454 1156.06 1156.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 0.000512 2048 230 1100 26928 2.88973 3.46666 72.512 124.789 203.729 203.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1360 0.001024 1024 80 225 18648 0.696096 4.62029 26.239 31.5986 31.6539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1810 0.000256 512 410 1125 68544 2.75754 1.70422 55.9527 52.3438 112.887 112.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1570 6.4e-05 2048 80 3450 303552 23.1184 28.3444 1719.86 837.716 2609.12 2609.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1160 0.000128 1024 190 1300 135936 11.0783 6.85472 185.042 221.704 424.81 424.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 0.000128 2048 480 1850 112896 24.172 14.3647 414.081 417.723 870.478 870.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 580 0.000256 2048 220 3225 29952 14.4114 6.97139 200.005 207.534 429.053 429.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1130 0.000256 2048 120 2750 71712 7.07411 307.349 209.608 524.074 524.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 330 0.000128 4096 72 2625 65664 56.8535 28.3566 688.592 835.117 1609.06 1609.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 340 6.4e-05 2048 90 700 87552 95.2315 27.998 253.811 828.585 1205.82 1205.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 0.000512 2048 230 1100 26784 2.89149 3.47136 51.9175 124.019 182.371 182.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1360 0.001024 1024 80 225 18576 0.693152 3.39491 26.2402 30.3692 30.4292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1810 0.000256 512 410 1125 67968 2.74262 1.68854 39.9407 52.0062 96.5072 96.6186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1570 6.4e-05 2048 80 3450 303680 23.1342 28.33 2333.89 838.783 3224.23 3224.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1160 0.000128 1024 190 1300 136960 11.1006 6.84333 250.888 223.708 492.671 492.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 0.000128 2048 480 1850 113920 24.1925 14.3633 570.146 419.55 1028.39 1028.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 580 0.000256 2048 220 3225 30080 14.4502 6.9825 271.116 208.224 500.905 501.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1130 0.000256 2048 120 2750 71760 7.11798 414.478 209.737 631.381 631.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 330 0.000128 4096 72 2625 66560 56.8988 28.3812 948.821 839.996 1874.24 1874.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 340 6.4e-05 2048 90 700 89600 95.5803 28.386 191.681 838.847 1154.69 1154.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 0.000512 2048 230 1100 26880 2.88438 3.45907 70.4596 123.734 200.613 200.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1360 0.001024 1024 80 225 18640 0.696032 4.43718 26.2631 31.4371 31.4958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1810 0.000256 512 410 1125 68480 2.7391 1.69779 54.0945 52.1786 110.84 110.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1570 6.4e-05 2048 80 3450 303680 23.0824 28.3238 1637.27 838.885 2527.65 2527.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1160 0.000128 1024 190 1300 135680 10.9843 6.81574 175.858 222.137 415.926 416.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 0.000128 2048 480 1850 112640 24.0318 14.3519 394.734 416.368 849.614 849.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 580 0.000256 2048 220 3225 29440 14.3528 6.93914 186.161 206.711 414.297 414.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1130 0.000256 2048 120 2750 71680 7.09632 290.037 209.734 506.909 506.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 330 0.000128 4096 72 2625 65280 56.6939 28.2928 653.546 832.728 1571.39 1571.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 340 6.4e-05 2048 90 700 87040 95.8086 28.2829 130.524 839.008 1093.81 1093.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 0.000512 2048 230 1100 26560 2.87334 3.45552 49.1789 124.448 180.03 180.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1360 0.001024 1024 80 225 18560 0.691264 3.2297 26.2641 30.2285 30.2838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1810 0.000256 512 410 1125 67840 2.7216 1.68346 37.9438 51.8034 94.2804 94.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1570 6.4e-05 2048 80 3450 303744 23.0728 28.3175 2839.55 838.682 3729.71 3729.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1160 0.000128 1024 190 1300 136704 11.0661 6.8287 305.366 223.381 546.771 546.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 0.000128 2048 480 1850 113664 24.1374 14.3366 690.907 419.024 1148.54 1148.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 580 0.000256 2048 220 3225 29952 14.4964 6.9903 327.964 208.567 558.147 558.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1130 0.000256 2048 120 2750 71712 7.10048 504.066 209.787 720.995 721.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 330 0.000128 4096 72 2625 66048 56.8305 28.3327 1144.75 837.387 2067.43 2067.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 340 6.4e-05 2048 90 700 89088 95.1717 28.1963 231.938 834.608 1190.1 1190.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 0.000512 2048 230 1100 26880 2.87539 3.45658 86.046 123.46 215.907 215.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1360 0.001024 1024 80 225 18624 0.694592 5.4311 26.2633 32.43 32.4853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1810 0.000256 512 410 1125 68352 2.7496 1.69786 66.5233 52.2626 123.362 123.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1570 6.4e-05 2048 80 3450 303360 23.1158 28.3521 1907.82 838.626 2798 2798.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1160 0.000128 1024 190 1300 135168 11.0953 6.86285 203.245 221.456 442.79 442.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 0.000128 2048 480 1850 112128 24.1349 14.3421 459.599 417.086 915.295 915.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 580 0.000256 2048 220 3225 29184 14.4127 6.92934 215.26 206.818 443.553 443.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1130 0.000256 2048 120 2750 71616 7.05683 339.374 209.668 556.143 556.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 330 0.000128 4096 72 2625 64512 57.0268 28.2972 754.059 833.996 1673.52 1673.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 340 6.4e-05 2048 90 700 86016 94.841 27.902 151.562 825.247 1099.74 1099.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 0.000512 2048 230 1100 26880 2.88733 3.46394 58.3231 123.053 187.803 187.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1360 0.001024 1024 80 225 18432 0.692096 3.65114 26.1407 30.5261 30.5808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1810 0.000256 512 410 1125 67584 2.7368 1.68659 44.2594 51.8272 100.639 100.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1570 6.4e-05 2048 80 3450 303800 23.2407 28.4104 2839.59 838.964 3730.29 3730.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1160 0.000128 1024 190 1300 136800 11.15 6.84598 305.762 223.568 547.452 547.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 0.000128 2048 480 1850 113600 24.3243 14.3832 692.116 419.152 1150.11 1150.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 580 0.000256 2048 220 3225 30400 14.538 7.03078 332.932 208.72 563.355 563.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1130 0.000256 2048 120 2750 71700 7.0857 504.353 209.651 721.133 721.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 330 0.000128 4096 72 2625 66400 57.2364 28.4047 1158.2 838.155 2082.13 2082.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 340 6.4e-05 2048 90 700 89600 95.3892 28.3341 234.216 833.998 1192.13 1192.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 0.000512 2048 230 1100 26800 2.89405 3.46326 85.8669 123.537 215.839 215.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1360 0.001024 1024 80 225 18600 0.69536 5.45677 26.237 32.4298 32.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1810 0.000256 512 410 1125 68800 2.7616 1.70394 67.2337 52.3049 124.139 124.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1570 6.4e-05 2048 80 3450 303200 23.1817 28.3565 1893.64 837.483 2782.75 2782.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1160 0.000128 1024 190 1300 136000 11.0737 6.84438 202.509 221.557 442.113 442.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 0.000128 2048 480 1850 112000 24.2826 14.3566 455.346 416.945 911.062 911.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 580 0.000256 2048 220 3225 28800 14.4942 6.9511 210.661 206.679 438.916 439.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1130 0.000256 2048 120 2750 71600 7.05331 335.995 209.478 552.57 552.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 330 0.000128 4096 72 2625 65600 57.0965 28.3687 766.474 833.727 1685.8 1685.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 340 6.4e-05 2048 90 700 83200 95.6022 27.9716 146.437 824.648 1094.84 1094.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 0.000512 2048 230 1100 26800 2.89814 3.4751 57.7308 122.497 186.673 186.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1360 0.001024 1024 80 225 18400 0.69024 3.8192 26.0803 30.6332 30.6875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1810 0.000256 512 410 1125 67200 2.75744 1.69286 43.7166 51.7924 100.084 100.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1570 6.4e-05 2048 80 3450 303520 23.1288 28.3798 2756.5 837.724 3645.82 3645.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1160 0.000128 1024 190 1300 136192 11.1306 6.83651 296.833 222.155 537.088 537.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 0.000128 2048 480 1850 113792 24.1574 14.3824 672.799 418.49 1129.96 1130.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 580 0.000256 2048 220 3225 30464 14.5449 7.04365 323.334 209.483 554.535 554.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1130 0.000256 2048 120 2750 71680 7.08186 489.086 209.408 705.623 705.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 330 0.000128 4096 72 2625 66304 56.9489 28.3661 1114.91 836.828 2037.2 2037.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 340 6.4e-05 2048 90 700 89600 95.6728 28.3483 226.989 836.559 1187.76 1187.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 0.000512 2048 230 1100 26880 2.8713 3.46118 83.7247 124.739 214.867 214.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1360 0.001024 1024 80 225 18592 0.69216 5.2224 26.2161 32.1726 32.2316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1810 0.000256 512 410 1125 68992 2.75414 1.71008 64.7832 52.4932 121.868 121.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1570 6.4e-05 2048 80 3450 303296 23.0725 28.4186 1803.48 838.098 2693.15 2693.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1160 0.000128 1024 190 1300 136192 11.1071 6.83622 193.878 222.6 434.546 434.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 0.000128 2048 480 1850 112896 24.2025 14.3999 437.089 418.835 894.653 894.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 580 0.000256 2048 220 3225 28672 14.4885 6.95488 199.396 207.396 428.363 428.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1130 0.000256 2048 120 2750 71456 7.05933 319.049 209.123 535.277 535.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 330 0.000128 4096 72 2625 66304 56.8713 28.3423 729.538 837.485 1652.37 1652.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 340 6.4e-05 2048 90 700 86016 95.2266 28.0014 143.313 827.294 1094.02 1094.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 0.000512 2048 230 1100 26432 2.872 3.44304 54.3157 122.585 183.284 183.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1360 0.001024 1024 80 225 18368 0.690336 3.42483 26.066 30.2235 30.2773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1810 0.000256 512 410 1125 68096 2.73395 1.692 42.2865 51.9757 98.815 98.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1570 6.4e-05 2048 80 3450 303600 23.1876 28.4201 2666.59 838.489 3556.78 3556.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1160 0.000128 1024 190 1300 136320 11.0948 6.84544 286.716 221.843 526.633 526.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 0.000128 2048 480 1850 113280 24.1487 14.4159 647.038 417.881 1103.62 1103.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 580 0.000256 2048 220 3225 30720 14.527 7.02627 315.538 209.179 546.401 546.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1130 0.000256 2048 120 2750 71640 7.07584 472.385 209.516 689.02 689.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 330 0.000128 4096 72 2625 66240 57.0073 28.3651 1076.3 835.582 1997.39 1997.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 340 6.4e-05 2048 90 700 88320 95.8725 28.365 216.566 835.281 1176.27 1176.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 0.000512 2048 230 1100 26880 2.89766 3.47427 80.9951 123.954 211.395 211.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1360 0.001024 1024 80 225 18600 0.692224 5.15642 26.2596 32.1514 32.2089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1810 0.000256 512 410 1125 68160 2.77338 1.70755 62.3311 52.4188 119.359 119.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1570 6.4e-05 2048 80 3450 303360 23.1082 28.3353 1765.54 837.533 2654.61 2654.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1160 0.000128 1024 190 1300 136320 11.0793 6.84099 191.671 221.761 431.481 431.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 0.000128 2048 480 1850 113280 24.1685 14.3437 427.804 417.983 884.432 884.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 580 0.000256 2048 220 3225 28800 14.4651 6.94067 195.142 206.758 423.436 423.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1130 0.000256 2048 120 2750 71520 7.05043 311.973 209.343 528.413 528.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 330 0.000128 4096 72 2625 65280 56.972 28.3566 705.649 835.928 1627.04 1627.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 340 6.4e-05 2048 90 700 84480 95.3071 27.954 137.566 824.605 1085.62 1085.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 0.000512 2048 230 1100 26400 2.8631 3.4239 52.5749 121.516 180.447 180.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1360 0.001024 1024 80 225 18480 0.690272 3.50179 26.2395 30.4732 30.5357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1810 0.000256 512 410 1125 67200 2.74554 1.68963 40.9617 51.8072 97.3325 97.4481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1570 6.4e-05 2048 80 3450 303616 23.1096 28.3314 2544.78 837.915 3434.22 3434.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1160 0.000128 1024 190 1300 136192 11.0759 6.83008 273.035 222.91 513.982 514.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 0.000128 2048 480 1850 112640 24.2146 14.3398 613.588 417.838 1070.11 1070.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 580 0.000256 2048 220 3225 30720 14.5029 7.02406 301.443 209.19 532.298 532.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1130 0.000256 2048 120 2750 71680 7.07245 451.269 209.447 667.833 667.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 330 0.000128 4096 72 2625 65536 56.9271 28.3269 1019.26 835.531 1940.17 1940.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 340 6.4e-05 2048 90 700 90112 95.3819 28.3132 211.169 835.198 1170.25 1170.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 0.000512 2048 230 1100 26880 2.89184 3.48467 77.2096 124.039 207.695 207.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1360 0.001024 1024 80 225 18560 0.693632 5.00762 26.1916 31.9336 31.9882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1810 0.000256 512 410 1125 68608 2.75584 1.70189 59.9924 52.4156 116.994 117.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1570 6.4e-05 2048 80 3450 303104 23.1111 28.3738 1796.88 837.8 2686.25 2686.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1160 0.000128 1024 190 1300 135168 11.1722 6.8303 190.544 222.362 431.036 431.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 0.000128 2048 480 1850 112640 24.2384 14.4426 432.524 418.645 889.978 890.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 580 0.000256 2048 220 3225 30720 14.5204 7.03091 211.76 209.747 443.188 443.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1130 0.000256 2048 120 2750 71424 7.0656 317.278 209.33 533.717 533.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 330 0.000128 4096 72 2625 65536 56.9652 28.3157 726.779 837.105 1649.3 1649.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 340 6.4e-05 2048 90 700 90112 95.3638 28.4332 150.685 836.487 1111.15 1111.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 0.000512 2048 230 1100 26112 2.85408 3.42653 53.4705 123.129 182.953 183.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1360 0.001024 1024 80 225 18432 0.695968 3.54061 26.2199 30.4971 30.5522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1810 0.000256 512 410 1125 67584 2.79277 1.70803 42.0229 52.5557 99.2063 99.3182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1570 6.4e-05 2048 80 3456 303872 23.1324 28.3023 1858.72 838.701 2748.94 2749.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1160 0.000128 1024 190 1312 137216 11.0527 6.82794 200.177 224.582 442.769 442.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1280 0.000128 2048 480 1856 114176 24.1171 14.3405 454.693 433.369 926.652 926.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 580 0.000256 2048 220 3232 30464 14.5473 7.04531 218.522 209.776 450.025 450.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1130 0.000256 2048 120 2752 71808 7.04624 330.427 209.725 547.242 547.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 330 0.000128 4096 72 2624 66048 56.9993 28.3341 839.146 856.827 1781.45 1781.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 340 6.4e-05 2048 90 704 84992 96.6108 28.3268 253.365 840.188 1218.68 1218.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 830 0.000512 2048 230 1088 27328 2.90314 3.47341 95.0347 125.057 226.538 226.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1360 0.001024 1024 80 224 18720 0.703616 3.5905 26.3066 30.6433 30.7057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1810 0.000256 512 410 1120 69120 2.75997 1.70627 42.8788 52.5681 100.041 100.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1570 6.4e-05 2048 80 3456 303744 23.1301 28.3628 1197.82 838.702 2088.1 2088.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1160 0.000128 1024 190 1312 137216 11.0818 6.83091 128.907 224.402 371.35 371.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1280 0.000128 2048 480 1856 114176 24.1784 14.4589 366.47 419.487 824.724 824.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 580 0.000256 2048 220 3232 30208 14.5104 7.01709 139.46 209.223 370.341 370.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1130 0.000256 2048 120 2752 71744 7.07584 212.027 209.681 428.828 428.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 330 0.000128 4096 72 2624 66048 57.122 28.3525 684.429 839.35 1609.38 1609.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 340 6.4e-05 2048 90 704 83968 96.7356 28.2524 262.799 836.003 1223.98 1224.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 830 0.000512 2048 230 1088 27264 2.90419 3.46566 92.2965 123.542 222.28 222.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1360 0.001024 1024 80 224 18688 0.704096 2.39411 26.3055 29.4658 29.5117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1810 0.000256 512 410 1120 68608 2.75667 1.70298 27.7004 52.4289 84.7096 84.8207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1570 6.4e-05 2048 80 3456 303840 23.2416 28.4618 1901.37 838.617 2791.78 2791.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1160 0.000128 1024 190 1312 136960 11.1368 6.8431 204.916 222.484 445.509 445.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1280 0.000128 2048 480 1856 113920 24.269 14.4323 463.592 419.447 921.869 921.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 580 0.000256 2048 220 3232 30400 14.6262 7.05606 222.701 209.811 454.321 454.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1130 0.000256 2048 120 2752 71800 7.08813 337.746 209.723 554.599 554.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 330 0.000128 4096 72 2624 65920 57.2609 28.3885 765.99 838.677 1690.44 1690.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 340 6.4e-05 2048 90 704 84480 96.8769 28.4938 254.123 838.568 1218.25 1218.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 830 0.000512 2048 230 1088 27280 2.89638 3.4751 57.2662 123.894 187.605 187.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1360 0.001024 1024 80 224 18720 0.694272 3.60854 26.3077 30.6523 30.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1810 0.000256 512 410 1120 69120 2.76762 1.71101 44.1564 52.5788 101.344 101.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1570 6.4e-05 2048 80 3456 303680 23.1474 28.3705 1226.06 838.032 2115.69 2115.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1160 0.000128 1024 190 1312 136960 11.108 6.84646 132.014 223.477 373.574 373.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1280 0.000128 2048 480 1856 113920 24.1824 14.3702 298.33 419.205 756.219 756.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 580 0.000256 2048 220 3232 29440 14.5086 6.98573 139.278 208.142 369.045 369.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1130 0.000256 2048 120 2752 71760 7.04858 216.553 209.603 433.248 433.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 330 0.000128 4096 72 2624 65920 57.1337 28.3668 625.095 838.243 1548.98 1549.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 340 6.4e-05 2048 90 704 84480 96.7739 28.3867 254.83 838.18 1218.36 1218.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 830 0.000512 2048 230 1088 27200 2.88534 3.46691 36.9658 123.748 167.138 167.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1360 0.001024 1024 80 224 18640 0.69264 2.32746 26.241 29.3045 29.3617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1810 0.000256 512 410 1120 68480 2.74627 1.69446 28.3114 52.1393 85.025 85.1326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1570 6.4e-05 2048 80 3456 303840 23.153 28.3771 2065.85 838.024 2955.49 2955.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1160 0.000128 1024 190 1312 136704 11.0729 6.84333 219.866 222.625 460.544 460.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 0.000128 2048 480 1856 113664 24.1819 14.365 501.739 418.518 958.934 959.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 580 0.000256 2048 220 3232 30336 14.5383 7.03062 241.418 209.335 472.454 472.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1130 0.000256 2048 120 2752 71808 7.05114 367.011 209.63 583.737 583.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 330 0.000128 4096 72 2624 65664 57.0358 28.3525 825.237 836.722 1747.49 1747.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 340 6.4e-05 2048 90 704 84480 96.602 28.4878 265.126 838.464 1228.87 1229.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 0.000512 2048 230 1088 27360 2.89126 3.47546 62.207 122.67 191.315 191.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1360 0.001024 1024 80 224 18720 0.694208 3.90067 26.3011 30.9387 30.9984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1810 0.000256 512 410 1120 68736 2.76061 1.70867 47.9294 52.4576 104.987 105.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1570 6.4e-05 2048 80 3456 303744 23.083 28.3191 1320.21 838.059 2209.75 2209.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1160 0.000128 1024 190 1312 136704 11.0737 7.04454 142.716 222.278 383.247 383.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1280 0.000128 2048 480 1856 113664 24.1285 14.42 321.488 418.464 778.631 778.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 580 0.000256 2048 220 3232 29952 14.4772 6.98906 152.16 208.407 382.163 382.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1130 0.000256 2048 120 2752 71712 7.04662 233.71 209.464 450.263 450.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 330 0.000128 4096 72 2624 65280 56.9834 28.3279 523.932 836.769 1446.14 1446.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 340 6.4e-05 2048 90 704 82944 96.363 28.1701 258.68 833.259 1216.66 1216.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 830 0.000512 2048 230 1088 27072 2.87709 3.45872 39.8394 124.015 170.262 170.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1360 0.001024 1024 80 224 18624 0.691936 2.52685 26.2346 29.4962 29.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1810 0.000256 512 410 1120 68352 2.74605 1.69923 30.9333 52.2235 87.7303 87.8387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1570 6.4e-05 2048 80 3456 303744 23.2214 28.3716 2026.86 837.927 2916.47 2916.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1160 0.000128 1024 190 1312 136640 11.1336 6.84646 218.437 223.759 460.306 460.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 0.000128 2048 480 1856 113792 24.25 14.4696 494.179 418.501 951.531 951.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 580 0.000256 2048 220 3232 30464 14.6038 7.03898 237.889 209.343 469.007 469.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1130 0.000256 2048 120 2752 71792 7.05869 359.931 209.588 576.621 576.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 330 0.000128 4096 72 2624 65856 57.2206 28.398 813.766 836.7 1736.22 1736.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 340 6.4e-05 2048 90 704 84224 96.962 28.3684 251.493 836.527 1213.54 1213.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 0.000512 2048 230 1088 27328 2.90176 3.4817 61.628 124.244 192.33 192.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1360 0.001024 1024 80 224 18704 0.696544 3.89939 26.29 30.9302 30.9882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1810 0.000256 512 410 1120 68992 2.76598 1.70803 47.2178 52.4585 104.28 104.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1570 6.4e-05 2048 80 3456 303520 23.1465 28.3516 1296.65 838.42 2186.66 2186.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1160 0.000128 1024 190 1312 136192 11.1329 6.83827 139.398 223.093 380.588 380.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 0.000128 2048 480 1856 113792 24.1542 14.3724 316.97 418.831 774.456 774.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 580 0.000256 2048 220 3232 30464 14.5499 7.0449 152.696 209.654 384.071 384.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1130 0.000256 2048 120 2752 71680 7.04771 229.994 209.587 446.673 446.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 330 0.000128 4096 72 2624 65408 57.0926 28.3607 520.669 837.526 1443.78 1443.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 340 6.4e-05 2048 90 704 82432 96.9887 28.307 228.087 837.321 1190.89 1191.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 0.000512 2048 230 1088 27104 2.87853 3.45674 39.6969 123.282 169.388 169.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1360 0.001024 1024 80 224 18592 0.691648 2.57674 26.2299 29.5413 29.5964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1810 0.000256 512 410 1120 68992 2.75802 1.70803 30.3778 52.5354 87.5057 87.6148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1570 6.4e-05 2048 80 3456 303408 23.1967 28.3689 1059.68 838.35 1949.68 1949.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1160 0.000128 1024 190 1312 135744 11.1791 6.84646 113.632 222.8 354.588 354.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1280 0.000128 2048 480 1856 112896 24.3375 14.3626 256.742 419.027 714.594 714.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 580 0.000256 2048 220 3232 29568 14.6752 7.05542 120.917 209.837 352.614 352.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1130 0.000256 2048 120 2752 71568 7.02669 187.46 209.464 403.992 404.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 330 0.000128 4096 72 2624 65856 57.1701 28.399 430.155 837.893 1353.75 1353.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 340 6.4e-05 2048 90 704 80640 97.8189 28.4344 237.878 837.464 1201.79 1201.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 830 0.000512 2048 230 1088 26880 2.88154 3.45958 32.5959 123.329 162.338 162.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1360 0.001024 1024 80 224 18480 0.692096 2.13738 26.1575 29.0288 29.0873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1810 0.000256 512 410 1120 68544 2.77965 1.71126 24.9464 52.5759 82.1401 82.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1570 6.4e-05 2048 80 3456 303744 23.1199 28.4033 2016.88 838.547 2907.04 2907.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1160 0.000128 1024 190 1312 137216 11.0754 6.83674 220.018 223.327 461.391 461.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 0.000128 2048 480 1856 114176 24.1566 14.3423 500.094 419.564 958.29 958.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 580 0.000256 2048 220 3232 30208 14.5321 7.0103 235.633 209.202 466.511 466.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1130 0.000256 2048 120 2752 71744 7.04592 361.162 209.652 577.905 577.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 330 0.000128 4096 72 2624 66048 57.0061 28.3749 829.433 838.84 1753.79 1753.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 340 6.4e-05 2048 90 704 83968 96.4228 28.2521 161.542 835.802 1122.21 1122.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 0.000512 2048 230 1088 27264 2.88973 3.47085 62.7829 123.975 193.192 193.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1360 0.001024 1024 80 224 18688 0.696832 3.9807 26.3005 31.0201 31.0784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1810 0.000256 512 410 1120 68608 2.75872 1.70176 46.5479 52.4311 103.574 103.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1570 6.4e-05 2048 80 3456 303616 23.1096 28.3145 1329.08 838.977 2219.57 2219.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1160 0.000128 1024 190 1312 136192 11.0738 6.82717 145.148 223.874 387.05 387.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 0.000128 2048 480 1856 113664 24.1196 14.3318 333.807 418.293 790.685 790.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 580 0.000256 2048 220 3232 29696 14.5708 7.17101 153.94 209.401 385.215 385.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1130 0.000256 2048 120 2752 71680 7.05901 239.262 209.68 456.045 456.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 330 0.000128 4096 72 2624 65536 56.9408 28.3319 557.358 836.993 1479.76 1479.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 340 6.4e-05 2048 90 704 81920 96.8966 28.2713 211.582 836.196 1173.14 1173.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 0.000512 2048 230 1088 27136 2.88774 3.48365 42.2633 123.659 172.366 172.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1360 0.001024 1024 80 224 18560 0.690176 2.61386 26.2145 29.5609 29.6178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1810 0.000256 512 410 1120 68608 2.76138 1.70291 30.3552 52.4704 87.4149 87.5244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1570 6.4e-05 2048 80 3456 303360 23.1239 28.3554 1100.75 837.856 1990.17 1990.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1160 0.000128 1024 190 1312 135168 11.0876 6.82675 120.077 221.775 359.892 360.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 0.000128 2048 480 1856 112128 24.1266 14.5548 272.751 416.686 728.248 728.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 580 0.000256 2048 220 3232 29184 14.4159 6.93216 125.712 206.637 353.825 353.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1130 0.000256 2048 120 2752 71616 7.0656 198.982 209.487 415.578 415.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 330 0.000128 4096 72 2624 64512 57.005 28.2972 452.662 833.218 1371.31 1371.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 340 6.4e-05 2048 90 704 79872 96.1061 27.906 204.261 824.672 1153.13 1153.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 830 0.000512 2048 230 1088 26880 2.8791 3.46931 34.9931 122.563 163.975 164.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1360 0.001024 1024 80 224 18432 0.691392 2.17872 26.1037 29.0145 29.0734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1810 0.000256 512 410 1120 67584 2.73638 1.68166 25.0971 51.7751 81.4156 81.5268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1570 6.4e-05 2048 80 3456 303696 23.2059 28.385 2923.86 838.507 3814.05 3814.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1160 0.000128 1024 190 1312 137088 11.1069 6.89971 314.385 223.713 556.233 556.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 0.000128 2048 480 1856 114048 24.1875 14.3802 715.276 419.234 1173.21 1173.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 580 0.000256 2048 220 3232 29952 14.5596 7.12525 338.41 209.027 569.255 569.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1130 0.000256 2048 120 2752 71784 7.09018 519.394 209.76 736.287 736.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 330 0.000128 4096 72 2624 65664 57.1726 28.4014 1169.46 838.314 2093.48 2093.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 340 6.4e-05 2048 90 704 82944 96.8092 28.34 224.115 837.62 1187.07 1187.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 0.000512 2048 230 1088 27216 2.88973 3.46525 88.4475 124.867 219.739 219.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1360 0.001024 1024 80 224 18648 0.692096 5.5879 26.2655 32.586 32.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1810 0.000256 512 410 1120 68544 2.7601 1.70208 67.9491 52.3796 124.915 125.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1570 6.4e-05 2048 80 3456 303552 23.0994 28.4244 1867.77 838.424 2757.81 2757.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1160 0.000128 1024 190 1312 135936 11.0755 6.83827 200.733 223.019 441.798 441.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 0.000128 2048 480 1856 112896 24.1655 14.3789 451.587 417.946 908.205 908.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 580 0.000256 2048 220 3232 28800 14.5026 6.9632 208.368 207.704 437.669 437.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1130 0.000256 2048 120 2752 71712 7.13114 332.093 209.793 549.061 549.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 330 0.000128 4096 72 2624 64512 57.001 28.3423 740.88 835.718 1662.07 1662.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 340 6.4e-05 2048 90 704 78336 96.8397 27.9798 135.628 829.158 1089.79 1089.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 0.000512 2048 230 1088 27072 2.89136 3.4679 56.0818 123.514 186.031 186.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1360 0.001024 1024 80 224 18576 0.693152 3.67763 26.2572 30.6702 30.7298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1810 0.000256 512 410 1120 67968 2.74438 1.69296 44.2388 52.0483 100.851 100.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1570 6.4e-05 2048 80 3456 303264 23.1899 28.371 1522.73 837.855 2412.23 2412.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1160 0.000128 1024 190 1312 136512 11.0821 6.84646 165.321 222.321 405.696 405.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 0.000128 2048 480 1856 112320 24.3061 14.3667 366.509 418.151 823.463 823.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 580 0.000256 2048 220 3232 29376 14.6718 7.03722 173.621 209.442 404.902 405.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1130 0.000256 2048 120 2752 71496 7.04211 270.028 209.406 486.521 486.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 330 0.000128 4096 72 2624 63936 57.3442 28.3872 592.535 836.118 1514.52 1514.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 340 6.4e-05 2048 90 704 82944 96.8573 28.4425 312.084 835.562 1273.14 1273.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 0.000512 2048 230 1088 26784 2.87238 3.42486 46.4885 124.307 177.167 177.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1360 0.001024 1024 80 224 18360 0.69168 3.01504 26.0614 29.8111 29.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1810 0.000256 512 410 1120 67392 2.80179 1.70851 36.5142 52.4812 93.6307 93.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1570 6.4e-05 2048 80 3456 303680 23.129 28.433 2733.92 838.691 3624.26 3624.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1160 0.000128 1024 190 1312 136960 11.1021 6.84442 294.354 224.902 537.333 537.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 0.000128 2048 480 1856 113920 24.1697 14.3791 668.068 419.533 1126.28 1126.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 580 0.000256 2048 220 3232 29440 14.4992 6.9784 311.156 208.241 541.01 541.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1130 0.000256 2048 120 2752 71760 7.07123 485.351 209.777 702.243 702.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 330 0.000128 4096 72 2624 65920 57.0271 28.3747 1103.31 839.564 2028.41 2028.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 340 6.4e-05 2048 90 704 84480 96.5342 28.3376 213.277 838.719 1177.06 1177.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 0.000512 2048 230 1088 27200 2.88419 3.47046 82.5395 124.168 213.137 213.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1360 0.001024 1024 80 224 18640 0.692672 5.23194 26.2585 32.224 32.2815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1810 0.000256 512 410 1120 68480 2.74442 1.69654 64.1803 52.183 120.932 121.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1570 6.4e-05 2048 80 3456 303680 23.0789 28.3484 1834.21 838.241 2723.97 2724.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1160 0.000128 1024 190 1312 135680 10.9921 6.82093 194.854 222.087 434.882 434.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 0.000128 2048 480 1856 112640 24.0543 14.3819 444.282 415.993 898.846 898.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 580 0.000256 2048 220 3232 28160 14.4666 6.92813 200.227 206.582 428.335 428.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1130 0.000256 2048 120 2752 71680 7.08198 325.214 209.603 541.941 541.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 330 0.000128 4096 72 2624 64000 56.9037 28.281 720.787 831.816 1637.93 1638.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 340 6.4e-05 2048 90 704 81920 97.054 28.2987 140.073 838.268 1103.88 1104.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 0.000512 2048 230 1088 26880 2.87821 3.45498 55.2148 123.874 185.494 185.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1360 0.001024 1024 80 224 18560 0.692224 3.55027 26.239 30.5231 30.5784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1810 0.000256 512 410 1120 67840 2.72429 1.68438 42.4262 51.7651 98.7288 98.8324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1570 6.4e-05 2048 80 3456 303360 23.1138 28.33 1538.18 838.168 2427.87 2427.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1160 0.000128 1024 190 1312 136320 11.0725 6.84032 165.326 223.113 406.483 406.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 0.000128 2048 480 1856 113280 24.1615 14.3588 375.05 418.227 831.926 832.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 580 0.000256 2048 220 3232 28800 14.4597 6.94032 171.824 206.93 400.278 400.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1130 0.000256 2048 120 2752 71520 7.08198 272.925 209.539 489.59 489.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 330 0.000128 4096 72 2624 65280 56.9808 28.3464 620.526 836.245 1542.24 1542.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 340 6.4e-05 2048 90 704 76800 96.6703 27.9485 272.331 825.33 1222.47 1222.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 0.000512 2048 230 1088 26400 2.85302 3.4217 45.7912 122.149 174.288 174.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1360 0.001024 1024 80 224 18480 0.692864 2.98365 26.2573 29.9776 30.0346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1810 0.000256 512 410 1120 67200 2.7417 1.69107 35.5193 51.8548 91.9362 92.0474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1570 6.4e-05 2048 80 3456 303744 23.0784 28.308 2589.26 838.889 3479.62 3479.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1160 0.000128 1024 190 1312 136704 11.0684 6.83059 279.497 223.531 521.058 521.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 0.000128 2048 480 1856 113664 24.135 14.49 631.429 418.884 1089.07 1089.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 580 0.000256 2048 220 3232 29952 14.4911 7.06134 299.295 208.631 529.608 529.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1130 0.000256 2048 120 2752 71712 7.08442 459.664 209.682 676.476 676.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 330 0.000128 4096 72 2624 65280 56.9973 28.3311 1029.83 838.337 1953.63 1953.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 340 6.4e-05 2048 90 704 82944 96.2587 28.1554 199.115 833.246 1156.96 1157.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 0.000512 2048 230 1088 27072 2.86912 3.45088 78.084 123.483 207.96 208.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1360 0.001024 1024 80 224 18624 0.694752 4.88448 26.2593 31.8817 31.9366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1810 0.000256 512 410 1120 68352 2.75002 1.69779 60.6637 52.2744 117.515 117.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1570 6.4e-05 2048 80 3456 303360 23.1048 28.3218 1668.55 837.745 2557.81 2557.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1160 0.000128 1024 190 1312 135168 11.0975 6.83254 180.839 222.377 421.277 421.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 0.000128 2048 480 1856 112128 24.1384 14.4492 403.024 416.757 858.501 858.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 580 0.000256 2048 220 3232 29184 14.402 6.9369 190.001 206.598 418.067 418.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1130 0.000256 2048 120 2752 71616 7.17315 297.402 209.453 514.072 514.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 330 0.000128 4096 72 2624 64512 57.0134 28.3054 660.597 833.106 1579.15 1579.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 340 6.4e-05 2048 90 704 79872 95.9876 27.9112 124.928 837.646 1086.66 1086.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 0.000512 2048 230 1088 26880 2.88307 3.46563 50.4499 121.352 178.222 178.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1360 0.001024 1024 80 224 18432 0.690176 3.19078 26.0998 30.0246 30.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1810 0.000256 512 410 1120 67584 2.73472 1.68394 39.2042 51.7754 95.5244 95.6345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1570 6.4e-05 2048 80 3456 303552 23.0688 28.3213 1460.26 838.702 2350.43 2350.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1160 0.000128 1024 190 1312 133632 11.0616 6.81312 154.139 221.072 393.221 393.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 0.000128 2048 480 1856 110592 24.1256 14.3706 348.002 415.18 801.811 801.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 580 0.000256 2048 220 3232 27648 14.3654 6.9393 157.709 204.965 384.115 384.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1130 0.000256 2048 120 2752 71424 7.03619 258.451 209.375 474.908 474.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 330 0.000128 4096 72 2624 62208 57.0044 28.2644 556.277 830.185 1471.86 1472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 340 6.4e-05 2048 90 704 73728 96.2872 27.6419 101.639 817.777 1043.53 1043.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 0.000512 2048 230 1088 26496 2.86931 3.45763 43.576 122.544 172.521 172.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1360 0.001024 1024 80 224 18432 0.69136 2.92154 26.2529 29.9075 29.9643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1810 0.000256 512 410 1120 66816 2.71328 1.67542 33.5325 51.3638 89.4134 89.5242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1570 6.4e-05 2048 80 3456 303800 23.2438 28.4447 2544.91 838.31 3435 3435.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1160 0.000128 1024 190 1312 136800 11.1519 6.84854 274.294 223.511 515.937 516.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 0.000128 2048 480 1856 113600 24.3262 14.4018 619.677 418.825 1077.36 1077.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 580 0.000256 2048 220 3232 29600 14.6061 7.10042 291.408 208.567 521.811 521.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1130 0.000256 2048 120 2752 71700 7.09632 451.306 209.496 667.942 667.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 330 0.000128 4096 72 2624 65600 57.3098 28.416 1017.72 837.503 1941.09 1941.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 340 6.4e-05 2048 90 704 83200 96.646 28.244 195.449 832.958 1153.49 1153.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 0.000512 2048 230 1088 27000 2.89523 3.46614 76.4274 123.464 206.322 206.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1360 0.001024 1024 80 224 18600 0.694272 4.98278 26.2102 31.9292 31.9861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1810 0.000256 512 410 1120 68000 2.7743 1.70477 59.2344 52.2629 116.105 116.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1570 6.4e-05 2048 80 3456 303200 23.1725 28.4851 1764.18 837.359 2653.29 2653.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1160 0.000128 1024 190 1312 136000 11.0731 6.84029 188.992 221.628 428.662 428.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 0.000128 2048 480 1856 112000 24.2809 14.5326 423.853 416.891 879.694 879.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 580 0.000256 2048 220 3232 28800 14.4998 6.95706 196.743 206.645 424.972 425.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1130 0.000256 2048 120 2752 71600 7.10246 312.509 209.463 529.12 529.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 330 0.000128 4096 72 2624 64000 57.26 28.3587 697.749 833.609 1621.46 1621.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 340 6.4e-05 2048 90 704 76800 96.8517 27.9634 126.035 826.138 1077.17 1077.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 0.000512 2048 230 1088 26800 2.89402 3.46726 52.575 123.535 182.543 182.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1360 0.001024 1024 80 224 18400 0.688032 3.45661 26.0727 30.2575 30.3159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1810 0.000256 512 410 1120 67200 2.75126 1.6889 40.9343 51.7814 97.2815 97.3911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1570 6.4e-05 2048 80 3456 303000 23.2292 28.3812 1470.18 837.924 2359.8 2359.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1160 0.000128 1024 190 1312 134400 10.9871 6.81984 156.805 219.908 394.647 394.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 0.000128 2048 480 1856 110400 24.1625 14.3176 350 412.935 801.545 801.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 580 0.000256 2048 220 3232 28800 14.5493 6.96819 165.965 206.952 394.567 394.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1130 0.000256 2048 120 2752 71400 7.09859 260.797 209.234 477.172 477.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 330 0.000128 4096 72 2624 62400 57.1281 28.3046 564.573 826.354 1476.5 1476.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 340 6.4e-05 2048 90 704 76800 96.8944 28.0017 107.216 824.975 1057.27 1057.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 0.000512 2048 230 1088 26400 2.87706 3.44179 43.6898 121.866 171.946 172.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1360 0.001024 1024 80 224 18300 0.689792 3.04365 26.0744 29.8491 29.9057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1810 0.000256 512 410 1120 67200 2.76301 1.6937 34.323 51.8576 90.7652 90.8726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1570 6.4e-05 2048 80 3456 303520 23.1283 28.4856 2481.61 837.868 3371.18 3371.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1160 0.000128 1024 190 1312 136192 11.1359 6.83581 266.805 223.359 508.262 508.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 0.000128 2048 480 1856 113792 24.1722 14.3871 606.585 419.068 1064.34 1064.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 580 0.000256 2048 220 3232 30464 14.5477 7.0944 293.308 209.508 524.585 524.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1130 0.000256 2048 120 2752 71680 7.04323 442.143 209.444 658.674 658.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 330 0.000128 4096 72 2624 65408 57.0738 28.3629 995.299 837.079 1917.95 1918.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 340 6.4e-05 2048 90 704 82432 96.9331 28.3235 190.134 837.96 1153.53 1153.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 0.000512 2048 230 1088 27104 2.87693 3.4561 75.2974 123.7 205.402 205.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1360 0.001024 1024 80 224 18592 0.694272 4.86605 26.2155 31.8172 31.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1810 0.000256 512 410 1120 68992 2.7569 1.7063 58.6798 52.4954 115.77 115.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1570 6.4e-05 2048 80 3456 303296 23.0769 28.4044 1722.25 837.916 2611.73 2611.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1160 0.000128 1024 190 1312 136192 11.1086 6.83206 184.297 222.671 425.039 425.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 0.000128 2048 480 1856 112896 24.2086 14.3342 417.69 418.741 875.108 875.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 580 0.000256 2048 220 3232 28672 14.5039 6.96358 190.722 207.354 419.676 419.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1130 0.000256 2048 120 2752 71456 7.09018 304.892 209.091 521.114 521.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 330 0.000128 4096 72 2624 64512 57.1164 28.3388 684.973 838.3 1608.86 1608.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 340 6.4e-05 2048 90 704 78848 96.3707 28.0968 128.601 827.179 1080.44 1080.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 0.000512 2048 230 1088 26880 2.87126 3.43882 52.3068 122.568 181.256 181.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1360 0.001024 1024 80 224 18368 0.689952 3.39987 26.0562 30.1884 30.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1810 0.000256 512 410 1120 68096 2.73184 1.69203 40.5497 51.96 97.0598 97.1653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1570 6.4e-05 2048 80 3456 303072 23.1074 28.3258 1425.14 837.331 2313.99 2314.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1160 0.000128 1024 190 1312 134400 11.2592 6.85171 152.512 222.522 393.277 393.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 0.000128 2048 480 1856 112896 24.2658 14.4223 348.113 419.193 806.127 806.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 580 0.000256 2048 220 3232 26880 14.2862 6.82221 150.077 202.923 374.244 374.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1130 0.000256 2048 120 2752 71232 7.03078 252.709 209.183 468.97 469.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 330 0.000128 4096 72 2624 64512 57.2369 28.3844 565.979 838.238 1489.97 1490.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 340 6.4e-05 2048 90 704 75264 98.892 28.4141 101.56 837.595 1066.65 1066.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 0.000512 2048 230 1088 26208 2.8616 3.41811 42.8131 123.151 172.317 172.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1360 0.001024 1024 80 224 18144 0.687104 2.8232 25.9156 29.4675 29.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1810 0.000256 512 410 1120 64512 2.73194 1.65978 31.9001 50.8514 87.2749 87.3861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1570 6.4e-05 2048 80 3456 303600 23.195 28.3821 2434.96 837.903 3324.52 3324.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1160 0.000128 1024 190 1312 136320 11.0772 6.83952 259.226 222.898 500.167 500.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 0.000128 2048 480 1856 113280 24.1398 14.4287 592.515 417.588 1048.8 1048.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 580 0.000256 2048 220 3232 29760 14.5999 7.02906 279.94 209.045 510.743 510.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1130 0.000256 2048 120 2752 71640 7.03994 431.903 209.382 648.369 648.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 330 0.000128 4096 72 2624 65280 57.1281 28.3748 977.547 836.753 1899.94 1900.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 340 6.4e-05 2048 90 704 80640 97.37 28.3013 182.68 834.728 1143.27 1143.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 0.000512 2048 230 1088 27120 2.89782 3.47354 73.3564 124.933 204.73 204.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1360 0.001024 1024 80 224 18600 0.69616 4.59578 26.239 31.5722 31.6293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1810 0.000256 512 410 1120 68160 2.77366 1.708 56.3171 52.3858 113.315 113.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1570 6.4e-05 2048 80 3456 303360 23.1055 28.3538 1736.63 838.243 2626.41 2626.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1160 0.000128 1024 190 1312 136320 11.0674 6.83827 187.652 223.135 428.822 428.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 0.000128 2048 480 1856 113280 24.1684 14.3576 422.134 418.364 879.153 879.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 580 0.000256 2048 220 3232 28800 14.4604 6.94966 194.375 206.95 422.864 422.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1130 0.000256 2048 120 2752 71520 7.04512 307.419 209.549 524.055 524.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 330 0.000128 4096 72 2624 65280 56.9998 28.3597 692.733 836.309 1614.53 1614.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 340 6.4e-05 2048 90 704 76800 96.6451 28.0098 124.787 825.545 1075.18 1075.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 0.000512 2048 230 1088 26400 2.86358 3.41606 51.474 122.671 180.496 180.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1360 0.001024 1024 80 224 18480 0.692416 3.29101 26.2592 30.2841 30.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1810 0.000256 512 410 1120 67200 2.7447 1.68634 40.0935 51.856 96.5102 96.6201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1570 6.4e-05 2048 80 3456 303120 23.179 28.433 1431.96 837.937 2321.6 2321.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1160 0.000128 1024 190 1312 135360 11.1716 6.84666 153.593 222.452 394.19 394.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 0.000128 2048 480 1856 112320 24.3491 14.3773 346.345 418.562 803.766 803.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 580 0.000256 2048 220 3232 28800 14.7533 7.13037 160.533 209.85 392.397 392.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1130 0.000256 2048 120 2752 71280 7.02464 253.142 209.231 469.442 469.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 330 0.000128 4096 72 2624 63360 57.5384 28.4019 557.253 836.971 1480.29 1480.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 340 6.4e-05 2048 90 704 80640 97.3523 28.3695 108.701 836.126 1070.73 1070.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 0.000512 2048 230 1088 25920 2.85901 3.40806 41.9167 122.218 170.471 170.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1360 0.001024 1024 80 224 18360 0.692224 3.03322 26.2558 30.0247 30.0819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1810 0.000256 512 410 1120 66240 2.8273 1.71037 32.8673 52.5882 90.1204 90.2265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1570 6.4e-05 2048 80 3456 303616 23.1055 28.3401 2444.32 838.703 3334.56 3334.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1160 0.000128 1024 190 1312 136192 11.0712 6.83187 262.823 223.219 504.073 504.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 0.000128 2048 480 1856 113664 24.1165 14.3343 597.991 418.238 1054.81 1054.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 580 0.000256 2048 220 3232 29696 14.5822 7.05722 281.434 209.372 512.577 512.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1130 0.000256 2048 120 2752 71680 7.04429 434.482 209.652 651.22 651.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 330 0.000128 4096 72 2624 65536 56.9244 28.3216 978.836 836.322 1900.54 1900.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 340 6.4e-05 2048 90 704 81920 96.752 28.2598 186.144 836.766 1148.11 1148.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 0.000512 2048 230 1088 27136 2.88784 3.48259 74.1928 124.129 204.764 204.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1360 0.001024 1024 80 224 18560 0.694464 4.61782 26.2083 31.5631 31.6192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1810 0.000256 512 410 1120 68608 2.75661 1.70573 57.1936 52.4636 114.246 114.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1570 6.4e-05 2048 80 3456 303104 23.1199 28.3021 1650.66 837.686 2539.85 2539.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1160 0.000128 1024 190 1312 135168 11.1646 6.82979 177.651 223.257 419.027 419.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 0.000128 2048 480 1856 112640 24.2434 14.3479 399.168 418.702 856.591 856.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 580 0.000256 2048 220 3232 28672 14.706 7.02758 183.043 209.718 414.626 414.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1130 0.000256 2048 120 2752 71424 7.03069 291.55 209.309 507.932 507.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 330 0.000128 4096 72 2624 65536 56.9996 28.3259 660.805 836.992 1583.25 1583.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 340 6.4e-05 2048 90 704 81920 96.7328 28.3165 126.377 836.425 1088.03 1088.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 0.000512 2048 230 1088 26624 2.86106 3.42723 48.7419 122.555 177.658 177.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1360 0.001024 1024 80 224 18432 0.692768 3.31526 26.2091 30.2609 30.3188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1810 0.000256 512 410 1120 67584 2.7879 1.70784 38.3608 52.5505 95.5378 95.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1570 6.4e-05 2048 80 3456 302592 23.0973 28.3034 1505.77 837.517 2394.77 2394.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1160 0.000128 1024 190 1312 132096 11.0718 6.8016 157.346 220.549 395.898 396.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 0.000128 2048 480 1856 110592 24.0374 14.2752 360.485 413.093 812.021 812.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 580 0.000256 2048 220 3232 27648 14.5917 6.95706 162.389 207.138 391.205 391.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1130 0.000256 2048 120 2752 71424 7.17731 267.905 209.478 484.605 484.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 330 0.000128 4096 72 2624 61440 56.9597 28.2102 574.891 826.534 1486.73 1486.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 340 6.4e-05 2048 90 704 73728 97.4162 27.9183 106.386 825.01 1056.92 1057.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 0.000512 2048 230 1088 26112 2.86992 3.44547 44.9107 123.53 174.829 174.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1360 0.001024 1024 80 224 18048 0.68592 2.79347 25.8478 29.3695 29.4272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1810 0.000256 512 410 1120 67584 2.74701 1.6896 35.12 51.9076 91.5943 91.7036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1570 6.4e-05 2048 80 3480 303744 23.1027 28.3668 1906.67 838.719 2796.94 2797.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1160 0.000128 1024 190 1320 136192 11.1353 6.83037 204.984 224.912 447.991 448.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1280 0.000128 2048 480 1880 113920 24.1382 14.336 465.455 419.432 923.488 923.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 580 0.000256 2048 220 3240 30720 14.5349 7.0919 224.425 209.783 455.966 456.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1130 0.000256 2048 120 2760 71808 7.10515 337.283 209.773 554.206 554.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 330 0.000128 4096 72 2640 66560 56.8943 28.3319 864.682 838.562 1788.6 1788.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 340 6.4e-05 2048 90 680 90112 95.6261 28.2973 267.893 838.58 1230.59 1230.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 830 0.000512 2048 230 1120 26688 2.90042 3.47578 97.2536 125.277 228.979 229.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1360 0.001024 1024 80 240 18688 0.696416 3.83386 26.3352 30.9083 30.9693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1810 0.000256 512 410 1120 69376 2.75088 1.71008 43.8085 52.5684 100.967 101.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1570 6.4e-05 2048 80 3480 303616 23.1254 28.3402 1229.09 838.563 2119.2 2119.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1160 0.000128 1024 190 1320 136192 11.1572 6.82906 131.704 225.059 374.878 374.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1280 0.000128 2048 480 1880 113664 24.1983 14.3344 298.873 419.441 756.981 757.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 580 0.000256 2048 220 3240 30208 14.5252 7.01235 141.894 209.204 372.765 372.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1130 0.000256 2048 120 2760 71744 7.05542 215.81 209.714 432.625 432.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 330 0.000128 4096 72 2640 66560 57.0521 28.3546 707.238 838.714 1631.49 1631.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 340 6.4e-05 2048 90 680 88064 96.0235 28.3279 275.042 835.937 1235.52 1235.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 830 0.000512 2048 230 1120 26624 2.89523 3.46931 94.9852 124.873 226.296 226.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1360 0.001024 1024 80 240 18624 0.699872 2.5585 26.2881 29.5889 29.6364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1810 0.000256 512 410 1120 69120 2.74342 1.69904 28.3069 52.422 85.2981 85.4079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1570 6.4e-05 2048 80 3480 303680 23.2151 28.4428 2176.7 838.617 3067.07 3067.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1160 0.000128 1024 190 1320 136320 11.1754 6.84794 233.726 224.607 476.489 476.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1280 0.000128 2048 480 1880 113920 24.2595 28.8112 528.693 419.334 1001.23 1001.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 580 0.000256 2048 220 3240 30720 14.6065 7.08608 256.755 209.806 488.385 488.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1130 0.000256 2048 120 2760 71800 7.06262 384.266 209.779 601.151 601.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 330 0.000128 4096 72 2640 66560 57.0813 28.3969 881.82 851.392 1818.83 1818.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 340 6.4e-05 2048 90 680 89600 95.9074 28.3663 294.498 838.56 1257.52 1257.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 830 0.000512 2048 230 1120 26640 2.8952 3.4745 66.4893 123.83 196.759 196.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1360 0.001024 1024 80 240 18680 0.69632 4.37424 26.3276 31.4406 31.4999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1810 0.000256 512 410 1120 69120 2.77296 1.71158 50.0405 52.5743 107.227 107.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1570 6.4e-05 2048 80 3480 303520 23.1404 28.4302 1378.37 838.008 2268.03 2268.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1160 0.000128 1024 190 1320 136320 11.1389 6.83693 148.773 223.332 390.216 390.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1280 0.000128 2048 480 1880 113920 24.1698 14.3528 337.326 419.195 795.177 795.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 580 0.000256 2048 220 3240 30080 14.4525 6.98778 158.62 208.075 388.269 388.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1130 0.000256 2048 120 2760 71760 7.07949 242.848 209.654 459.629 459.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 330 0.000128 4096 72 2640 66560 56.9152 28.3837 557.65 839.012 1482.1 1482.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 340 6.4e-05 2048 90 680 89600 95.8123 28.3174 294.467 838.205 1256.99 1257.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 830 0.000512 2048 230 1120 26560 2.88768 3.46749 42.3927 125.739 174.562 174.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1360 0.001024 1024 80 240 18640 0.698368 2.87286 26.3161 29.9323 29.9889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1810 0.000256 512 410 1120 68480 2.74346 1.6961 32.1628 52.1397 88.8704 88.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1570 6.4e-05 2048 80 3480 303360 23.1743 28.3812 1124.66 838.01 2014.32 2014.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1160 0.000128 1024 190 1320 135360 11.1474 6.8351 121.558 223.672 363.348 363.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1280 0.000128 2048 480 1880 113280 24.1439 14.3574 274.443 417.58 730.66 730.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 580 0.000256 2048 220 3240 29760 14.5843 7.024 129.001 209.047 359.785 359.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1130 0.000256 2048 120 2760 71640 7.04646 198.132 209.433 414.656 414.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 330 0.000128 4096 72 2640 65280 57.1713 28.3791 604.053 835.272 1525.02 1525.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 340 6.4e-05 2048 90 680 88320 96.0515 28.3177 288.08 855.354 1268 1268.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 830 0.000512 2048 230 1120 26400 2.90256 3.4671 107.691 123.595 237.729 237.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1360 0.001024 1024 80 240 18600 0.694272 2.37482 26.3144 29.4271 29.4932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1810 0.000256 512 410 1120 68160 2.77402 1.70506 26.3987 52.3809 83.384 83.4949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1570 6.4e-05 2048 80 3480 303648 23.1381 28.3758 2000.66 837.993 2890.26 2890.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1160 0.000128 1024 190 1320 135936 11.1371 6.84038 214.419 224.197 456.72 456.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1280 0.000128 2048 480 1880 113664 24.1804 14.4282 487.329 418.494 944.559 944.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 580 0.000256 2048 220 3240 30336 14.5482 7.17686 232.495 209.334 463.682 463.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1130 0.000256 2048 120 2760 71760 7.05126 352.888 209.537 569.519 569.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 330 0.000128 4096 72 2640 66432 56.9624 28.3541 805.549 836.683 1727.68 1727.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 340 6.4e-05 2048 90 680 89088 95.8013 28.3064 246.018 836.58 1206.89 1207.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 0.000512 2048 230 1120 26688 2.88848 3.4775 60.4477 123.615 190.503 190.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1360 0.001024 1024 80 240 18672 0.694048 4.04275 26.3084 31.0869 31.1422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1810 0.000256 512 410 1120 69120 2.75971 1.70726 45.8581 52.4538 102.902 103.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1570 6.4e-05 2048 80 3480 303552 23.0892 28.306 1308.58 838.914 2198.97 2199.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1160 0.000128 1024 190 1320 135936 11.1127 6.83213 140.495 223.564 382.135 382.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1280 0.000128 2048 480 1880 113664 24.1244 14.3611 319.809 418.898 777.324 777.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 580 0.000256 2048 220 3240 29952 14.4843 6.98714 150.264 208.629 380.495 380.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1130 0.000256 2048 120 2760 71712 7.05312 230.646 209.741 447.481 447.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 330 0.000128 4096 72 2640 66048 56.8526 28.3178 525.106 837.627 1448.04 1448.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 340 6.4e-05 2048 90 680 86016 95.7648 28.1358 236.257 846.813 1207.16 1207.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 830 0.000512 2048 230 1120 26496 2.87699 3.45702 39.8227 123.041 169.266 169.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1360 0.001024 1024 80 240 18624 0.694272 2.77261 26.3348 29.8418 29.8998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1810 0.000256 512 410 1120 68352 2.74496 1.69763 29.901 52.2752 86.7466 86.8538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1570 6.4e-05 2048 80 3480 303264 23.1117 28.4753 1070.95 837.779 1960.4 1960.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1160 0.000128 1024 190 1320 134784 11.1515 6.83418 114.659 222.629 355.406 355.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1280 0.000128 2048 480 1880 112896 24.1575 14.3667 260.032 417.612 716.298 716.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 580 0.000256 2048 220 3240 28800 14.5075 6.96115 118.214 207.547 347.357 347.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1130 0.000256 2048 120 2760 71568 7.04464 188.103 209.283 404.477 404.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 330 0.000128 4096 72 2640 65664 56.8342 28.3512 426.562 835.054 1346.93 1347.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 340 6.4e-05 2048 90 680 82944 95.9739 28.0521 231.281 828.525 1184.03 1184.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 830 0.000512 2048 230 1120 26496 2.88973 3.47341 32.6266 123.172 162.232 162.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1360 0.001024 1024 80 240 18576 0.694272 2.28448 26.3092 29.3306 29.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1810 0.000256 512 410 1120 67968 2.73843 1.69344 24.8868 52.0083 81.456 81.5668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1570 6.4e-05 2048 80 3480 303632 23.1956 28.3914 2875.23 837.968 3764.88 3764.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1160 0.000128 1024 190 1320 135744 11.1697 6.84237 310.7 223.825 552.669 552.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 0.000128 2048 480 1880 113792 24.2466 14.3684 701.482 418.385 1158.62 1158.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 580 0.000256 2048 220 3240 30464 14.5921 7.13114 333.246 209.356 564.456 564.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1130 0.000256 2048 120 2760 71736 7.08061 504.757 209.494 721.377 721.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 330 0.000128 4096 72 2640 66304 57.158 28.3789 1149.61 836.607 2071.89 2072.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 340 6.4e-05 2048 90 680 89600 95.8828 28.34 364.704 836.487 1325.61 1325.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 0.000512 2048 230 1120 26656 2.9008 3.47482 87.3958 123.103 216.943 217.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1360 0.001024 1024 80 240 18648 0.693984 5.8824 26.284 32.9043 32.9589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1810 0.000256 512 410 1120 68992 2.76573 1.70803 65.8004 52.4604 122.858 122.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1570 6.4e-05 2048 80 3480 303520 23.105 28.4749 1798.23 838.135 2688.04 2688.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1160 0.000128 1024 190 1320 135296 11.1819 6.90166 192.949 223.109 434.269 434.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 0.000128 2048 480 1880 113792 24.1546 14.4504 439.519 418.599 896.852 896.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 580 0.000256 2048 220 3240 30464 14.5462 7.05126 209.237 209.529 440.492 440.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1130 0.000256 2048 120 2760 71680 7.1721 316.365 209.518 533.101 533.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 330 0.000128 4096 72 2640 66304 56.9358 28.3641 723.242 837.015 1645.69 1645.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 340 6.4e-05 2048 90 680 89600 95.6634 28.328 334.664 836.733 1295.58 1295.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 0.000512 2048 230 1120 26432 2.87744 3.45702 54.9807 123.716 185.101 185.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1360 0.001024 1024 80 240 18592 0.694752 3.69674 26.286 30.7212 30.7775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1810 0.000256 512 410 1120 68992 2.75987 1.70598 42.3488 52.5122 99.4532 99.5615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1570 6.4e-05 2048 80 3480 303408 23.193 28.3737 1467.95 837.518 2357.12 2357.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1160 0.000128 1024 190 1320 135744 11.1988 6.84691 158.887 222.784 399.853 399.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 0.000128 2048 480 1880 112896 24.3363 14.4138 357.621 418.581 815.085 815.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 580 0.000256 2048 220 3240 29568 14.6824 7.08259 167.241 209.616 398.757 398.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1130 0.000256 2048 120 2760 71568 7.05674 258.769 209.292 475.161 475.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 330 0.000128 4096 72 2640 65856 57.1947 28.3894 588.769 837.012 1511.5 1511.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 340 6.4e-05 2048 90 680 86016 96.4758 28.375 319.949 836.581 1281.57 1281.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 830 0.000512 2048 230 1120 26208 2.87917 3.45533 45.0617 122.569 174.037 174.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1360 0.001024 1024 80 240 18480 0.692 3.01053 26.1989 29.9439 29.9991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1810 0.000256 512 410 1120 68544 2.78307 1.70986 34.4337 52.5216 91.5797 91.6972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1570 6.4e-05 2048 80 3480 303616 23.1159 28.3555 2653.93 838.675 3544.16 3544.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1160 0.000128 1024 190 1320 136192 11.1472 6.82598 288.834 224.315 531.248 531.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 0.000128 2048 480 1880 113664 24.1763 14.3956 649.392 419.39 1107.49 1107.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 580 0.000256 2048 220 3240 30208 14.5201 7.01885 307.178 209.169 538.012 538.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1130 0.000256 2048 120 2760 71744 7.09379 468.521 209.688 685.345 685.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 330 0.000128 4096 72 2640 66560 56.8381 28.3425 1073.24 838.627 1997.17 1997.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 340 6.4e-05 2048 90 680 88064 95.6316 28.2841 210.701 835.717 1170.51 1170.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 0.000512 2048 230 1120 26624 2.8856 3.46646 81.3255 125.014 212.763 212.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1360 0.001024 1024 80 240 18624 0.697312 5.42723 26.2861 32.4533 32.5107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1810 0.000256 512 410 1120 69120 2.74138 1.70304 61.867 52.4189 118.857 118.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1570 6.4e-05 2048 80 3480 303616 23.0953 28.3628 1658.5 838.721 2548.76 2548.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1160 0.000128 1024 190 1320 135168 11.1476 6.82819 179.483 222.939 420.527 420.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 0.000128 2048 480 1880 112640 24.1871 14.3912 407.135 418.24 864.084 864.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 580 0.000256 2048 220 3240 29696 14.5607 7.02147 189.625 209.372 420.711 420.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1130 0.000256 2048 120 2760 71680 7.04992 295.064 209.708 511.868 511.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 330 0.000128 4096 72 2640 65536 56.9057 28.3197 674.834 836.313 1596.5 1596.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 340 6.4e-05 2048 90 680 86016 95.8461 28.3284 297.935 837.152 1259.46 1259.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 0.000512 2048 230 1120 26624 2.89056 3.4857 52.2389 124.34 183.03 183.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1360 0.001024 1024 80 240 18560 0.694016 3.44064 26.2876 30.4652 30.5195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1810 0.000256 512 410 1120 68608 2.75872 1.70598 38.7648 52.4658 95.8231 95.9345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1570 6.4e-05 2048 80 3480 303360 23.1199 28.3785 1354.26 837.638 2243.49 2243.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1160 0.000128 1024 190 1320 135168 11.1094 6.83245 147.113 221.88 387.066 387.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 0.000128 2048 480 1880 112128 24.1425 14.3625 331.695 416.584 786.916 787.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 580 0.000256 2048 220 3240 29184 14.4249 6.92634 153.345 206.578 381.406 381.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1130 0.000256 2048 120 2760 71616 7.06176 241.956 209.48 458.544 458.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 330 0.000128 4096 72 2640 64512 56.9894 28.2911 542.064 833 1460.48 1460.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 340 6.4e-05 2048 90 680 79872 95.9774 27.8686 271.016 824.27 1219.32 1219.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 0.000512 2048 230 1120 26496 2.88358 3.47104 42.4436 123.984 172.856 172.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1360 0.001024 1024 80 240 18432 0.692224 2.8969 26.1748 29.8055 29.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1810 0.000256 512 410 1120 67584 2.7415 1.68787 30.9346 51.7636 87.2642 87.3841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1570 6.4e-05 2048 80 3480 303552 23.1958 28.5241 2736.7 838.052 3626.57 3626.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1160 0.000128 1024 190 1320 135936 11.1845 6.84442 295.206 225.173 538.54 538.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 0.000128 2048 480 1880 114048 24.2089 14.3667 670.501 419.01 1128.22 1128.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 580 0.000256 2048 220 3240 29952 14.5689 7.0185 313.206 208.919 543.839 543.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1130 0.000256 2048 120 2760 71712 7.05373 482.097 210.066 699.262 699.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 330 0.000128 4096 72 2640 66240 57.051 28.385 1095.77 837.864 2019.2 2019.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 340 6.4e-05 2048 90 680 87552 95.8951 28.3095 214.505 834.605 1173.52 1173.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 0.000512 2048 230 1120 26496 2.88998 3.46522 82.7427 123.756 212.927 213.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1360 0.001024 1024 80 240 18648 0.695808 5.51117 26.3107 32.5597 32.6146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1810 0.000256 512 410 1120 68544 2.75942 1.70218 63.5253 52.355 120.469 120.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1570 6.4e-05 2048 80 3480 303264 23.1059 28.3464 1771.77 838.5 2661.81 2661.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1160 0.000128 1024 190 1320 134784 11.1462 6.8351 189.46 222.821 430.39 430.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 0.000128 2048 480 1880 112896 24.1661 14.4202 430.252 417.99 886.958 887.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 580 0.000256 2048 220 3240 28800 14.5083 6.9576 196.287 207.721 425.598 425.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1130 0.000256 2048 120 2760 71568 7.06371 311.993 209.474 528.573 528.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 330 0.000128 4096 72 2640 65664 56.8924 28.3525 706.967 835.8 1628.14 1628.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 340 6.4e-05 2048 90 680 82944 95.7509 27.9788 132.409 830.329 1086.65 1086.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 0.000512 2048 230 1120 26496 2.88973 3.47792 53.8269 123.527 183.794 183.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1360 0.001024 1024 80 240 18576 0.694368 3.74186 26.3382 30.8166 30.8734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1810 0.000256 512 410 1120 67968 2.74598 1.69165 40.9262 52.0518 97.5412 97.6506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1570 6.4e-05 2048 80 3480 302832 23.1872 28.3442 1563.27 837.836 2452.72 2452.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1160 0.000128 1024 190 1320 134784 11.2094 6.84442 167.227 223.575 408.983 409.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 0.000128 2048 480 1880 112320 24.3287 14.3906 378.764 418.136 835.748 835.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 580 0.000256 2048 220 3240 29376 14.673 7.1417 176.944 209.439 408.326 408.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1130 0.000256 2048 120 2760 71496 7.04672 275.775 209.448 492.315 492.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 330 0.000128 4096 72 2640 65664 57.0744 28.3825 626.587 836.105 1548.28 1548.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 340 6.4e-05 2048 90 680 82944 96.8432 28.3514 264.877 835.548 1225.81 1225.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 0.000512 2048 230 1120 25920 2.86838 3.42589 47.4199 124.113 177.901 177.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1360 0.001024 1024 80 240 18360 0.688768 3.29728 26.1356 30.1632 30.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1810 0.000256 512 410 1120 67392 2.8033 1.70832 35.8718 52.4826 92.992 93.1007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1570 6.4e-05 2048 80 3480 302976 23.0788 28.3335 1393.06 846.334 2290.89 2290.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1160 0.000128 1024 190 1320 133632 11.0682 6.83661 148.768 223.494 390.294 390.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 0.000128 2048 480 1880 110592 24.1342 14.3363 332.992 418.962 790.555 790.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 580 0.000256 2048 220 3240 27648 14.3653 6.8936 149.706 206.834 377.924 378.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1130 0.000256 2048 120 2760 71424 7.04467 245.905 211.324 464.318 464.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 330 0.000128 4096 72 2640 64512 56.7642 28.2605 548.011 837.74 1470.91 1471.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 340 6.4e-05 2048 90 680 73728 96.2675 27.7579 234.966 824.533 1183.71 1183.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 0.000512 2048 230 1120 25920 2.8769 3.45856 42.5967 123.701 172.704 172.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1360 0.001024 1024 80 240 18432 0.692864 2.9681 26.5626 30.2675 30.3227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1810 0.000256 512 410 1120 66816 2.71066 1.67536 32.0078 51.8308 88.3492 88.4587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1570 6.4e-05 2048 80 3480 303520 23.126 28.4382 2557.42 838.783 3447.85 3447.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1160 0.000128 1024 190 1320 136320 11.1427 7.0185 275.645 224.37 518.304 518.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1280 0.000128 2048 480 1880 113920 24.1857 14.3544 626.303 419.493 1084.47 1084.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 580 0.000256 2048 220 3240 30080 14.4507 6.98845 295.533 208.226 525.328 525.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1130 0.000256 2048 120 2760 71760 7.06355 451.452 210.321 668.881 668.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 330 0.000128 4096 72 2640 66560 56.8864 28.3742 1033.03 838.832 1957.25 1957.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 340 6.4e-05 2048 90 680 89600 95.5655 28.3458 205.273 838.641 1168.01 1168.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 0.000512 2048 230 1120 26560 2.88304 3.46656 77.818 124.16 208.397 208.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1360 0.001024 1024 80 240 18640 0.697504 5.23005 26.3313 32.2993 32.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1810 0.000256 512 410 1120 68480 2.74307 1.69683 59.2294 52.1759 115.969 116.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1570 6.4e-05 2048 80 3480 303360 23.0605 28.4126 1734.35 838.802 2624.71 2624.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1160 0.000128 1024 190 1320 134400 11.0841 6.81968 184.887 222.016 424.936 425.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1280 0.000128 2048 480 1880 112640 24.0363 14.3524 419.771 416.27 874.556 874.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 580 0.000256 2048 220 3240 29440 14.3396 6.9839 196.462 206.713 424.628 424.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1130 0.000256 2048 120 2760 71680 7.05674 305.939 209.797 522.835 522.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 330 0.000128 4096 72 2640 65280 56.6758 28.2745 687.901 832.363 1605.35 1605.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 340 6.4e-05 2048 90 680 87040 95.8014 28.2835 135.185 840.471 1099.93 1100.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 0.000512 2048 230 1120 26240 2.86758 3.45498 52.205 124.445 183.043 183.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1360 0.001024 1024 80 240 18560 0.694176 3.66998 26.3289 30.736 30.7904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1810 0.000256 512 410 1120 67840 2.72208 1.68429 40.2658 51.8055 96.6034 96.7107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1570 6.4e-05 2048 80 3480 302880 23.11 28.3771 1463.61 838.143 2353.33 2353.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1160 0.000128 1024 190 1320 134400 11.1926 6.84256 156.9 222.594 397.665 397.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1280 0.000128 2048 480 1880 113280 24.1688 14.3621 358.691 418.199 815.551 815.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 580 0.000256 2048 220 3240 28800 14.4584 6.9473 164 206.926 392.464 392.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1130 0.000256 2048 120 2760 71520 7.05946 259.052 209.58 475.736 475.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 330 0.000128 4096 72 2640 65280 56.9694 28.3457 582.969 836.788 1505.21 1505.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 340 6.4e-05 2048 90 680 84480 95.2841 28.046 112.656 825.303 1061.48 1061.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 0.000512 2048 230 1120 25920 2.85757 3.41811 44.1531 122.141 172.642 172.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1360 0.001024 1024 80 240 18480 0.69632 3.02432 26.3383 30.1031 30.1629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1810 0.000256 512 410 1120 67200 2.74461 1.68829 33.883 51.8506 90.2921 90.4033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1570 6.4e-05 2048 80 3480 302720 23.124 28.5282 1432.69 836.964 2321.39 2321.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1160 0.000128 1024 190 1320 133120 10.9962 6.80141 150.87 220.377 389.174 389.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 0.000128 2048 480 1880 110080 24.0569 14.4117 345.134 412.976 796.71 796.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 580 0.000256 2048 220 3240 28160 14.5164 6.94166 158.686 207.009 387.285 387.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1130 0.000256 2048 120 2760 71360 7.04102 254.958 209.23 471.274 471.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 330 0.000128 4096 72 2640 64000 56.6654 28.2478 572.644 825.808 1483.5 1483.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 340 6.4e-05 2048 90 680 81920 95.6629 27.9116 244.867 825.154 1193.78 1193.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 0.000512 2048 230 1120 25600 2.86538 3.43645 42.8142 122.946 172.133 172.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1360 0.001024 1024 80 240 18240 0.688128 3.10755 26.1021 29.9407 30.0003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1810 0.000256 512 410 1120 66560 2.76771 1.6896 32.5972 51.8715 89.0553 89.1638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1570 6.4e-05 2048 80 3480 303552 23.0895 28.3604 2418.32 838.127 3307.98 3308.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1160 0.000128 1024 190 1320 135936 11.1204 6.83082 257.331 223.926 499.34 499.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1280 0.000128 2048 480 1880 113664 24.1413 14.336 590.748 418.504 1047.86 1047.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 580 0.000256 2048 220 3240 29952 14.4996 6.9905 277.527 208.434 507.584 507.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1130 0.000256 2048 120 2760 71712 7.07994 425.726 209.539 642.39 642.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 330 0.000128 4096 72 2640 66048 56.8764 28.3341 977.769 836.847 1899.96 1900.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 340 6.4e-05 2048 90 680 86016 95.6058 28.2396 186.132 832.493 1142.66 1142.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 0.000512 2048 230 1120 26496 2.86758 3.45338 73.4044 124.453 204.252 204.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1360 0.001024 1024 80 240 18624 0.694848 5.02374 26.3097 32.0707 32.1273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1810 0.000256 512 410 1120 68352 2.74589 1.7017 55.3697 52.2326 112.179 112.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1570 6.4e-05 2048 80 3480 303360 23.1166 28.3066 1712.65 838.43 2602.59 2602.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1160 0.000128 1024 190 1320 135168 11.0864 6.82598 184.653 224.479 427.173 427.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1280 0.000128 2048 480 1880 112128 24.133 14.3783 414.051 417.078 869.769 869.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 580 0.000256 2048 220 3240 29184 14.4157 6.98314 192.545 207.217 421.288 421.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1130 0.000256 2048 120 2760 71616 7.09437 301.562 209.68 518.379 518.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 330 0.000128 4096 72 2640 64512 57.0089 28.2869 674.353 833.805 1593.59 1593.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 340 6.4e-05 2048 90 680 79872 95.9882 27.9824 124.044 825.066 1073.27 1073.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 0.000512 2048 230 1120 26496 2.88816 3.46522 52.7835 124.073 183.282 183.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1360 0.001024 1024 80 240 18432 0.693888 3.60128 26.1939 30.5314 30.5882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1810 0.000256 512 410 1120 67584 2.73821 1.67971 39.3504 51.8145 95.7097 95.8138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1570 6.4e-05 2048 80 3480 302976 23.0723 28.3218 1412.02 838.813 2302.31 2302.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1160 0.000128 1024 190 1320 133632 11.0567 6.82112 150.294 220.452 388.757 388.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1280 0.000128 2048 480 1880 110592 24.126 14.3187 337.538 415.256 791.369 791.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 580 0.000256 2048 220 3240 27648 14.3739 6.93862 151.551 204.999 377.995 378.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1130 0.000256 2048 120 2760 71424 7.04496 249.201 209.454 465.745 465.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 330 0.000128 4096 72 2640 64512 56.7678 28.2684 555.03 830.325 1470.53 1470.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 340 6.4e-05 2048 90 680 73728 96.2894 27.7299 95.599 817.198 1037 1037.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 0.000512 2048 230 1120 25920 2.87558 3.45907 42.9694 121.592 170.972 171.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1360 0.001024 1024 80 240 18432 0.696928 2.97574 26.3355 30.0507 30.1102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1810 0.000256 512 410 1120 66816 2.71226 1.67494 32.3077 51.3703 88.1962 88.3036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1570 6.4e-05 2048 80 3480 302592 23.0912 28.4165 1325.94 837.962 2215.49 2215.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1160 0.000128 1024 190 1320 132096 11.0744 6.80598 139.534 219.56 377.103 377.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 0.000128 2048 480 1880 110592 24.0353 14.5795 317.574 413.385 769.705 769.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 580 0.000256 2048 220 3240 27648 14.5827 6.94294 142.522 207.299 371.477 371.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1130 0.000256 2048 120 2760 71424 7.11462 234.06 209.689 450.909 450.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 330 0.000128 4096 72 2640 61440 56.9265 28.2153 500.603 826.625 1412.5 1412.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 340 6.4e-05 2048 90 680 73728 97.4469 28.0525 89.2141 825.61 1040.51 1040.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 0.000512 2048 230 1120 26112 2.87744 3.4473 39.7637 122.143 168.305 168.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1360 0.001024 1024 80 240 18048 0.685888 2.97744 25.9378 29.6431 29.7005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1810 0.000256 512 410 1120 67584 2.74656 1.68765 30.8325 51.9435 87.3374 87.4463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1570 6.4e-05 2048 80 3480 303600 23.2212 28.4672 2506.58 838.963 3397.32 3397.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1160 0.000128 1024 190 1320 136000 11.1921 6.84845 270.221 224.242 512.631 512.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 0.000128 2048 480 1880 113600 24.3122 14.3878 611.118 419.162 1069.11 1069.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 580 0.000256 2048 220 3240 29600 14.5977 7.11075 284.897 208.726 515.459 515.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1130 0.000256 2048 120 2760 71700 7.05014 442.497 209.713 659.303 659.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 330 0.000128 4096 72 2640 66400 57.2271 28.4038 1008.01 838.261 1932.04 1932.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 340 6.4e-05 2048 90 680 86400 96.0229 28.2255 193.001 833.711 1151.14 1151.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 0.000512 2048 230 1120 26400 2.8912 3.46918 75.6511 123.082 205.164 205.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1360 0.001024 1024 80 240 18600 0.694912 5.16931 26.3048 32.2133 32.2703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1810 0.000256 512 410 1120 68800 2.75213 1.7041 58.2702 52.2995 115.158 115.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1570 6.4e-05 2048 80 3480 303200 23.1836 28.4116 1700.37 838.144 2590.19 2590.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1160 0.000128 1024 190 1320 134400 11.1887 6.83971 181.515 222.386 422.06 422.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 0.000128 2048 480 1880 112000 24.2701 14.4364 409.969 417.283 866.09 866.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 580 0.000256 2048 220 3240 28800 14.4961 6.9472 188.506 206.844 416.926 417.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1130 0.000256 2048 120 2760 71600 7.04989 299.87 209.714 516.68 516.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 330 0.000128 4096 72 2640 65600 57.4581 28.3629 678.857 834.393 1599.21 1599.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 340 6.4e-05 2048 90 680 83200 95.5921 27.9605 127.569 843.29 1094.6 1094.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 0.000512 2048 230 1120 26400 2.89283 3.46522 51.8941 122.572 180.893 180.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1360 0.001024 1024 80 240 18400 0.690176 3.65517 26.1694 30.5562 30.6114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1810 0.000256 512 410 1120 67200 2.75395 1.69117 38.7547 51.8326 95.159 95.2689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1570 6.4e-05 2048 80 3480 303000 23.2154 28.4365 1473.3 837.757 2362.8 2362.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1160 0.000128 1024 190 1320 132000 11.1124 6.82189 153.752 220.237 392.052 392.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 0.000128 2048 480 1880 110400 24.1425 14.2964 351.78 412.915 803.261 803.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 580 0.000256 2048 220 3240 28800 14.538 6.99597 163.824 206.944 392.432 392.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1130 0.000256 2048 120 2760 71400 7.0497 258.674 209.275 475.043 475.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 330 0.000128 4096 72 2640 62400 57.1095 28.2924 572.2 825.687 1483.42 1483.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 340 6.4e-05 2048 90 680 76800 96.8795 28.0166 103.911 824.898 1053.89 1054.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 0.000512 2048 230 1120 25800 2.87283 3.44122 44.4114 122.785 173.581 173.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1360 0.001024 1024 80 240 18300 0.690432 3.2223 26.1481 30.1033 30.1638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1810 0.000256 512 410 1120 67200 2.76406 1.69174 33.9583 51.8579 90.3966 90.5093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1570 6.4e-05 2048 80 3480 303200 23.1259 28.3465 1352.73 837.841 2242.13 2242.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1160 0.000128 1024 190 1320 131200 11.146 6.81293 141.966 219.359 379.417 379.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 0.000128 2048 480 1880 108800 24.2148 14.3677 317.873 413.11 769.704 769.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 580 0.000256 2048 220 3240 28800 14.4914 6.98054 151.49 207.17 380.267 380.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1130 0.000256 2048 120 2760 71200 7.03898 237.249 208.966 453.301 453.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 330 0.000128 4096 72 2640 64000 56.687 28.2542 531.028 826.06 1442.16 1442.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 340 6.4e-05 2048 90 680 76800 96.7218 27.9818 95.6171 825.012 1045.53 1045.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 0.000512 2048 230 1120 25600 2.87126 3.45117 40.7666 121.976 169.14 169.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1360 0.001024 1024 80 240 18000 0.68576 2.71942 26.2021 29.6515 29.7042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1810 0.000256 512 410 1120 67200 2.75328 1.6937 31.0646 51.9145 87.5556 87.6731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1570 6.4e-05 2048 80 3456 303808 23.0918 28.4719 2047.46 838.907 2938.02 2938.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1160 0.000128 1024 190 1296 136448 11.1116 6.83152 219.813 224.271 462.155 462.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1280 0.000128 2048 480 1872 112896 24.2323 14.3412 499.233 419.494 957.43 957.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 580 0.000256 2048 220 3264 30208 14.5588 7.05478 240.492 209.827 472.061 472.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1130 0.000256 2048 120 2736 71840 7.06586 361.701 209.76 578.57 578.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 330 0.000128 4096 72 2640 65280 57.0027 28.3423 940.138 838.747 1864.36 1864.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 340 6.4e-05 2048 90 720 77824 98.2123 28.2911 263.21 838.562 1228.46 1228.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 830 0.000512 2048 230 1104 27200 2.88784 3.4687 63.2796 124.549 194.258 194.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1360 0.001024 1024 80 240 18688 0.695232 4.15949 26.3371 31.234 31.2893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1810 0.000256 512 410 1104 69120 2.75027 1.7119 47.3866 52.5793 104.559 104.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1570 6.4e-05 2048 80 3456 303616 23.1301 28.3546 1310.32 838.648 2200.54 2200.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1160 0.000128 1024 190 1296 136192 11.1502 6.83827 140.402 223.14 381.662 381.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1280 0.000128 2048 480 1872 112640 24.2889 14.3585 319.769 420.23 778.781 778.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 580 0.000256 2048 220 3264 29696 14.5526 7.01552 152.247 209.226 383.167 383.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1130 0.000256 2048 120 2736 71808 7.09018 230.795 209.76 447.69 447.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 330 0.000128 4096 72 2640 65024 60.0082 28.3469 683.399 838.836 1610.73 1610.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 340 6.4e-05 2048 90 720 75776 109.275 28.2754 267.048 858.821 1263.61 1263.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 830 0.000512 2048 230 1104 27136 2.8935 3.47155 103.016 126.492 235.945 236.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1360 0.001024 1024 80 240 18624 0.696672 2.77043 26.2953 29.8049 29.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1810 0.000256 512 410 1104 68608 2.75763 1.70214 30.6657 52.4332 87.6885 87.7978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1570 6.4e-05 2048 80 3456 303744 23.0705 28.3236 1085.56 838.798 1975.84 1975.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1160 0.000128 1024 190 1296 135936 11.1204 6.83043 115.971 222.741 356.793 356.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1280 0.000128 2048 480 1872 112128 24.2751 14.4124 355.473 418.84 813.132 813.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 580 0.000256 2048 220 3264 29184 14.5349 6.984 123.888 208.599 354.142 354.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1130 0.000256 2048 120 2736 71712 7.05194 191.157 209.558 407.811 407.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 330 0.000128 4096 72 2640 64512 57.1338 28.3224 704.544 837.529 1627.66 1627.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 340 6.4e-05 2048 90 720 73728 98.4426 28.1614 261.011 833.336 1221.14 1221.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 830 0.000512 2048 230 1104 26880 2.88253 3.46317 100.753 124.254 231.426 231.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1360 0.001024 1024 80 240 18624 0.698368 2.34086 26.3291 29.4255 29.4713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1810 0.000256 512 410 1104 68352 2.75139 1.69606 25.2428 52.2716 82.0894 82.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1570 6.4e-05 2048 80 3456 303760 23.2253 28.3702 1981.03 838.699 2871.41 2871.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1160 0.000128 1024 190 1296 136640 11.1579 6.84384 212.019 224.277 454.429 454.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1280 0.000128 2048 480 1872 112960 24.3659 14.364 481.952 419.48 940.291 940.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 580 0.000256 2048 220 3264 30080 14.6227 7.05939 231.947 209.831 463.59 463.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1130 0.000256 2048 120 2736 71840 7.05395 349.513 209.762 566.374 566.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 330 0.000128 4096 72 2640 65280 57.271 28.3851 795.967 838.76 1720.52 1720.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 340 6.4e-05 2048 90 720 76800 98.8513 28.4746 236.616 838.633 1202.77 1202.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 830 0.000512 2048 230 1104 27200 2.89997 3.47715 60.1965 122.773 189.42 189.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1360 0.001024 1024 80 240 18680 0.694848 4.03875 26.3308 31.1074 31.1645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1810 0.000256 512 410 1104 69120 2.76768 1.71037 45.5725 52.5771 102.758 102.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1570 6.4e-05 2048 80 3456 303680 23.1279 28.4069 1295.9 837.77 2185.29 2185.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1160 0.000128 1024 190 1296 136320 11.1183 6.84733 138.843 223.689 380.629 380.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1280 0.000128 2048 480 1872 112640 24.3149 14.3852 314.773 419.189 772.792 772.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 580 0.000256 2048 220 3264 29440 14.5127 6.98032 149.479 208.008 379.11 379.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1130 0.000256 2048 120 2736 71760 7.11885 228.715 209.443 445.321 445.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 330 0.000128 4096 72 2640 65280 57.0797 28.3869 521.757 838.116 1445.48 1445.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 340 6.4e-05 2048 90 720 76800 98.672 28.3237 230.055 837.86 1195.1 1195.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 830 0.000512 2048 230 1104 27040 2.88448 3.47136 39.5641 124.783 170.777 170.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1360 0.001024 1024 80 240 18640 0.694368 2.75866 26.3039 29.7993 29.8565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1810 0.000256 512 410 1104 68480 2.74262 1.69779 29.7864 52.123 86.4806 86.5876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1570 6.4e-05 2048 80 3456 303600 23.2069 28.3751 1057.29 838.572 1947.53 1947.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1160 0.000128 1024 190 1296 135360 11.1441 6.84586 114.101 223.088 355.309 355.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1280 0.000128 2048 480 1872 112320 24.2602 14.3913 256.151 418.036 712.969 713.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 580 0.000256 2048 220 3264 29760 14.6069 7.0239 122.676 209.216 353.655 353.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1130 0.000256 2048 120 2736 71760 7.07379 185.639 209.891 402.649 402.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 330 0.000128 4096 72 2640 64320 57.3103 28.3751 558.062 835.67 1479.55 1479.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 340 6.4e-05 2048 90 720 72960 99.5514 28.3192 223.747 835.489 1187.3 1187.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 830 0.000512 2048 230 1104 27120 2.89373 3.47594 32.5794 124.774 163.795 163.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1360 0.001024 1024 80 240 18600 0.69248 2.27594 26.3295 29.3422 29.3971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1810 0.000256 512 410 1104 68160 2.77552 1.70822 24.7696 52.4211 81.8023 81.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1570 6.4e-05 2048 80 3456 303744 23.1137 28.3493 2762.16 837.938 3651.65 3651.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1160 0.000128 1024 190 1296 136320 11.1043 6.83946 299.385 223.39 540.846 540.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 0.000128 2048 480 1872 112512 24.2491 14.5365 672.915 418.346 1130.18 1130.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 580 0.000256 2048 220 3264 29952 14.5749 7.06979 321.664 209.326 552.767 552.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1130 0.000256 2048 120 2736 71808 7.07584 486.643 209.508 703.272 703.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 330 0.000128 4096 72 2640 64896 57.0772 28.3466 1098.2 836.54 2020.3 2020.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 340 6.4e-05 2048 90 720 76800 98.3122 28.4122 314.528 836.56 1278 1278.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 0.000512 2048 230 1104 27168 2.88582 3.47162 84.1354 124.113 214.678 214.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1360 0.001024 1024 80 240 18672 0.69632 5.71216 26.3082 32.7599 32.8151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1810 0.000256 512 410 1104 68736 2.7593 1.70598 63.0954 52.4535 120.141 120.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1570 6.4e-05 2048 80 3456 303744 23.0728 28.3081 1741.45 838.805 2631.72 2631.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1160 0.000128 1024 190 1296 135936 11.1166 6.83376 186.565 223.535 428.178 428.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 0.000128 2048 480 1872 112128 24.258 14.375 422.061 418.853 879.68 879.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 580 0.000256 2048 220 3264 29184 14.5413 7.05126 197.782 208.603 428.103 428.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1130 0.000256 2048 120 2736 71712 7.15347 306.344 210.037 523.579 523.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 330 0.000128 4096 72 2640 64512 57.0668 28.3238 689.925 837.509 1612.96 1613.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 340 6.4e-05 2048 90 720 73728 98.3687 28.1907 277.036 833.15 1238.52 1238.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 830 0.000512 2048 230 1104 26880 2.87011 3.45702 52.749 123.501 182.649 182.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1360 0.001024 1024 80 240 18624 0.69632 3.67821 26.326 30.7436 30.7988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1810 0.000256 512 410 1104 68352 2.74941 1.69706 40.6674 52.2705 97.5112 97.6218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1570 6.4e-05 2048 80 3456 303552 23.1035 28.3218 1408.57 837.531 2297.6 2297.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1160 0.000128 1024 190 1296 135936 11.0779 6.83472 151.795 222.83 392.669 392.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1280 0.000128 2048 480 1872 111744 24.2276 14.3566 341.301 417.497 797.513 797.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 580 0.000256 2048 220 3264 28800 14.5066 6.96726 158.232 207.483 387.318 387.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1130 0.000256 2048 120 2736 71712 7.0512 248.282 209.467 464.845 464.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 330 0.000128 4096 72 2640 64512 56.976 28.3402 558.975 834.838 1479.26 1479.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 340 6.4e-05 2048 90 720 73728 97.8634 28.0023 301.026 828.293 1255.37 1255.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 830 0.000512 2048 230 1104 27072 2.89107 3.47389 43.2802 123.403 173.12 173.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1360 0.001024 1024 80 240 18576 0.69648 2.99827 26.2984 30.037 30.0946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1810 0.000256 512 410 1104 67968 2.74659 1.69341 33.0488 51.9922 89.6076 89.7168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1570 6.4e-05 2048 80 3456 303360 23.1037 28.3566 1182.71 837.829 2072.08 2072.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1160 0.000128 1024 190 1296 135168 11.1045 6.82618 126.494 221.662 366.215 366.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1280 0.000128 2048 480 1872 110592 24.2848 14.3579 283.417 416.674 738.866 738.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 580 0.000256 2048 220 3264 27648 14.5406 6.93414 128.203 206.624 356.43 356.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1130 0.000256 2048 120 2736 71616 7.05981 207.954 209.383 424.441 424.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 330 0.000128 4096 72 2640 62976 57.1781 28.2972 458.425 833.201 1377.23 1377.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 340 6.4e-05 2048 90 720 67584 99.0316 28.0105 286.784 824.454 1238.46 1238.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 830 0.000512 2048 230 1104 26880 2.88512 3.46586 36.6498 105.949 149.022 149.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1360 0.001024 1024 80 240 18432 0.692224 2.68038 26.1773 29.5899 29.6495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1810 0.000256 512 410 1104 67584 2.74064 1.68346 27.8962 51.7786 84.2252 84.3325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1570 6.4e-05 2048 80 3456 303744 23.2038 28.3676 2552.83 837.951 3442.44 3442.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1160 0.000128 1024 190 1296 136192 11.1572 6.85142 276.413 223.305 517.857 517.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 0.000128 2048 480 1872 112448 24.3531 14.3843 620.148 419.429 1078.44 1078.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 580 0.000256 2048 220 3264 30016 14.6106 7.04154 297.834 209.356 528.974 529.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1130 0.000256 2048 120 2736 71792 7.0615 448.839 209.484 665.428 665.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 330 0.000128 4096 72 2640 64960 57.2771 28.3853 1013.6 836.602 1936 1936.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 340 6.4e-05 2048 90 720 77056 98.5863 28.4204 290.986 839.951 1258.13 1258.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 0.000512 2048 230 1104 27216 2.89853 3.4785 78.2623 124.152 208.865 208.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1360 0.001024 1024 80 240 18648 0.697888 5.30899 26.2842 32.3333 32.3899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1810 0.000256 512 410 1104 68992 2.76582 1.70947 59.1482 52.4557 116.207 116.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1570 6.4e-05 2048 80 3456 303520 23.1164 28.3407 1608.66 838.602 2498.81 2498.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1160 0.000128 1024 190 1296 136192 11.1227 6.83446 173.486 222.78 414.353 414.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 0.000128 2048 480 1872 112000 24.3036 14.4282 388.514 418.95 846.327 846.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 580 0.000256 2048 220 3264 29568 14.6223 7.04307 185.278 209.698 416.772 416.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1130 0.000256 2048 120 2736 71680 7.04918 282.175 209.54 498.809 498.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 330 0.000128 4096 72 2640 64512 57.1772 28.3526 638.585 837.71 1561.96 1562.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 340 6.4e-05 2048 90 720 75264 98.7913 28.3942 260.906 837.589 1225.87 1226.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 0.000512 2048 230 1104 26880 2.87773 3.45696 49.2071 123.247 178.858 178.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1360 0.001024 1024 80 240 18592 0.691072 3.45341 26.3078 30.4942 30.5487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1810 0.000256 512 410 1104 68992 2.76022 1.7089 38.5851 52.5488 95.7356 95.8427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1570 6.4e-05 2048 80 3456 303408 23.1883 28.3931 1322.74 837.647 2212.06 2212.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1160 0.000128 1024 190 1296 135744 11.1931 6.84237 142.162 223.627 383.958 384.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 0.000128 2048 480 1872 111552 24.4313 14.3714 319.541 418.675 777.146 777.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 580 0.000256 2048 220 3264 29568 14.6646 7.05126 152.749 209.65 384.242 384.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1130 0.000256 2048 120 2736 71568 7.08026 232.429 209.192 448.744 448.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 330 0.000128 4096 72 2640 64512 57.3491 28.3838 525.307 837.726 1448.9 1449.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 340 6.4e-05 2048 90 720 75264 100.848 28.4236 260.128 836.767 1226.36 1226.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 0.000512 2048 230 1104 26880 2.87642 3.45302 41.3467 123.751 171.5 171.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1360 0.001024 1024 80 240 18480 0.692224 2.95088 26.2085 29.8929 29.9516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1810 0.000256 512 410 1104 68544 2.78704 1.71213 31.4606 52.5367 88.6211 88.7334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1570 6.4e-05 2048 80 3456 303296 23.0584 28.3671 1191.48 838.803 2081.79 2081.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1160 0.000128 1024 190 1296 136192 11.1112 6.83238 128.947 222.9 369.915 370.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1280 0.000128 2048 480 1872 111104 24.3916 14.3472 287.416 419.181 745.464 745.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 580 0.000256 2048 220 3264 28672 14.5139 6.95296 133.14 207.567 362.298 362.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1130 0.000256 2048 120 2736 71456 7.0471 209.234 209.216 425.541 425.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 330 0.000128 4096 72 2640 64512 57.1018 28.33 475.256 838.197 1399.02 1399.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 340 6.4e-05 2048 90 720 71680 98.0269 27.9593 266.414 827.988 1220.58 1220.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 830 0.000512 2048 230 1104 26432 2.8672 3.4384 36.6121 105.003 147.992 148.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1360 0.001024 1024 80 240 18368 0.692352 2.75443 26.1568 29.646 29.7041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1810 0.000256 512 410 1104 68096 2.73901 1.68966 28.3791 52.0115 84.9469 85.0545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1570 6.4e-05 2048 80 3456 303616 23.0978 28.4469 2448.93 837.842 3338.41 3338.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1160 0.000128 1024 190 1296 136192 11.1362 6.83213 265.513 222.615 506.228 506.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 0.000128 2048 480 1872 112640 24.2915 14.3564 603.502 419.141 1061.43 1061.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 580 0.000256 2048 220 3264 29696 14.554 7.02518 283.175 209.035 513.923 514.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1130 0.000256 2048 120 2736 71808 7.06378 433.853 209.559 650.519 650.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 330 0.000128 4096 72 2640 65024 57.0813 28.3464 988.98 838.085 1912.63 1912.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 340 6.4e-05 2048 90 720 75776 98.364 28.3054 177.038 835.114 1139.02 1139.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 0.000512 2048 230 1104 27136 2.88179 3.46816 75.6371 123.876 205.936 206.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1360 0.001024 1024 80 240 18624 0.693088 5.10806 26.2622 32.107 32.1638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1810 0.000256 512 410 1104 68608 2.75891 1.70438 57.1304 52.3776 114.103 114.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1570 6.4e-05 2048 80 3456 303616 23.1052 28.3279 1574.89 837.897 2464.31 2464.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1160 0.000128 1024 190 1296 135168 11.1421 6.83216 170.842 221.991 410.94 411.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 0.000128 2048 480 1872 111616 24.2725 14.5493 386.255 417.84 843.052 843.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 580 0.000256 2048 220 3264 29696 14.5786 7.02874 183.271 209.179 414.192 414.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1130 0.000256 2048 120 2736 71680 7.06397 278.52 209.355 494.983 495.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 330 0.000128 4096 72 2640 64512 57.02 28.3259 637.748 835.514 1558.75 1558.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 340 6.4e-05 2048 90 720 73728 98.9564 28.2899 238.022 835.23 1200.69 1200.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 0.000512 2048 230 1104 27136 2.89178 3.4823 49.5961 125.108 181.152 181.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1360 0.001024 1024 80 240 18560 0.698336 3.31878 26.2616 30.3235 30.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1810 0.000256 512 410 1104 68608 2.75952 1.70426 37.0804 52.4195 94.0915 94.2039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1570 6.4e-05 2048 80 3456 303360 23.117 28.3404 1303.36 838.636 2193.53 2193.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1160 0.000128 1024 190 1296 135168 11.1036 6.83866 141.71 221.626 381.415 381.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 0.000128 2048 480 1872 110592 24.2994 14.3524 320.386 417.076 776.249 776.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 580 0.000256 2048 220 3264 27648 14.5498 6.93229 142.368 206.82 370.801 370.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1130 0.000256 2048 120 2736 71616 7.04854 232.556 209.584 449.235 449.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 330 0.000128 4096 72 2640 62976 57.1962 28.3013 523.879 834.012 1443.52 1443.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 340 6.4e-05 2048 90 720 67584 99.1031 27.9407 213.275 825.268 1165.78 1165.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 0.000512 2048 230 1104 26880 2.8889 3.47114 41.7403 123.087 171.26 171.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1360 0.001024 1024 80 240 18432 0.693696 2.97584 26.1996 29.9124 29.9703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1810 0.000256 512 410 1104 67584 2.74272 1.6855 29.9195 51.8264 86.3037 86.4152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1570 6.4e-05 2048 80 3456 303104 23.1059 28.299 1143.85 837.796 2033.15 2033.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1160 0.000128 1024 190 1296 135168 11.1619 6.83174 124.11 222.517 364.749 364.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 0.000128 2048 480 1872 110592 24.4529 14.369 280.546 418.629 738.125 738.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 580 0.000256 2048 220 3264 28672 14.6986 7.07418 130.689 209.741 362.332 362.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1130 0.000256 2048 120 2736 71424 7.03693 203.997 209.244 420.321 420.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 330 0.000128 4096 72 2640 63488 57.2976 28.3264 462.726 837.11 1385.6 1385.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 340 6.4e-05 2048 90 720 73728 98.9713 28.3118 229.285 836.43 1193.18 1193.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 0.000512 2048 230 1104 26624 2.85338 3.4263 36.2788 123.7 166.332 166.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1360 0.001024 1024 80 240 18432 0.694272 2.62973 26.2885 29.6551 29.7121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1810 0.000256 512 410 1104 67584 2.79638 1.70701 26.1271 52.5561 83.3138 83.4231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1570 6.4e-05 2048 80 3456 303696 23.1874 28.3736 2425.8 838.511 3315.96 3316.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1160 0.000128 1024 190 1296 136512 11.1518 6.8448 259.603 223.74 501.471 501.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 0.000128 2048 480 1872 112896 24.3304 14.3587 588.644 419.356 1046.82 1046.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 580 0.000256 2048 220 3264 29376 14.6283 7.0615 278.604 209.03 509.454 509.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1130 0.000256 2048 120 2736 71784 7.06118 427.923 209.663 644.693 644.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 330 0.000128 4096 72 2640 65088 57.2246 28.3817 975.308 838.48 1899.53 1899.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 340 6.4e-05 2048 90 720 76032 98.4287 28.3354 172.768 835.215 1134.93 1135.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 0.000512 2048 230 1104 27072 2.89152 3.46947 73.6894 123.405 203.528 203.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1360 0.001024 1024 80 240 18648 0.69648 5.13619 26.3326 32.2059 32.2621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1810 0.000256 512 410 1104 68544 2.76384 1.70563 56.4621 52.3773 113.437 113.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1570 6.4e-05 2048 80 3456 303552 23.0973 28.3375 1680.46 838.564 2570.54 2570.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1160 0.000128 1024 190 1296 135936 11.0714 7.23558 181.035 223.317 422.786 422.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 0.000128 2048 480 1872 111744 24.2534 14.3612 405.926 418.104 862.771 862.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 580 0.000256 2048 220 3264 28800 14.5118 6.9632 188.977 207.732 418.308 418.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1130 0.000256 2048 120 2736 71712 7.11149 295.887 209.722 512.765 512.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 330 0.000128 4096 72 2640 64512 57.0146 28.3361 668.555 835.857 1589.9 1590.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 340 6.4e-05 2048 90 720 73728 97.877 28.0187 117.788 829.357 1073.22 1073.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 0.000512 2048 230 1104 27072 2.8889 3.46947 51.9087 123.537 181.879 181.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1360 0.001024 1024 80 240 18576 0.69488 3.57859 26.3311 30.6469 30.7042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1810 0.000256 512 410 1104 67968 2.74355 1.68947 39.3152 52.0534 95.9245 96.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1570 6.4e-05 2048 80 3456 303264 23.1764 28.3443 1423.73 837.233 2312.56 2312.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1160 0.000128 1024 190 1296 134784 11.1998 6.84765 151.341 222.124 391.641 391.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 0.000128 2048 480 1872 112320 24.3107 14.3647 345.904 417.831 802.541 802.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 580 0.000256 2048 220 3264 29376 14.6716 7.11363 164.527 209.284 395.728 395.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1130 0.000256 2048 120 2736 71496 7.11565 250.3 209.165 466.625 466.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 330 0.000128 4096 72 2640 63936 57.3496 28.3828 561.99 835.548 1483.4 1483.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 340 6.4e-05 2048 90 720 76032 98.6146 28.3205 227.628 834.962 1189.71 1189.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 0.000512 2048 230 1104 26352 2.86925 3.4345 43.0895 122.502 171.966 172.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1360 0.001024 1024 80 240 18360 0.689728 3.10288 26.1125 29.9477 30.0073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1810 0.000256 512 410 1104 67392 2.8047 1.70845 32.782 52.443 89.8659 89.9754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1570 6.4e-05 2048 80 3456 303552 23.0705 28.3299 1433.26 838.972 2323.72 2323.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1160 0.000128 1024 190 1296 133632 11.0621 6.81037 151.775 221.235 391.014 391.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 0.000128 2048 480 1872 110592 24.1464 14.3102 343.835 415.283 797.707 797.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 580 0.000256 2048 220 3264 27648 14.3704 6.90214 156.357 205.021 382.777 382.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1130 0.000256 2048 120 2736 71424 7.09632 252.433 209.33 468.905 468.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 330 0.000128 4096 72 2640 62208 56.9849 28.2511 550.916 830.409 1466.69 1466.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 340 6.4e-05 2048 90 720 64512 98.5012 27.6685 192.164 817.282 1135.81 1135.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 0.000512 2048 230 1104 26496 2.87344 3.45667 43.8935 121.767 172.065 172.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1360 0.001024 1024 80 240 18432 0.695008 3.06768 26.3317 30.1394 30.1978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1810 0.000256 512 410 1104 66816 2.71792 1.67318 32.9013 51.3734 88.7936 88.9055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1570 6.4e-05 2048 80 3456 303680 23.1297 28.3873 2396.71 838.688 3287 3287.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1160 0.000128 1024 190 1296 136320 11.1392 6.84397 253.929 223.896 495.936 496.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 0.000128 2048 480 1872 112640 24.3126 14.3565 584.929 419.603 1043.33 1043.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 580 0.000256 2048 220 3264 29440 14.5059 6.9808 275.009 208.245 504.872 504.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1130 0.000256 2048 120 2736 71760 7.05331 421.576 209.67 638.345 638.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 330 0.000128 4096 72 2640 65280 57.0804 28.3822 975.899 838.966 1900.46 1900.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 340 6.4e-05 2048 90 720 76800 98.541 28.3628 172.508 838.794 1138.39 1138.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 0.000512 2048 230 1104 27040 2.88397 3.46358 72.7436 124.171 203.336 203.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1360 0.001024 1024 80 240 18640 0.69632 5.03594 26.3307 32.1044 32.1618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1810 0.000256 512 410 1104 68480 2.74051 1.69696 55.3429 52.1842 112.091 112.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1570 6.4e-05 2048 80 3456 303680 23.069 28.478 1713.3 838.814 2603.74 2603.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1160 0.000128 1024 190 1296 134400 11.0898 6.8169 180.96 221.463 420.463 420.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 0.000128 2048 480 1872 111360 24.1508 14.3018 412.485 416.282 867.349 867.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 580 0.000256 2048 220 3264 28160 14.4573 6.93258 188.426 206.713 416.656 416.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1130 0.000256 2048 120 2736 71680 7.06109 301.136 209.649 517.89 517.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 330 0.000128 4096 72 2640 64000 56.9009 28.2829 679.129 832.38 1596.82 1596.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 340 6.4e-05 2048 90 720 76800 98.4232 28.3089 124.435 838.843 1090.19 1090.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 0.000512 2048 230 1104 26880 2.87539 3.4593 52.4071 123.939 182.754 182.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1360 0.001024 1024 80 240 18560 0.69632 3.64157 26.3291 30.7095 30.7645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1810 0.000256 512 410 1104 67840 2.7257 1.6855 39.6882 51.7989 96.0272 96.1331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1570 6.4e-05 2048 80 3456 303360 23.1212 28.3484 1419.92 838.258 2309.73 2309.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1160 0.000128 1024 190 1296 134400 11.1808 6.84179 151.237 223.158 392.547 392.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 0.000128 2048 480 1872 111360 24.3211 14.3462 343.359 418.237 800.395 800.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 580 0.000256 2048 220 3264 28800 14.4581 6.93862 160.833 206.957 389.314 389.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1130 0.000256 2048 120 2736 71520 7.08813 250.729 209.456 467.317 467.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 330 0.000128 4096 72 2640 63360 57.2909 28.3587 557.204 836.473 1479.46 1479.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 340 6.4e-05 2048 90 720 69120 98.4686 28.0166 94.5854 825.392 1046.64 1046.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 0.000512 2048 230 1104 26400 2.85997 3.41606 42.8986 122.15 171.395 171.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1360 0.001024 1024 80 240 18480 0.694976 3.01434 26.3308 30.0827 30.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1810 0.000256 512 410 1104 67200 2.75072 1.68973 32.8842 51.8596 89.3144 89.4198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1570 6.4e-05 2048 80 3456 302720 23.125 28.3734 1318.74 837.602 2207.93 2208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1160 0.000128 1024 190 1296 133120 10.9911 6.79626 138.889 220.04 376.845 376.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 0.000128 2048 480 1872 110080 24.0658 14.3691 316.827 413.213 768.604 768.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 580 0.000256 2048 220 3264 28160 14.5269 6.94678 146.946 207.111 375.662 375.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1130 0.000256 2048 120 2736 71360 7.03898 232.06 209.193 448.336 448.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 330 0.000128 4096 72 2640 61440 56.9151 28.2357 503.872 826.456 1415.62 1415.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 340 6.4e-05 2048 90 720 71680 97.9732 27.956 201.681 825.471 1153.27 1153.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 0.000512 2048 230 1104 26240 2.86598 3.43245 39.6612 121.988 168.017 168.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1360 0.001024 1024 80 240 18240 0.690176 3.12899 26.1074 29.9716 30.0297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1810 0.000256 512 410 1104 66560 2.76778 1.68931 30.2082 51.9008 86.6919 86.8014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1570 6.4e-05 2048 80 3450 303744 23.0942 28.504 2148.56 838.178 3038.42 3038.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1160 0.000128 1024 190 1300 135936 11.1335 6.8321 231.296 223.972 473.367 473.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1280 0.000128 2048 480 1850 112640 24.2482 14.3611 518.785 419.298 976.829 976.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 580 0.000256 2048 220 3250 30464 14.5374 7.10515 252.747 209.634 484.158 484.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1130 0.000256 2048 120 2750 71808 7.05408 381.77 209.574 598.444 598.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 330 0.000128 4096 72 2650 64256 57.2268 28.3374 952.259 838.033 1876 1876.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 340 6.4e-05 2048 90 700 89088 95.6649 28.3104 302.605 839.092 1265.87 1266.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 830 0.000512 2048 230 1100 27072 2.88397 3.47254 66.0096 124.029 196.466 196.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1360 0.001024 1024 80 250 18656 0.694752 4.47946 26.3109 31.5292 31.5872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1810 0.000256 512 410 1150 69120 2.75811 1.70845 50.7463 52.5349 107.882 107.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1570 6.4e-05 2048 80 3450 303616 23.1225 28.3349 1360.13 837.972 2249.65 2249.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1160 0.000128 1024 190 1300 135680 11.1796 6.83594 147.21 223.745 389.098 389.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1280 0.000128 2048 480 1850 112640 24.2866 14.3362 328.893 419.15 786.794 786.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 580 0.000256 2048 220 3250 30208 14.5139 7.01357 159.219 209.058 389.93 390.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1130 0.000256 2048 120 2750 71744 7.08112 239.291 209.497 455.913 455.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 330 0.000128 4096 72 2650 64000 57.2994 28.3444 688.244 838.148 1612.17 1612.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 340 6.4e-05 2048 90 700 88064 95.9025 28.3095 313.642 835.42 1273.46 1273.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 830 0.000512 2048 230 1100 27008 2.8929 3.46931 103.075 123.63 233.138 233.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1360 0.001024 1024 80 250 18624 0.714816 3.00096 26.3224 30.0909 30.1684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1810 0.000256 512 410 1150 68608 2.75434 1.70195 32.7743 52.3843 89.7441 89.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1570 6.4e-05 2048 80 3450 303552 23.0707 28.4465 1113.63 838.097 2003.33 2003.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1160 0.000128 1024 190 1300 135168 11.1658 6.83171 120.681 222.517 361.326 361.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1280 0.000128 2048 480 1850 112128 24.2748 14.3318 363.196 418.479 820.416 820.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 580 0.000256 2048 220 3250 29952 14.4853 7.06986 129.778 208.426 359.891 360.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1130 0.000256 2048 120 2750 71712 7.11507 196.663 209.463 413.286 413.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 330 0.000128 4096 72 2650 63744 57.2889 28.3431 695.159 837.285 1618.22 1618.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 340 6.4e-05 2048 90 700 86016 95.7387 28.1274 308.01 832.625 1264.7 1264.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 830 0.000512 2048 230 1100 26880 2.88528 3.45917 102.695 124.737 233.853 233.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1360 0.001024 1024 80 250 18528 0.699168 2.57075 26.2269 29.5579 29.6068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1810 0.000256 512 410 1150 68352 2.7504 1.70208 27.2496 52.2273 84.0578 84.1715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1570 6.4e-05 2048 80 3450 303680 23.2346 28.3607 1995.78 838.005 2885.47 2885.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1160 0.000128 1024 190 1300 136000 11.2012 6.84237 215.496 224.019 457.69 457.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1280 0.000128 2048 480 1850 112640 24.3887 14.5219 481.928 419.104 940.075 940.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 580 0.000256 2048 220 3250 30400 14.6154 7.05488 235.087 209.651 466.538 466.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1130 0.000256 2048 120 2750 71800 7.10512 353.422 209.559 570.134 570.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 330 0.000128 4096 72 2650 64320 57.4924 28.3974 790.046 838 1714.07 1714.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 340 6.4e-05 2048 90 700 88320 96.1269 28.3709 263.074 837.942 1225.7 1225.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 830 0.000512 2048 230 1100 27040 2.89763 3.46925 60.6075 125.555 192.599 192.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1360 0.001024 1024 80 250 18640 0.69632 4.27162 26.3006 31.3104 31.3692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1810 0.000256 512 410 1150 69120 2.76947 1.71008 47.7854 52.535 104.929 105.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1570 6.4e-05 2048 80 3450 303520 23.1256 28.3668 1281.54 838.591 2171.71 2171.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1160 0.000128 1024 190 1300 135680 11.1864 6.84246 138.467 223.963 380.588 380.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1280 0.000128 2048 480 1850 112640 24.2968 14.3524 310.018 419.612 768.406 768.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 580 0.000256 2048 220 3250 29440 14.4984 7.03949 146.213 208.212 376.093 376.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1130 0.000256 2048 120 2750 71760 7.06531 226.558 209.737 443.402 443.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 330 0.000128 4096 72 2650 64000 57.3156 28.3817 505.911 839.038 1430.78 1430.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 340 6.4e-05 2048 90 700 87040 96.2247 28.3602 248.969 838.609 1212.35 1212.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 830 0.000512 2048 230 1100 26880 2.88768 3.46534 39.0113 109.343 154.78 154.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1360 0.001024 1024 80 250 18560 0.695616 2.85565 26.2648 29.8583 29.9137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1810 0.000256 512 410 1150 68480 2.74506 1.69754 30.688 52.1787 87.4352 87.5464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1570 6.4e-05 2048 80 3450 303360 23.1769 28.3771 1063.35 838.556 1953.55 1953.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1160 0.000128 1024 190 1300 135360 11.1468 6.84646 115.144 221.043 354.311 354.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1280 0.000128 2048 480 1850 111360 24.3395 14.422 254.693 417.882 711.465 711.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 580 0.000256 2048 220 3250 29760 14.6006 7.03488 123.225 209.198 354.189 354.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1130 0.000256 2048 120 2750 71640 7.04928 187.802 209.523 404.419 404.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 330 0.000128 4096 72 2650 63360 57.5278 28.3744 550.237 835.592 1471.87 1472.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 340 6.4e-05 2048 90 700 84480 96.7959 28.3075 249.847 835.415 1210.56 1210.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 830 0.000512 2048 230 1100 26880 2.89565 3.47136 32.6173 124.918 163.97 164.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1360 0.001024 1024 80 250 18480 0.693952 2.38538 26.2101 29.3316 29.3908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1810 0.000256 512 410 1150 68160 2.77427 1.70573 25.7058 52.419 82.734 82.8431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1570 6.4e-05 2048 80 3450 303360 23.0871 28.3648 914.654 838.16 1804.35 1804.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1160 0.000128 1024 190 1300 134400 11.0877 6.82118 98.8818 221.396 338.319 338.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1280 0.000128 2048 480 1850 111360 24.1499 14.3086 219.307 415.947 673.845 673.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 580 0.000256 2048 220 3250 28160 14.4732 6.93363 100.56 206.552 328.652 328.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1130 0.000256 2048 120 2750 71680 7.0584 161.72 209.577 378.401 378.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 330 0.000128 4096 72 2650 62720 57.1854 28.2737 496.546 831.709 1413.85 1413.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 340 6.4e-05 2048 90 700 87040 96.0866 28.3642 255.616 838.358 1218.62 1218.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 830 0.000512 2048 230 1100 26560 2.88333 3.45616 90.2882 123.554 220.255 220.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1360 0.001024 1024 80 250 18400 0.697056 2.12342 26.1384 29.0009 29.0667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1810 0.000256 512 410 1150 67840 2.73085 1.68346 22.2193 51.7615 78.5275 78.6412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1570 6.4e-05 2048 80 3450 303648 23.1166 28.3709 2720.88 838.779 3611.24 3611.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1160 0.000128 1024 190 1300 135552 11.1561 6.83658 296.085 223.336 537.542 537.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 0.000128 2048 480 1850 112512 24.2635 14.3503 659.149 418.764 1116.66 1116.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 580 0.000256 2048 220 3250 30336 14.5602 7.03408 320.336 209.53 551.59 551.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1130 0.000256 2048 120 2750 71808 7.06336 482.009 209.801 698.919 698.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 330 0.000128 4096 72 2650 64128 57.2199 28.3484 1071.2 837.358 1994.27 1994.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 340 6.4e-05 2048 90 700 87552 95.8621 28.3075 342.793 837.255 1304.41 1304.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 0.000512 2048 230 1100 27072 2.88592 3.47078 82.8135 124.225 213.468 213.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1360 0.001024 1024 80 250 18624 0.696096 5.82611 26.316 32.8784 32.9356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1810 0.000256 512 410 1150 68736 2.76115 1.70733 64.0844 52.5038 121.185 121.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1570 6.4e-05 2048 80 3450 303552 23.0717 28.4058 1691.89 838.897 2582.35 2582.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1160 0.000128 1024 190 1300 135168 11.1616 6.82925 182.581 223.431 424.135 424.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 0.000128 2048 480 1850 112128 24.2674 14.4449 408.647 418.9 866.385 866.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 580 0.000256 2048 220 3250 29952 14.505 6.98915 197.195 208.63 427.448 427.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1130 0.000256 2048 120 2750 71712 7.1425 299.612 209.668 516.466 516.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 330 0.000128 4096 72 2650 63744 57.2086 28.3341 664.039 837.605 1587.32 1587.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 340 6.4e-05 2048 90 700 86016 95.5961 28.1384 308.246 833.253 1265.42 1265.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 830 0.000512 2048 230 1100 26880 2.87136 3.45533 51.538 123.647 181.581 181.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1360 0.001024 1024 80 250 18528 0.692288 3.73741 26.2449 30.7141 30.7719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1810 0.000256 512 410 1150 68352 2.74902 1.69734 40.7982 52.4189 97.7953 97.9046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1570 6.4e-05 2048 80 3450 303264 23.1078 28.3359 1376.59 837.682 2265.81 2265.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1160 0.000128 1024 190 1300 134784 11.146 6.84464 148.153 222.031 388.308 388.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1280 0.000128 2048 480 1850 111744 24.2555 14.3709 330.9 417.578 787.235 787.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 580 0.000256 2048 220 3250 28800 14.5016 6.95501 154.775 207.52 383.877 383.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1130 0.000256 2048 120 2750 71712 7.2127 243.118 209.597 459.974 460.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 330 0.000128 4096 72 2650 63360 57.1892 28.3484 537.938 835.52 1459.13 1459.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 340 6.4e-05 2048 90 700 82944 95.8348 27.993 322.633 828.455 1275.11 1275.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 830 0.000512 2048 230 1100 26784 2.88989 3.47395 42.5286 124.719 173.686 173.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1360 0.001024 1024 80 250 18432 0.69632 3.05546 26.1556 29.9489 30.0084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1810 0.000256 512 410 1150 67968 2.74186 1.6937 33.3028 52.0021 89.866 89.9789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1570 6.4e-05 2048 80 3450 303360 23.109 28.2948 1172.84 838.662 2062.99 2063.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1160 0.000128 1024 190 1300 133632 11.1829 6.84237 125.607 221.712 365.476 365.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1280 0.000128 2048 480 1850 110592 24.2879 14.3524 279.236 417.085 735.088 735.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 580 0.000256 2048 220 3250 29184 14.4045 6.93472 133.781 206.824 362.075 362.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1130 0.000256 2048 120 2750 71616 7.10227 206.933 209.671 423.747 423.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 330 0.000128 4096 72 2650 62976 57.1994 28.2869 454.707 834.427 1374.75 1374.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 340 6.4e-05 2048 90 700 79872 96.0009 27.9572 326.35 825.275 1275.77 1275.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 830 0.000512 2048 230 1100 26880 2.88371 3.46931 36.4387 124.318 167.182 167.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1360 0.001024 1024 80 250 18432 0.69376 2.76275 26.247 29.7427 29.7981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1810 0.000256 512 410 1150 67584 2.73645 1.68723 28.5538 51.8351 84.9385 85.0481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1570 6.4e-05 2048 80 3450 303632 23.1834 28.3969 2504.7 838.588 3394.96 3395.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1160 0.000128 1024 190 1300 135744 11.1805 6.84061 273.557 223.295 515.003 515.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 0.000128 2048 480 1850 112448 24.3501 14.4248 602.639 418.692 1060.24 1060.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 580 0.000256 2048 220 3250 30464 14.6017 7.14342 294.116 209.514 525.513 525.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1130 0.000256 2048 120 2750 71792 7.0583 441.6 209.73 658.433 658.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 330 0.000128 4096 72 2650 64064 57.4496 28.3771 982.29 837.244 1905.49 1905.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 340 6.4e-05 2048 90 700 87808 96.0304 28.3965 316.69 837.117 1278.42 1278.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 0.000512 2048 230 1100 27104 2.89821 3.47917 76.5234 125.279 208.251 208.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1360 0.001024 1024 80 250 18592 0.696096 5.40499 26.2768 32.4207 32.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1810 0.000256 512 410 1150 68992 2.76259 1.70848 59.6636 52.4979 116.764 116.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1570 6.4e-05 2048 80 3450 303520 23.126 28.3423 1593.85 837.933 2483.34 2483.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1160 0.000128 1024 190 1300 135296 11.1777 6.84224 172.78 223.25 414.18 414.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 0.000128 2048 480 1850 112000 24.2934 14.3579 383.727 418.597 841.104 841.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 580 0.000256 2048 220 3250 30464 14.5411 7.06355 188.193 209.533 419.462 419.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1130 0.000256 2048 120 2750 71680 7.06355 281.324 209.459 497.888 497.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 330 0.000128 4096 72 2650 63616 57.3641 28.355 623.508 837.035 1546.4 1546.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 340 6.4e-05 2048 90 700 86016 96.2624 28.3276 284.412 837.621 1246.82 1246.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 0.000512 2048 230 1100 26880 2.87683 3.46125 48.4487 123.708 178.569 178.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1360 0.001024 1024 80 250 18480 0.694848 3.55994 26.1819 30.481 30.5398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1810 0.000256 512 410 1150 68992 2.76102 1.7071 39.5654 52.5057 96.6675 96.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1570 6.4e-05 2048 80 3450 303408 23.195 28.405 1297.34 837.657 2186.68 2186.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1160 0.000128 1024 190 1300 135744 11.1862 6.84291 140.92 221.408 380.489 380.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 0.000128 2048 480 1850 111552 24.4361 14.3672 311.485 418.678 769.105 769.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 580 0.000256 2048 220 3250 29568 14.6816 7.05331 148.739 209.649 380.256 380.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1130 0.000256 2048 120 2750 71568 7.05107 228.887 209.275 445.257 445.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 330 0.000128 4096 72 2650 63168 57.6777 28.3853 505.08 837.215 1428.49 1428.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 340 6.4e-05 2048 90 700 86016 96.4708 28.3852 281.501 836.774 1243.32 1243.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 0.000512 2048 230 1100 26544 2.87722 3.45088 39.2605 123.038 168.698 168.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1360 0.001024 1024 80 250 18480 0.692224 2.98435 26.2554 29.9755 30.0348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1810 0.000256 512 410 1150 68544 2.7824 1.71158 31.5945 52.5369 88.7524 88.8667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1570 6.4e-05 2048 80 3450 303296 23.0763 28.3279 1172.17 838.007 2061.66 2061.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1160 0.000128 1024 190 1300 134400 11.2169 6.86595 126.449 222.788 367.448 367.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1280 0.000128 2048 480 1850 111104 24.3819 14.3298 281.161 418.828 738.832 738.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 580 0.000256 2048 220 3250 28672 14.4967 6.94957 131.74 207.37 360.689 360.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1130 0.000256 2048 120 2750 71456 7.04717 206.952 209.105 423.147 423.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 330 0.000128 4096 72 2650 62720 57.4906 28.3251 456.466 837.411 1379.83 1379.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 340 6.4e-05 2048 90 700 78848 96.452 27.9244 279.234 827.211 1231.01 1231.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 830 0.000512 2048 230 1100 26432 2.8672 3.43936 36.144 122.16 164.683 164.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1360 0.001024 1024 80 250 18368 0.693888 2.79347 26.177 29.7076 29.7638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1810 0.000256 512 410 1150 68096 2.73581 1.6937 28.4472 51.964 84.9671 85.0733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1570 6.4e-05 2048 80 3450 303616 23.1182 28.3104 2451.7 838.473 3341.69 3341.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1160 0.000128 1024 190 1300 135680 11.183 6.83008 266.848 222.611 507.607 507.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 0.000128 2048 480 1850 112640 24.2895 14.4244 598.854 419.41 1057.12 1057.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 580 0.000256 2048 220 3250 30208 14.5213 7.01648 288.132 209.593 519.394 519.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1130 0.000256 2048 120 2750 71744 7.10656 434.814 209.626 651.594 651.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 330 0.000128 4096 72 2650 64000 57.2751 28.346 974.049 838.648 1898.46 1898.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 340 6.4e-05 2048 90 700 88064 95.6667 28.2666 203.177 835.759 1163.06 1163.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 0.000512 2048 230 1100 27008 2.88288 3.4736 75.2434 126.814 208.484 208.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1360 0.001024 1024 80 250 18624 0.695648 5.30022 26.3299 32.3689 32.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1810 0.000256 512 410 1150 68608 2.76122 1.7023 58.97 52.4189 115.985 116.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1570 6.4e-05 2048 80 3450 303616 23.1014 28.3135 1584.55 838.79 2474.84 2474.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1160 0.000128 1024 190 1300 135168 11.132 6.82848 171.641 222.341 412.07 412.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 0.000128 2048 480 1850 111616 24.2637 14.5656 383.108 418.289 840.355 840.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 580 0.000256 2048 220 3250 29696 14.5798 7.02502 183.571 209.403 414.709 414.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1130 0.000256 2048 120 2750 71680 7.04982 281.444 209.665 498.207 498.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 330 0.000128 4096 72 2650 63488 57.2298 28.3193 626.26 836.427 1548.37 1548.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 340 6.4e-05 2048 90 700 86016 95.8303 28.2875 266.6 836.854 1227.76 1227.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 0.000512 2048 230 1100 26880 2.8913 3.48621 48.7793 123.623 178.85 178.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1360 0.001024 1024 80 250 18560 0.693248 3.43654 26.3315 30.5039 30.5592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1810 0.000256 512 410 1150 68608 2.75645 1.70666 37.8668 52.4704 94.9284 95.0374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1570 6.4e-05 2048 80 3450 303360 23.1182 28.3103 1331.45 837.956 2220.92 2221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1160 0.000128 1024 190 1300 133632 11.1932 7.13757 144.891 221.284 384.642 384.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 0.000128 2048 480 1850 110592 24.2972 14.3268 323.814 416.736 779.307 779.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 580 0.000256 2048 220 3250 29184 14.4092 6.92563 152.894 206.657 381.016 381.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1130 0.000256 2048 120 2750 71616 7.07994 237.2 209.496 453.82 453.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 330 0.000128 4096 72 2650 62976 57.2006 28.2931 530.723 833.316 1449.67 1449.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 340 6.4e-05 2048 90 700 79872 96.0722 27.8958 243.97 825.209 1193.34 1193.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 0.000512 2048 230 1100 26880 2.88781 3.46704 42.4668 122.994 171.893 171.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1360 0.001024 1024 80 250 18432 0.694816 3.15597 26.2384 30.131 30.1887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1810 0.000256 512 410 1150 67584 2.7367 1.68448 31.9862 51.7847 88.3196 88.4347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1570 6.4e-05 2048 80 3450 303104 23.1125 28.3186 1165.32 837.103 2053.94 2054.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1160 0.000128 1024 190 1300 135168 11.165 6.83018 127.986 221.135 367.248 367.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 0.000128 2048 480 1850 110592 24.455 14.3823 284.664 418.451 742.083 742.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 580 0.000256 2048 220 3250 28672 14.6941 7.04656 131.69 209.575 363.133 363.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1130 0.000256 2048 120 2750 71424 7.04314 208.539 209.16 424.788 424.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 330 0.000128 4096 72 2650 63488 57.2925 28.3194 471.528 836.44 1393.72 1393.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 340 6.4e-05 2048 90 700 81920 96.8114 28.2571 245.589 835.764 1206.61 1206.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 0.000512 2048 230 1100 26112 2.85853 3.42525 35.8538 122.577 164.787 164.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1360 0.001024 1024 80 250 18432 0.692352 2.76038 26.3117 29.8064 29.8648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1810 0.000256 512 410 1150 67584 2.79277 1.70803 27.6052 52.5137 84.7466 84.8578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1570 6.4e-05 2048 80 3450 303552 23.2009 28.5082 2530.91 838.615 3421.32 3421.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1160 0.000128 1024 190 1300 135936 11.1956 6.84189 272.593 222.553 513.312 513.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 0.000128 2048 480 1850 112320 24.4059 14.4023 611.098 419.295 1069.34 1069.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 580 0.000256 2048 220 3250 29952 14.5716 7.01958 293.911 209.06 524.693 524.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1130 0.000256 2048 120 2750 71784 7.08563 447.871 209.777 664.779 664.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 330 0.000128 4096 72 2650 63936 57.4464 28.3914 998.784 838.423 1923.18 1923.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 340 6.4e-05 2048 90 700 87552 95.9161 28.3134 204.665 835.162 1164.25 1164.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 0.000512 2048 230 1100 26928 2.88893 3.46675 76.8726 123.828 207.128 207.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1360 0.001024 1024 80 250 18576 0.695744 5.33677 26.2759 32.3484 32.4076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1810 0.000256 512 410 1150 68544 2.76115 1.70528 60.5564 52.3838 117.534 117.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1570 6.4e-05 2048 80 3450 303264 23.1035 28.3329 1805.41 838.35 2695.29 2695.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1160 0.000128 1024 190 1300 134784 11.1451 6.83622 193.604 221.852 433.575 433.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 0.000128 2048 480 1850 111744 24.2496 14.4838 433.734 417.911 890.515 890.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 580 0.000256 2048 220 3250 28800 14.5116 6.96294 202.866 207.686 432.159 432.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1130 0.000256 2048 120 2750 71712 7.07379 319.777 209.762 536.66 536.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 330 0.000128 4096 72 2650 63360 57.2067 28.3436 708.469 835.648 1629.8 1629.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 340 6.4e-05 2048 90 700 82944 95.766 28.0484 140.343 829.079 1093.43 1093.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 0.000512 2048 230 1100 26784 2.8857 3.47258 55.1544 123.51 185.095 185.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1360 0.001024 1024 80 250 18432 0.690976 3.97955 26.1756 30.8899 30.9478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1810 0.000256 512 410 1150 67968 2.74525 1.69165 43.2025 52.0429 99.8164 99.9338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1570 6.4e-05 2048 80 3450 302832 23.1724 28.461 1479.39 837.149 2368.26 2368.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1160 0.000128 1024 190 1300 134784 11.2034 6.8504 159.126 221.937 399.244 399.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 0.000128 2048 480 1850 110592 24.4818 14.3658 351.932 417.783 808.696 808.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 580 0.000256 2048 220 3250 29376 14.6555 7.03283 170.575 209.268 401.663 401.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1130 0.000256 2048 120 2750 71496 7.05158 261.522 209.773 478.39 478.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 330 0.000128 4096 72 2650 62208 57.6894 28.4009 568.48 835.415 1490.12 1490.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 340 6.4e-05 2048 90 700 82944 96.7566 28.3273 115.291 834.843 1075.4 1075.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 0.000512 2048 230 1100 26352 2.87053 3.42685 44.5542 122.427 173.353 173.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1360 0.001024 1024 80 250 18360 0.690176 3.41888 26.1553 30.3068 30.3643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1810 0.000256 512 410 1150 67392 2.80438 1.70624 35.1884 52.437 92.2671 92.3783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1570 6.4e-05 2048 80 3450 302976 23.0746 28.4304 1404.42 838.802 2294.82 2294.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1160 0.000128 1024 190 1300 133632 11.07 6.81648 150.869 219.963 388.851 388.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 0.000128 2048 480 1850 110592 24.1543 14.3606 334.749 415.252 788.654 788.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 580 0.000256 2048 220 3250 27648 14.369 6.97139 152.818 204.998 379.29 379.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1130 0.000256 2048 120 2750 71424 7.0465 248.148 209.397 464.637 464.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 330 0.000128 4096 72 2650 62208 56.9883 28.2665 542.3 830.327 1458.01 1458.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 340 6.4e-05 2048 90 700 73728 96.3281 27.6814 214.144 817.203 1155.55 1155.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 0.000512 2048 230 1100 26496 2.87613 3.46157 42.9837 121.724 171.12 171.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1360 0.001024 1024 80 250 18144 0.685152 3.10682 25.9864 29.8199 29.8751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1810 0.000256 512 410 1150 66816 2.71891 1.67366 33.376 51.3694 89.2672 89.3793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1570 6.4e-05 2048 80 3450 302400 23.2012 28.339 1285.71 837.948 2175.29 2175.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1160 0.000128 1024 190 1300 135360 11.1958 7.30723 140.209 223.55 382.389 382.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 0.000128 2048 480 1850 109440 24.6703 14.5081 305.564 418.564 763.433 763.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 580 0.000256 2048 220 3250 28800 14.7595 7.06122 147.442 209.856 379.249 379.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1130 0.000256 2048 120 2750 71280 7.06534 227.682 209.228 444.02 444.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 330 0.000128 4096 72 2650 63360 57.5632 28.3914 504.714 837.034 1427.83 1427.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 340 6.4e-05 2048 90 700 80640 97.4507 28.322 235.08 837.542 1198.58 1198.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 0.000512 2048 230 1100 25920 2.85882 3.40608 39.6339 123.392 169.362 169.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1360 0.001024 1024 80 250 18000 0.684352 2.91747 25.893 29.5372 29.5962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1810 0.000256 512 410 1150 66240 2.83613 1.71146 30.739 52.5899 88.0018 88.1142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1570 6.4e-05 2048 80 3450 303520 23.1323 28.3784 2455.15 845.96 3352.71 3352.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1160 0.000128 1024 190 1300 135680 11.1996 6.8471 267.041 224.473 509.692 509.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 0.000128 2048 480 1850 112640 24.3158 14.4138 596.918 423.166 1058.95 1059.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 580 0.000256 2048 220 3250 29440 14.5117 6.98227 282.195 210.047 513.87 513.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1130 0.000256 2048 120 2750 71760 7.05174 435.382 211.575 654.056 654.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 330 0.000128 4096 72 2650 64000 57.3248 28.373 971.816 846.175 1903.83 1903.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 340 6.4e-05 2048 90 700 87040 95.9668 28.3362 197.156 845.969 1167.62 1167.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 0.000512 2048 230 1100 26880 2.88358 3.46374 74.2865 124.011 204.718 204.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1360 0.001024 1024 80 250 18560 0.692096 5.376 26.497 32.6092 32.6672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1810 0.000256 512 410 1150 68480 2.73965 1.69574 59.4122 52.6307 116.608 116.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1570 6.4e-05 2048 80 3450 303360 23.0831 28.324 1687.07 838.103 2576.66 2576.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1160 0.000128 1024 190 1300 134400 11.0808 6.82029 181.022 221.973 421.022 421.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 0.000128 2048 480 1850 111360 24.1595 14.3354 404.156 416.04 858.818 858.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 580 0.000256 2048 220 3250 28160 14.4658 6.93248 185.159 206.549 413.236 413.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1130 0.000256 2048 120 2750 71680 7.0529 298.674 209.553 515.326 515.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 330 0.000128 4096 72 2650 62720 57.0924 28.2758 653.115 831.666 1570.29 1570.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 340 6.4e-05 2048 90 700 87040 95.8505 28.4106 135.203 838.181 1097.84 1097.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 0.000512 2048 230 1100 26560 2.87155 3.45907 51.0149 123.855 181.273 181.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1360 0.001024 1024 80 250 18400 0.692352 3.71549 26.1361 30.5868 30.6439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1810 0.000256 512 410 1150 67840 2.72534 1.68346 40.2945 51.7573 96.5884 96.6977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1570 6.4e-05 2048 80 3450 302880 23.1133 28.4058 1435.39 838.096 2325.08 2325.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1160 0.000128 1024 190 1300 134400 11.189 6.83827 154.779 222.948 395.883 395.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 0.000128 2048 480 1850 111360 24.3296 14.349 345.582 418.152 802.544 802.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 580 0.000256 2048 220 3250 28800 14.4621 6.94477 162.812 206.911 391.258 391.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1130 0.000256 2048 120 2750 71520 7.05123 255.107 209.494 471.7 471.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 330 0.000128 4096 72 2650 63360 57.2808 28.3522 567.01 836.17 1488.94 1489.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 340 6.4e-05 2048 90 700 76800 96.6612 28.0226 103.722 826.13 1054.72 1054.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 0.000512 2048 230 1100 26400 2.86467 3.41606 43.0916 122.134 171.574 171.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1360 0.001024 1024 80 250 18240 0.690176 3.17101 26.048 29.9502 30.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1810 0.000256 512 410 1150 67200 2.74371 1.68966 34.3387 51.8502 90.7455 90.8555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1570 6.4e-05 2048 80 3450 302720 23.135 28.3361 1320.06 837.61 2209.23 2209.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1160 0.000128 1024 190 1300 133120 10.9967 6.80246 140.878 219.943 378.75 378.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 0.000128 2048 480 1850 110080 24.066 14.2541 316.424 413.304 768.176 768.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 580 0.000256 2048 220 3250 28160 14.5276 6.94477 147.195 207.162 375.957 376.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1130 0.000256 2048 120 2750 71360 7.07005 234.518 209.326 450.956 451.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 330 0.000128 4096 72 2650 61440 56.9244 28.2405 504.341 827.071 1416.71 1416.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 340 6.4e-05 2048 90 700 81920 95.6095 27.9385 101.94 825.603 1051.28 1051.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 0.000512 2048 230 1100 26240 2.8647 3.43942 40.0835 121.995 168.455 168.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1360 0.001024 1024 80 250 18240 0.693952 3.22093 26.1592 30.116 30.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1810 0.000256 512 410 1150 66560 2.7712 1.69005 31.1871 51.9098 87.6882 87.8008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1570 6.4e-05 2048 80 3450 303200 23.1378 28.4328 1268.25 838.494 2158.4 2158.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1160 0.000128 1024 190 1300 131200 11.1421 6.81024 133.9 220.089 372.067 372.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 0.000128 2048 480 1850 108800 24.2119 14.3169 299.415 413.43 751.503 751.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 580 0.000256 2048 220 3250 28800 14.4932 6.95034 143.693 207.333 372.594 372.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1130 0.000256 2048 120 2750 71200 7.05472 224.809 209.07 440.977 441.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 330 0.000128 4096 72 2650 60800 57.0493 28.2557 484.015 827.06 1396.51 1396.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 340 6.4e-05 2048 90 700 76800 96.8023 27.9148 209.688 825.64 1160.23 1160.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 0.000512 2048 230 1100 26400 2.87334 3.4415 38.6494 123.263 168.299 168.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1360 0.001024 1024 80 250 18000 0.68464 3.09248 25.9396 29.7599 29.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1810 0.000256 512 410 1150 67200 2.75734 1.68784 30.4088 51.9553 86.9367 87.0439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1570 6.4e-05 2048 80 3480 303808 23.0946 28.3075 1980.49 838.686 2870.67 2870.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1160 0.000128 1024 190 1320 135936 11.142 6.83008 214.516 224.724 457.344 457.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1280 0.000128 2048 480 1860 111872 24.3248 14.4191 477.335 419.413 935.626 935.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 580 0.000256 2048 220 3240 30464 14.5304 7.03898 230.887 209.777 462.367 462.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1130 0.000256 2048 120 2760 71808 7.06416 350.792 209.767 567.67 567.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 330 0.000128 4096 72 2640 66048 56.9751 28.3345 890.568 838.585 1814.6 1814.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 340 6.4e-05 2048 90 720 80896 97.4987 28.2879 255.522 838.497 1220 1220.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 830 0.000512 2048 230 1140 26816 2.87974 3.47443 61.6762 123.982 192.086 192.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1360 0.001024 1024 80 240 18688 0.694272 4.01712 26.3283 31.0845 31.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1810 0.000256 512 410 1140 69120 2.76022 1.7088 46.304 52.567 103.47 103.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1570 6.4e-05 2048 80 3480 303616 23.1117 28.3742 1297.38 838.456 2187.4 2187.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1160 0.000128 1024 190 1320 135680 11.1801 6.82826 140.617 223.264 382.018 382.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1280 0.000128 2048 480 1860 111616 24.4049 14.3524 313.432 419.388 771.707 771.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 580 0.000256 2048 220 3240 30208 14.5159 7.0943 150.481 209.176 381.401 381.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1130 0.000256 2048 120 2760 71744 7.05536 229.493 209.684 446.275 446.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 330 0.000128 4096 72 2640 66048 57.0418 28.3443 650.086 838.624 1574.23 1574.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 340 6.4e-05 2048 90 720 79872 97.5791 28.3235 246.514 835.796 1208.4 1208.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 830 0.000512 2048 230 1140 26752 2.90077 3.46774 95.5706 124.189 226.202 226.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1360 0.001024 1024 80 240 18624 0.6984 2.77862 26.284 29.8048 29.8684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1810 0.000256 512 410 1140 68608 2.75661 1.70029 30.7026 52.4201 87.7103 87.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1570 6.4e-05 2048 80 3480 303744 23.0789 28.4559 1046.76 837.911 1936.29 1936.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1160 0.000128 1024 190 1320 135168 11.1665 6.83485 115.265 222.661 356.059 356.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1280 0.000128 2048 480 1860 111360 24.3644 14.3462 252.422 418.494 709.759 709.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 580 0.000256 2048 220 3240 29952 14.4927 6.98646 120.757 208.607 350.975 351.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1130 0.000256 2048 120 2760 71712 7.05126 184.441 209.485 401.025 401.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 330 0.000128 4096 72 2640 65280 57.1285 28.3305 642.367 836.634 1564.6 1564.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 340 6.4e-05 2048 90 720 76800 97.7172 28.164 252.705 833.906 1212.68 1212.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 830 0.000512 2048 230 1140 26496 2.88778 3.45885 93.762 124.18 224.363 224.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1360 0.001024 1024 80 240 18624 0.698336 2.30214 26.3047 29.348 29.3958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1810 0.000256 512 410 1140 68352 2.75254 1.69677 25.3398 52.2135 82.129 82.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1570 6.4e-05 2048 80 3480 303616 23.1174 28.308 906.813 838.814 1797.14 1797.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1160 0.000128 1024 190 1320 135168 11.1393 6.82669 99.0435 222.912 340.048 340.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1280 0.000128 2048 480 1860 110592 24.4673 14.3483 304.535 418.283 761.768 761.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 580 0.000256 2048 220 3240 29696 14.5659 7.02851 103.718 209.409 334.85 334.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1130 0.000256 2048 120 2760 71680 7.05312 160.211 209.736 377.043 377.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 330 0.000128 4096 72 2640 65536 57.0327 28.33 597.814 836.403 1519.71 1519.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 340 6.4e-05 2048 90 720 77824 98.0942 28.2887 254.683 836.807 1218.06 1218.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 830 0.000512 2048 230 1140 26624 2.90611 3.48 102.07 123.902 232.435 232.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1360 0.001024 1024 80 240 18560 0.719488 2.04928 26.2933 29.1045 29.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1810 0.000256 512 410 1140 68608 2.76419 1.70394 21.9157 52.4742 78.9842 79.0917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1570 6.4e-05 2048 80 3480 303760 23.2027 28.3605 2736.2 838.609 3626.46 3626.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1160 0.000128 1024 190 1320 136000 11.1998 6.84227 300.365 224.285 542.819 542.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1280 0.000128 2048 480 1860 112000 24.3977 14.3716 662.766 419.332 1121 1121.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 580 0.000256 2048 220 3240 30400 14.6095 7.05101 318.811 209.801 550.402 550.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1130 0.000256 2048 120 2760 71800 7.14582 484.341 209.774 701.305 701.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 330 0.000128 4096 72 2640 65920 57.1654 28.396 1097.8 838.511 2022 2022.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 340 6.4e-05 2048 90 720 80640 97.694 28.4017 344.247 838.406 1308.93 1309.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 830 0.000512 2048 230 1140 26800 2.89792 3.47747 84.9998 124.379 215.826 215.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1360 0.001024 1024 80 240 18680 0.6976 5.64224 26.3268 32.7094 32.7662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1810 0.000256 512 410 1140 69120 2.76963 1.71043 63.5208 52.5721 120.699 120.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1570 6.4e-05 2048 80 3480 303680 23.1283 28.3278 1699.68 838.497 2589.72 2589.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1160 0.000128 1024 190 1320 135680 11.1803 6.84237 185.172 223.279 426.607 426.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1280 0.000128 2048 480 1860 112000 24.3536 14.3831 411.77 419.429 870.072 870.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 580 0.000256 2048 220 3240 29440 14.5156 7.04301 192.245 208.189 422.124 422.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1130 0.000256 2048 120 2760 71760 7.0615 300.679 209.764 517.551 517.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 330 0.000128 4096 72 2640 65920 57.0258 28.376 684.929 838.685 1609.15 1609.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 340 6.4e-05 2048 90 720 79360 97.794 28.354 316.325 838.501 1281.16 1281.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 830 0.000512 2048 230 1140 26720 2.88563 3.46634 53.0515 125.267 184.739 184.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1360 0.001024 1024 80 240 18640 0.696544 3.49622 26.3287 30.5647 30.6243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1810 0.000256 512 410 1140 68480 2.74784 1.69578 40.6913 52.1689 97.4358 97.5539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1570 6.4e-05 2048 80 3480 303600 23.1992 28.3853 1390.54 837.796 2280.01 2280.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1160 0.000128 1024 190 1320 135360 11.1482 6.84442 151.259 223.39 392.772 392.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1280 0.000128 2048 480 1860 111360 24.3452 14.3828 335.466 417.535 791.86 791.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 580 0.000256 2048 220 3240 29760 14.6061 7.02291 158.956 209.008 389.722 389.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1130 0.000256 2048 120 2760 71640 7.11888 245.527 209.409 462.098 462.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 330 0.000128 4096 72 2640 65280 57.1168 28.378 554.053 834.892 1474.57 1474.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 340 6.4e-05 2048 90 720 76800 98.4138 28.3197 317.125 834.6 1278.65 1278.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 830 0.000512 2048 230 1140 26640 2.89891 3.47165 43.7514 123.986 174.181 174.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1360 0.001024 1024 80 240 18600 0.69632 3.03923 26.3061 30.084 30.1425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1810 0.000256 512 410 1140 68160 2.77725 1.71485 33.1595 52.3748 90.1511 90.2618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1570 6.4e-05 2048 80 3480 303680 23.0687 28.3174 1172.89 838.22 2062.58 2062.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1160 0.000128 1024 190 1320 134400 11.087 6.81763 126.914 222.905 367.855 367.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1280 0.000128 2048 480 1860 110080 24.2606 14.313 279.161 415.974 733.839 733.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 580 0.000256 2048 220 3240 28160 14.4667 7.05494 127.346 206.565 355.563 355.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1130 0.000256 2048 120 2760 71680 7.1015 207.161 209.648 423.953 424.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 330 0.000128 4096 72 2640 64000 56.9122 28.2699 675.518 831.795 1592.63 1592.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 340 6.4e-05 2048 90 720 76800 98.4615 28.3068 316.041 838.415 1281.42 1281.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 830 0.000512 2048 230 1140 26560 2.87469 3.45318 37.0898 124.075 167.566 167.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1360 0.001024 1024 80 240 18560 0.697184 2.43619 26.3076 29.4839 29.5402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1810 0.000256 512 410 1140 67840 2.72896 1.68141 28.3834 51.7619 84.6826 84.7892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1570 6.4e-05 2048 80 3480 303744 23.1324 28.3484 2513.57 838.594 3403.73 3403.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1160 0.000128 1024 190 1320 135552 11.145 6.84598 275.11 223.953 517.182 517.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1280 0.000128 2048 480 1860 111744 24.3253 14.4712 606.863 418.664 1064.45 1064.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 580 0.000256 2048 220 3240 30336 14.537 7.07558 291.155 209.483 522.381 522.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1130 0.000256 2048 120 2760 71760 7.04522 443.623 210.299 661.011 661.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 330 0.000128 4096 72 2640 65664 57.0094 28.351 1003.37 837.188 1926.05 1926.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 340 6.4e-05 2048 90 720 79872 97.6011 28.3361 284.128 837.216 1247.47 1247.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 0.000512 2048 230 1140 26784 2.88957 3.47094 77.5919 125.252 209.276 209.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1360 0.001024 1024 80 240 18672 0.696768 5.10941 26.325 32.1738 32.2333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1810 0.000256 512 410 1140 68736 2.76419 1.70598 58.0401 52.491 115.129 115.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1570 6.4e-05 2048 80 3480 303744 23.0788 28.3364 1580.27 846.383 2478.15 2478.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1160 0.000128 1024 190 1320 135168 11.1619 6.83008 172.425 224.896 415.445 415.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1280 0.000128 2048 480 1860 111360 24.3331 14.334 379.367 422.606 840.774 840.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 580 0.000256 2048 220 3240 29952 14.4917 6.98803 181.733 210.467 413.807 413.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1130 0.000256 2048 120 2760 71712 7.07562 278.75 211.589 497.459 497.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 330 0.000128 4096 72 2640 65280 56.984 28.3263 627.046 845.031 1557.52 1557.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 340 6.4e-05 2048 90 720 76800 97.6041 28.1826 254.495 840.673 1221.15 1221.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 830 0.000512 2048 230 1140 26496 2.8769 3.46109 49.0503 124.414 179.875 179.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1360 0.001024 1024 80 240 18624 0.69728 3.36691 26.5632 30.6712 30.7302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1810 0.000256 512 410 1140 68352 2.75674 1.69946 38.3682 52.7391 95.6961 95.8134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1570 6.4e-05 2048 80 3480 303552 23.1112 28.3918 1291.1 838.515 2181.21 2181.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1160 0.000128 1024 190 1320 134784 11.1444 6.84288 139.692 221.772 379.587 379.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1280 0.000128 2048 480 1860 110592 24.3731 14.4254 308.728 417.982 765.641 765.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 580 0.000256 2048 220 3240 28800 14.5117 6.96346 142.459 207.723 371.784 371.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1130 0.000256 2048 120 2760 71568 7.05126 227.765 209.472 444.333 444.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 330 0.000128 4096 72 2640 64512 56.981 28.3373 508.171 835.791 1429.41 1429.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 340 6.4e-05 2048 90 720 73728 97.9772 28.1165 258.243 829.247 1213.78 1213.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 830 0.000512 2048 230 1140 26496 2.8961 3.47069 40.0597 125.189 171.69 171.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1360 0.001024 1024 80 240 18576 0.696672 2.75251 26.3333 29.827 29.8843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1810 0.000256 512 410 1140 67968 2.74621 1.69357 31.0318 52.0519 87.652 87.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1570 6.4e-05 2048 80 3480 303360 23.1278 28.3894 1166.44 838.557 2056.6 2056.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1160 0.000128 1024 190 1320 133632 11.1864 6.82867 126.006 221.538 365.688 365.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1280 0.000128 2048 480 1860 110592 24.2909 14.3196 279.92 417.047 735.706 735.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 580 0.000256 2048 220 3240 29184 14.4198 6.95549 131.218 206.802 359.524 359.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1130 0.000256 2048 120 2760 71616 7.04912 206.309 209.712 423.111 423.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 330 0.000128 4096 72 2640 64512 56.9823 28.2825 462.732 833.941 1382.07 1382.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 340 6.4e-05 2048 90 720 73728 97.3875 27.8856 256.275 825.191 1206.92 1207.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 830 0.000512 2048 230 1140 26496 2.88509 3.46931 36.6899 122.609 165.723 165.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1360 0.001024 1024 80 240 18432 0.692352 2.46374 26.1966 29.3952 29.4502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1810 0.000256 512 410 1140 67584 2.7344 1.68445 27.5923 51.8212 83.9612 84.0732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1570 6.4e-05 2048 80 3480 303360 23.1031 28.336 1010.19 838.171 1899.89 1899.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1160 0.000128 1024 190 1320 134400 11.1858 6.84032 109.622 223.899 351.674 351.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1280 0.000128 2048 480 1860 111360 24.2913 14.3785 243.804 418.205 700.808 700.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 580 0.000256 2048 220 3240 28800 14.4737 6.98998 111.933 206.931 340.461 340.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1130 0.000256 2048 120 2760 71520 7.15946 178.068 209.575 394.845 394.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 330 0.000128 4096 72 2640 65280 56.9531 28.356 400.478 836.231 1322.15 1322.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 340 6.4e-05 2048 90 720 69120 98.5037 27.943 253.626 825.297 1205.55 1205.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 830 0.000512 2048 230 1140 25920 2.85901 3.42016 30.5608 121.795 158.707 158.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1360 0.001024 1024 80 240 18480 0.693216 2.19936 26.3316 29.2665 29.3267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1810 0.000256 512 410 1140 67200 2.74637 1.68758 24.1775 51.8511 80.587 80.6932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1570 6.4e-05 2048 80 3480 303744 23.1936 28.3566 2397.84 838.743 3288.22 3288.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1160 0.000128 1024 190 1320 135744 11.174 6.84304 261.298 224.017 503.466 503.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 0.000128 2048 480 1860 111552 24.4319 14.3687 577.435 418.778 1035.15 1035.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 580 0.000256 2048 220 3240 30016 14.6224 7.04528 275.288 209.545 506.632 506.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1130 0.000256 2048 120 2760 71736 7.0921 423.137 209.688 639.961 640.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 330 0.000128 4096 72 2640 65856 57.185 28.3852 963.185 837.403 1886.3 1886.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 340 6.4e-05 2048 90 720 78848 98.1199 28.4009 263.383 837.251 1227.34 1227.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 0.000512 2048 230 1140 26768 2.90115 3.47955 74.5008 125.301 206.254 206.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1360 0.001024 1024 80 240 18648 0.694272 4.92426 26.3109 31.9707 32.0307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1810 0.000256 512 410 1140 68992 2.7649 1.70598 57.4216 52.5102 114.528 114.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1570 6.4e-05 2048 80 3480 303520 23.1281 28.447 1519.08 838.5 2409.24 2409.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1160 0.000128 1024 190 1320 135296 11.1902 6.83754 164.9 224.063 407.119 407.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 0.000128 2048 480 1860 111104 24.4188 14.3483 364.955 419.016 822.872 822.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 580 0.000256 2048 220 3240 29568 14.6124 7.04512 172.8 209.676 404.26 404.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1130 0.000256 2048 120 2760 71680 7.0592 268.057 209.666 484.829 484.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 330 0.000128 4096 72 2640 65408 57.0786 28.3619 607.866 837.698 1531.14 1531.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 340 6.4e-05 2048 90 720 78848 97.8262 28.3196 242.002 837.5 1205.84 1206.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 0.000512 2048 230 1140 26432 2.87744 3.45658 46.668 124.32 177.393 177.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1360 0.001024 1024 80 240 18592 0.693248 3.12979 26.3063 30.1711 30.2303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1810 0.000256 512 410 1140 68992 2.76032 1.70534 36.8237 52.5398 93.9564 94.0667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1570 6.4e-05 2048 80 3480 303408 23.1834 28.3898 1271.63 837.653 2160.94 2161.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1160 0.000128 1024 190 1320 135744 11.203 6.92429 138.947 222.027 379.234 379.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1280 0.000128 2048 480 1860 111552 24.4181 14.4289 306.986 418.67 764.633 764.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 580 0.000256 2048 220 3240 29568 14.6838 7.05331 145.189 209.651 376.703 376.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1130 0.000256 2048 120 2760 71568 7.04893 224.17 209.337 440.603 440.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 330 0.000128 4096 72 2640 65856 57.1664 28.3894 514.495 837.203 1437.38 1437.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 340 6.4e-05 2048 90 720 75264 99.0294 28.341 229.292 836.947 1193.79 1193.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 0.000512 2048 230 1140 26208 2.88154 3.4529 39.1972 124.13 169.732 169.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1360 0.001024 1024 80 240 18480 0.690496 2.7312 26.2092 29.6717 29.7297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1810 0.000256 512 410 1140 68544 2.78042 1.71158 30.5168 52.5347 87.6689 87.7837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1570 6.4e-05 2048 80 3480 303296 23.0826 28.3037 1118.66 838.917 2009.04 2009.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1160 0.000128 1024 190 1320 134400 11.2214 6.83213 121.184 224.525 363.89 363.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 0.000128 2048 480 1860 111104 24.4017 14.3326 269.227 419.236 727.327 727.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 580 0.000256 2048 220 3240 28672 14.4989 6.95104 123.118 207.606 352.302 352.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1130 0.000256 2048 120 2760 71456 7.04963 197.225 209.391 413.709 413.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 330 0.000128 4096 72 2640 64512 57.0835 28.3302 442.453 839.325 1367.32 1367.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 340 6.4e-05 2048 90 720 71680 98.0072 27.9895 213.682 828.118 1167.98 1168.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 830 0.000512 2048 230 1140 25984 2.8672 3.44278 34.7489 122.22 163.349 163.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1360 0.001024 1024 80 240 18368 0.68848 2.28147 26.1619 29.1744 29.2296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1810 0.000256 512 410 1140 68096 2.7425 1.6895 26.6643 52.0232 83.2469 83.3518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1570 6.4e-05 2048 80 3480 302960 23.1793 28.5102 987.499 837.959 1877.23 1877.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1160 0.000128 1024 190 1320 134400 11.1032 6.83203 107.197 221.606 346.866 346.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1280 0.000128 2048 480 1860 109760 24.3798 14.3296 235.827 415.681 690.344 690.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 580 0.000256 2048 220 3240 26880 14.5499 6.93747 103.152 205.301 330.069 330.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1130 0.000256 2048 120 2760 71400 7.04886 174.254 209.342 390.687 390.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 330 0.000128 4096 72 2640 62720 57.2617 28.3328 381.018 831.195 1297.94 1298.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 340 6.4e-05 2048 90 720 71680 97.3788 27.7284 230.011 818.442 1173.75 1173.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 830 0.000512 2048 230 1140 26320 2.8873 3.46883 31.5177 121.989 159.932 160.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1360 0.001024 1024 80 240 18200 0.68608 2.0135 26.0031 28.7444 28.8037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1810 0.000256 512 410 1140 67200 2.73123 1.67946 23.7662 51.4445 79.7474 79.8554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1570 6.4e-05 2048 80 3480 303616 23.108 28.3081 2243.32 838.025 3132.85 3132.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1160 0.000128 1024 190 1320 135680 11.1803 6.8319 247.96 223.124 489.233 489.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 0.000128 2048 480 1860 111616 24.4244 14.3544 548.431 419.095 1006.44 1006.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 580 0.000256 2048 220 3240 30208 14.534 7.01475 259.454 209.033 490.168 490.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1130 0.000256 2048 120 2760 71744 7.09267 397.413 209.534 614.086 614.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 330 0.000128 4096 72 2640 66048 56.9907 28.3546 916.724 838.2 1840.41 1840.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 340 6.4e-05 2048 90 720 79872 97.313 28.3355 172.355 835.127 1133.33 1133.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 0.000512 2048 230 1140 26752 2.88874 3.47136 70.7438 124.93 202.108 202.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1360 0.001024 1024 80 240 18624 0.69728 4.78413 26.2654 31.7914 31.8513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1810 0.000256 512 410 1140 68608 2.76016 1.70192 53.683 52.3788 110.653 110.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1570 6.4e-05 2048 80 3480 303616 23.1319 28.3379 1506.38 838.867 2396.8 2396.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1160 0.000128 1024 190 1320 135168 11.1383 6.82819 166.447 222.713 407.258 407.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 0.000128 2048 480 1860 110592 24.4181 14.3745 366.252 418.398 823.573 823.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 580 0.000256 2048 220 3240 29696 14.5825 7.0183 172.057 209.39 403.179 403.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1130 0.000256 2048 120 2760 71680 7.04643 268.934 209.729 485.755 485.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 330 0.000128 4096 72 2640 65536 56.8932 28.3199 622.989 836.388 1544.72 1544.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 340 6.4e-05 2048 90 720 77824 97.8013 28.2616 113.329 836.165 1075.75 1075.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 0.000512 2048 230 1140 26624 2.89376 3.48365 48.0954 124.655 179.198 179.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1360 0.001024 1024 80 240 18560 0.693632 3.22368 26.2881 30.2473 30.3024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1810 0.000256 512 410 1140 68608 2.76067 1.70595 35.4266 52.4746 92.4951 92.6085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1570 6.4e-05 2048 80 3480 303360 23.1078 28.3086 1249.26 838.476 2139.23 2139.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1160 0.000128 1024 190 1320 133632 11.1935 6.83418 136.733 222.322 377.211 377.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1280 0.000128 2048 480 1860 110592 24.3085 14.3457 305.702 417 761.487 761.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 580 0.000256 2048 220 3240 29184 14.4015 6.93811 141.189 206.78 369.438 369.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1130 0.000256 2048 120 2760 71616 7.05101 223.401 209.693 440.189 440.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 330 0.000128 4096 72 2640 64512 56.9892 28.2849 509.024 833.845 1428.28 1428.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 340 6.4e-05 2048 90 720 73728 97.4328 28.0251 206.754 825.093 1157.5 1157.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 0.000512 2048 230 1140 26496 2.88742 3.46522 40.3951 123.622 170.442 170.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1360 0.001024 1024 80 240 18432 0.689536 2.68701 26.1974 29.6152 29.6732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1810 0.000256 512 410 1140 67584 2.73853 1.68419 29.174 51.8185 85.5399 85.6453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1570 6.4e-05 2048 80 3480 303104 23.0973 28.6415 1136.13 837.703 2025.66 2025.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1160 0.000128 1024 190 1320 135168 11.1746 6.83082 126.522 221.943 366.603 366.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 0.000128 2048 480 1860 110592 24.4563 14.3981 281.627 418.589 739.2 739.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 580 0.000256 2048 220 3240 28672 14.71 7.03651 126.862 209.718 358.458 358.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1130 0.000256 2048 120 2760 71424 7.04717 203.392 209.815 420.298 420.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 330 0.000128 4096 72 2640 65536 56.9817 28.3144 478.71 837.007 1401.15 1401.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 340 6.4e-05 2048 90 720 73728 99.0208 28.3292 204.335 836.336 1168.21 1168.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 0.000512 2048 230 1140 26112 2.85914 3.43437 36.7132 122.677 165.756 165.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1360 0.001024 1024 80 240 18432 0.692224 2.73613 26.2873 29.7576 29.8164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1810 0.000256 512 410 1140 67584 2.79741 1.7063 26.2078 52.5514 83.3925 83.5032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1570 6.4e-05 2048 80 3480 302720 23.1363 28.3686 1038.59 837.421 1927.61 1927.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1160 0.000128 1024 190 1320 133120 10.9998 6.80013 114.566 220.297 352.79 352.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 0.000128 2048 480 1860 107520 24.3057 14.2532 250.599 413.211 702.494 702.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 580 0.000256 2048 220 3240 28160 14.5237 6.94067 114.424 207.125 343.143 343.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1130 0.000256 2048 120 2760 71360 7.12909 186.629 209.349 403.15 403.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 330 0.000128 4096 72 2640 61440 56.9398 28.229 410.52 826.285 1322.11 1322.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 340 6.4e-05 2048 90 720 71680 98.0089 27.9352 197.061 825.57 1148.76 1148.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 0.000512 2048 230 1140 26240 2.87018 3.43245 34.1268 121.93 162.43 162.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1360 0.001024 1024 80 240 18240 0.690176 2.50179 26.114 29.3466 29.4069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1810 0.000256 512 410 1140 66560 2.76595 1.68755 24.2816 51.9013 80.765 80.8709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1570 6.4e-05 2048 80 3456 303744 23.1137 28.3195 1945.74 838.892 2836.15 2836.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1160 0.000128 1024 190 1344 135936 11.1393 6.83181 212.371 224.201 454.675 454.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1280 0.000128 2048 480 1856 112896 24.236 14.3763 472.803 419.524 931.068 931.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 580 0.000256 2048 220 3264 30464 14.5275 7.04531 229.84 209.829 461.369 461.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1130 0.000256 2048 120 2752 71808 7.05155 344.474 209.767 561.337 561.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 330 0.000128 4096 72 2624 63744 57.3905 28.3382 842.647 838.757 1767.26 1767.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 340 6.4e-05 2048 90 704 70656 99.8567 28.4104 212.305 840.215 1180.98 1181.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 830 0.000512 2048 230 1088 26944 2.88266 3.47504 58.9439 125.12 190.49 190.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1360 0.001024 1024 80 256 18624 0.694976 4.23318 26.3227 31.296 31.3508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1810 0.000256 512 410 1152 68864 2.75949 1.70803 46.3564 52.5768 103.526 103.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1570 6.4e-05 2048 80 3456 303616 23.1281 28.3042 1247.41 838.64 2137.56 2137.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1160 0.000128 1024 190 1344 135680 11.1788 6.82682 136.563 223.89 378.587 378.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1280 0.000128 2048 480 1856 112640 24.2983 14.3557 303.974 419.611 762.366 762.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 580 0.000256 2048 220 3264 30208 14.5214 7.0103 146.197 209.231 377.085 377.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1130 0.000256 2048 120 2752 71744 7.07718 219.869 209.685 436.674 436.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 330 0.000128 4096 72 2624 63488 57.5463 28.3423 606.822 839.437 1532.28 1532.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 340 6.4e-05 2048 90 704 69632 99.8614 28.2563 202.78 836.094 1167.19 1167.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 830 0.000512 2048 230 1088 26880 2.89341 3.46237 88.6507 124.738 219.816 219.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1360 0.001024 1024 80 256 18560 0.698368 2.86739 26.2783 29.8863 29.9489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1810 0.000256 512 410 1152 68608 2.76013 1.70147 30.0604 52.4266 87.0695 87.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1570 6.4e-05 2048 80 3456 303552 23.0949 28.3202 1028.72 838.121 1918.35 1918.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1160 0.000128 1024 190 1344 135168 11.1699 6.83062 113.818 222.237 354.186 354.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1280 0.000128 2048 480 1856 112128 24.2535 14.3483 249.077 418.617 706.425 706.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 580 0.000256 2048 220 3264 29952 14.5013 6.98784 119.374 208.44 349.435 349.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1130 0.000256 2048 120 2752 71712 7.07363 181.045 209.49 397.65 397.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 330 0.000128 4096 72 2624 62976 57.571 28.3365 608.313 837.193 1531.56 1531.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 340 6.4e-05 2048 90 704 67584 99.9907 28.172 211.887 832.584 1172.83 1173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 830 0.000512 2048 230 1088 26688 2.8983 3.45859 88.2419 124.146 218.821 218.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1360 0.001024 1024 80 256 18528 0.69744 2.42995 26.2556 29.4245 29.4748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1810 0.000256 512 410 1152 68352 2.74918 1.69747 25.2709 52.2268 82.0755 82.1842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1570 6.4e-05 2048 80 3456 303616 23.1104 28.4196 887.283 838.608 1777.51 1777.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1160 0.000128 1024 190 1344 135168 11.1495 6.83242 97.0438 221.282 336.44 336.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1280 0.000128 2048 480 1856 111616 24.327 14.4056 298.979 418.179 756.022 756.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 580 0.000256 2048 220 3264 29696 14.5786 7.03872 103.778 209.347 334.874 334.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1130 0.000256 2048 120 2752 71680 7.04717 156.836 209.634 373.563 373.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 330 0.000128 4096 72 2624 62464 57.5732 28.3306 561.608 836.731 1484.38 1484.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 340 6.4e-05 2048 90 704 69632 99.9553 28.3127 217.671 835.98 1182.12 1182.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 830 0.000512 2048 230 1088 26880 2.91005 3.4816 86.9151 122.86 216.239 216.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1360 0.001024 1024 80 256 18432 0.698944 2.12432 26.1816 29.0669 29.1151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1810 0.000256 512 410 1152 68608 2.76445 1.70464 21.7452 52.4558 78.7957 78.9116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1570 6.4e-05 2048 80 3456 303680 23.1785 28.4009 2622.15 838 3511.81 3511.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1160 0.000128 1024 190 1344 136000 11.1984 6.84637 287.99 223.55 529.712 529.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1280 0.000128 2048 480 1856 112960 24.3571 14.3658 640.048 419.027 1097.93 1098.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 580 0.000256 2048 220 3264 30400 14.6045 7.05334 308.647 209.65 540.085 540.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1130 0.000256 2048 120 2752 71800 7.05331 464.31 209.573 680.98 681.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 330 0.000128 4096 72 2624 63680 57.5794 28.3935 1019.27 837.907 1943.29 1943.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 340 6.4e-05 2048 90 704 70400 100.114 28.4509 285.347 837.821 1251.92 1252.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 830 0.000512 2048 230 1088 26880 2.89699 3.47546 79.0494 124.304 209.796 209.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1360 0.001024 1024 80 256 18600 0.697472 5.75955 26.2738 32.7722 32.8291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1810 0.000256 512 410 1152 68800 2.77414 1.7081 61.6971 52.535 118.84 118.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1570 6.4e-05 2048 80 3456 303520 23.1219 28.3959 1599.59 837.9 2489.11 2489.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1160 0.000128 1024 190 1344 135680 11.1961 6.98666 176.508 222.55 417.373 417.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1280 0.000128 2048 480 1856 112640 24.3069 14.3667 388.916 419.142 846.866 846.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 580 0.000256 2048 220 3264 29440 14.5156 6.98083 183.52 208.043 413.193 413.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1130 0.000256 2048 120 2752 71760 7.06118 283.226 209.573 499.904 499.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 330 0.000128 4096 72 2624 63360 57.5075 28.3866 616.897 838.126 1541.05 1541.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 340 6.4e-05 2048 90 704 69120 100.202 28.332 261.052 837.915 1227.69 1227.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 830 0.000512 2048 230 1088 26720 2.88106 3.46672 48.3608 125.269 180.047 180.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1360 0.001024 1024 80 256 18560 0.69632 3.54406 26.2698 30.5524 30.6097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1810 0.000256 512 410 1152 67840 2.7536 1.69859 39.0738 52.1298 95.7864 95.8957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1570 6.4e-05 2048 80 3456 303360 23.1875 28.3871 1319.77 837.889 2209.32 2209.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1160 0.000128 1024 190 1344 135360 11.1507 6.84218 144.647 222.035 384.802 384.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1280 0.000128 2048 480 1856 112320 24.2626 14.3594 320.75 417.568 777.07 777.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 580 0.000256 2048 220 3264 29760 14.5974 7.02259 152.937 209.033 383.72 383.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1130 0.000256 2048 120 2752 71640 7.17411 233.2 209.381 449.8 449.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 330 0.000128 4096 72 2624 62400 57.6144 28.373 503.384 835.006 1424.51 1424.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 340 6.4e-05 2048 90 704 69120 100.063 28.3168 268.198 834.705 1231.47 1231.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 830 0.000512 2048 230 1088 26640 2.89382 3.47574 40.063 123.504 170.009 170.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1360 0.001024 1024 80 256 18480 0.692224 3.10269 26.2204 30.0577 30.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1810 0.000256 512 410 1152 68160 2.77571 1.70394 32.0484 52.3815 89.0366 89.1474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1570 6.4e-05 2048 80 3456 303360 23.0705 28.3503 1132.81 838.811 2023.12 2023.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1160 0.000128 1024 190 1344 134400 11.0876 6.82189 123.474 221.394 362.904 363.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1280 0.000128 2048 480 1856 111360 24.146 14.3217 273.304 416.264 728.165 728.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 580 0.000256 2048 220 3264 28160 14.4568 6.93299 123.825 206.717 352.059 352.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1130 0.000256 2048 120 2752 71680 7.06288 200.317 209.752 417.177 417.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 330 0.000128 4096 72 2624 61440 57.3117 28.2849 620.385 832.375 1538.49 1538.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 340 6.4e-05 2048 90 704 66560 100.644 28.4222 261.714 839.022 1230 1230.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 830 0.000512 2048 230 1088 26560 2.87494 3.4552 34.7279 123.57 164.701 164.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1360 0.001024 1024 80 256 18400 0.688896 2.49914 26.1857 29.4173 29.4748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1810 0.000256 512 410 1152 66560 2.7535 1.68346 27.3083 51.7998 83.6683 83.7816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1570 6.4e-05 2048 80 3456 303200 23.1845 28.3673 1035.45 838.144 1925.24 1925.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1160 0.000128 1024 190 1344 134400 11.1918 6.84259 112.981 220.872 352.015 352.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1280 0.000128 2048 480 1856 112000 24.2723 14.3805 252.22 417.288 708.288 708.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 580 0.000256 2048 220 3264 28800 14.5041 7.11222 117.025 206.846 345.617 345.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1130 0.000256 2048 120 2752 71600 7.03488 183.362 209.661 400.101 400.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 330 0.000128 4096 72 2624 62400 57.5775 28.3614 595.946 834.394 1516.41 1516.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 340 6.4e-05 2048 90 704 64000 99.9345 28.011 256.725 825.269 1210.13 1210.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 830 0.000512 2048 230 1088 26400 2.89341 3.46586 120.601 123.73 250.763 250.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1360 0.001024 1024 80 256 18400 0.692064 2.43571 26.2461 29.4152 29.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1810 0.000256 512 410 1152 67200 2.75843 1.69309 24.8506 51.8277 81.2565 81.3638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1570 6.4e-05 2048 80 3456 303648 23.1219 28.353 2420.81 837.973 3310.34 3310.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1160 0.000128 1024 190 1344 135552 11.1594 6.8375 267.065 223.227 508.416 508.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 0.000128 2048 480 1856 112512 24.2572 14.4113 588.28 418.363 1045.44 1045.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 580 0.000256 2048 220 3264 30336 14.5325 7.05126 283.758 209.325 514.798 514.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1130 0.000256 2048 120 2752 71808 7.04758 427.815 209.875 644.783 644.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 330 0.000128 4096 72 2624 63360 57.402 28.3528 932.68 837.681 1856.25 1856.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 340 6.4e-05 2048 90 704 69120 100.09 28.3341 235.043 836.461 1200.12 1200.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 0.000512 2048 230 1088 26880 2.88861 3.47168 72.8448 124.121 203.399 203.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1360 0.001024 1024 80 256 18624 0.694272 5.27952 26.3139 32.3304 32.3864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1810 0.000256 512 410 1152 68736 2.75994 1.70698 56.9806 52.4559 114.03 114.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1570 6.4e-05 2048 80 3456 303552 23.0676 28.3197 1511.62 838.727 2401.82 2401.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1160 0.000128 1024 190 1344 135168 11.1596 6.84733 165.704 222.638 406.476 406.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 0.000128 2048 480 1856 112128 24.2593 14.3545 364.475 418.807 822.028 822.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 580 0.000256 2048 220 3264 29952 14.4988 6.99597 174.152 208.583 404.363 404.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1130 0.000256 2048 120 2752 71712 7.04749 265.677 209.642 482.413 482.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 330 0.000128 4096 72 2624 62976 57.4252 28.3402 577.683 837.442 1501.02 1501.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 340 6.4e-05 2048 90 704 67584 99.8026 28.1369 211.54 847.305 1186.98 1187.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 830 0.000512 2048 230 1088 26688 2.87517 3.45683 45.4881 122.951 174.841 174.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1360 0.001024 1024 80 256 18528 0.694016 3.42496 26.2717 30.4332 30.4927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1810 0.000256 512 410 1152 68352 2.75101 1.69818 37.4772 52.2663 94.3147 94.4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1570 6.4e-05 2048 80 3456 303264 23.1011 28.332 1239.03 837.739 2128.28 2128.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1160 0.000128 1024 190 1344 134784 11.1318 6.83418 135.419 222.004 375.519 375.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 0.000128 2048 480 1856 111744 24.2553 14.3538 299.531 417.598 755.869 755.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 580 0.000256 2048 220 3264 28800 14.5153 6.96115 139.077 207.528 368.213 368.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1130 0.000256 2048 120 2752 71712 7.05248 219.114 209.619 435.829 435.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 330 0.000128 4096 72 2624 62208 57.479 28.3464 470.443 835.037 1391.43 1391.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 340 6.4e-05 2048 90 704 64512 100.104 27.9921 214.704 828.482 1171.47 1171.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 830 0.000512 2048 230 1088 26784 2.88605 3.47354 37.4125 122.919 166.764 166.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1360 0.001024 1024 80 256 18432 0.69008 2.79946 26.1834 29.716 29.7732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1810 0.000256 512 410 1152 67968 2.74813 1.69328 30.1917 52.0036 86.7685 86.8778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1570 6.4e-05 2048 80 3456 303360 23.11 28.3817 1101.64 837.646 1990.86 1990.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1160 0.000128 1024 190 1344 133632 11.1896 6.83187 119.116 221.709 358.975 359.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1280 0.000128 2048 480 1856 110592 24.3012 14.3627 264.567 416.586 719.947 720.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 580 0.000256 2048 220 3264 29184 14.4136 7.04157 126.186 206.586 354.358 354.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1130 0.000256 2048 120 2752 71616 7.04806 194.509 209.436 411.038 411.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 330 0.000128 4096 72 2624 61440 57.5366 28.2848 416.474 833.011 1335.44 1335.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 340 6.4e-05 2048 90 704 61440 100.201 27.9777 204.056 824.942 1157.37 1157.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 830 0.000512 2048 230 1088 26496 2.8856 3.46522 33.8182 123.576 163.818 163.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1360 0.001024 1024 80 256 18432 0.694464 2.49238 26.2441 29.4753 29.5322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1810 0.000256 512 410 1152 67584 2.74144 2.22208 26.6473 52.4802 84.215 84.3281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1570 6.4e-05 2048 80 3456 302880 23.1076 28.341 967.574 837.558 1856.67 1856.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1160 0.000128 1024 190 1344 134400 11.1992 6.84403 105.776 222.118 346.069 346.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1280 0.000128 2048 480 1856 111360 24.3121 14.3811 234.434 417.912 691.161 691.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 580 0.000256 2048 220 3264 28800 14.4719 6.94266 107.836 206.783 336.161 336.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1130 0.000256 2048 120 2752 71520 7.03462 170.862 209.389 387.329 387.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 330 0.000128 4096 72 2624 61440 57.7784 28.363 364.815 835.632 1286.72 1286.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 340 6.4e-05 2048 90 704 61440 100.258 27.9297 214.306 824.736 1167.42 1167.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 830 0.000512 2048 230 1088 25920 2.86938 3.41475 27.7616 121.693 155.812 155.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1360 0.001024 1024 80 256 18240 0.690464 2.24829 26.0608 29.0434 29.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1810 0.000256 512 410 1152 67200 2.74662 1.68778 23.6596 51.8144 80.0355 80.1397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1570 6.4e-05 2048 80 3456 303632 23.2029 28.4877 2270.62 838.577 3160.97 3161.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1160 0.000128 1024 190 1344 135744 11.1744 6.84371 249.03 223.397 490.577 490.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 0.000128 2048 480 1856 112448 24.3513 14.5009 551.724 418.697 1009.41 1009.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 580 0.000256 2048 220 3264 30016 14.5999 7.11437 264.144 209.51 495.496 495.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1130 0.000256 2048 120 2752 71792 7.06432 401.689 209.9 618.7 618.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 330 0.000128 4096 72 2624 63616 57.5459 28.3812 881.951 837.227 1805.24 1805.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 340 6.4e-05 2048 90 704 69888 100.171 28.3423 220.266 837.087 1186.06 1186.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 0.000512 2048 230 1088 26880 2.89549 3.48355 68.4353 124.27 199.155 199.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1360 0.001024 1024 80 256 18592 0.694304 4.99242 26.3019 32.0293 32.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1810 0.000256 512 410 1152 68544 2.77206 1.71008 54.6598 52.4965 111.766 111.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1570 6.4e-05 2048 80 3456 303520 23.1324 28.363 1437.93 837.934 2327.45 2327.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1160 0.000128 1024 190 1344 135296 11.1842 6.83923 158.318 223.341 399.816 399.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 0.000128 2048 480 1856 112000 24.2781 14.3565 347.949 418.721 805.436 805.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 580 0.000256 2048 220 3264 29568 14.6224 7.03488 164.875 209.595 396.262 396.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1130 0.000256 2048 120 2752 71680 7.04614 253.665 209.474 470.228 470.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 330 0.000128 4096 72 2624 63616 57.3427 28.3643 561.392 837.027 1484.26 1484.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 340 6.4e-05 2048 90 704 68096 100.492 28.347 196.049 836.927 1162 1162.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 0.000512 2048 230 1088 26656 2.87725 3.4592 43.4532 123.219 173.083 173.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1360 0.001024 1024 80 256 18480 0.69008 3.1679 26.2083 30.1074 30.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1810 0.000256 512 410 1152 68096 2.78029 1.70589 34.8948 52.5031 92.0151 92.1189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1570 6.4e-05 2048 80 3456 303408 23.2029 28.3936 1216.55 837.652 2105.88 2105.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1160 0.000128 1024 190 1344 135744 11.1871 6.84646 133.65 222.505 374.318 374.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 0.000128 2048 480 1856 111552 24.4299 14.3734 294.257 418.681 751.871 751.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 580 0.000256 2048 220 3264 29568 14.6812 7.04922 139.588 209.774 371.222 371.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1130 0.000256 2048 120 2752 71568 7.06765 214.369 209.288 430.77 430.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 330 0.000128 4096 72 2624 63168 57.6416 28.3906 470.333 837.201 1393.7 1393.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 340 6.4e-05 2048 90 704 69888 100.203 28.3539 201.2 836.766 1166.72 1166.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 0.000512 2048 230 1088 26544 2.87974 3.44509 36.8379 123.1 166.333 166.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1360 0.001024 1024 80 256 18480 0.690784 2.7991 26.2809 29.8112 29.8704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1810 0.000256 512 410 1152 68544 2.78486 1.71021 29.6463 52.5318 86.7984 86.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1570 6.4e-05 2048 80 3456 303296 23.0676 28.5255 1069.13 837.886 1958.7 1958.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1160 0.000128 1024 190 1344 134400 11.2188 6.83328 116.991 222.595 357.766 357.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 0.000128 2048 480 1856 111104 24.3915 14.325 257.715 418.722 715.282 715.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 580 0.000256 2048 220 3264 28672 14.4981 6.95725 118.66 207.351 347.595 347.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1130 0.000256 2048 120 2752 71456 7.07056 188.006 209.085 404.208 404.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 330 0.000128 4096 72 2624 62720 57.4601 28.3354 411.446 837.276 1334.65 1334.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 340 6.4e-05 2048 90 704 64512 99.9198 27.9529 179.834 827.095 1134.99 1135.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 830 0.000512 2048 230 1088 26432 2.86454 3.4471 32.7578 122.08 161.22 161.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1360 0.001024 1024 80 256 18368 0.691104 2.33677 26.1968 29.2688 29.3259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1810 0.000256 512 410 1152 66304 2.77235 1.68957 25.569 51.9513 82.1151 82.2231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1570 6.4e-05 2048 80 3456 302960 23.1668 28.3791 946.997 837.372 1836 1836.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1160 0.000128 1024 190 1344 134400 11.0995 6.83213 103.623 220.84 342.523 342.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1280 0.000128 2048 480 1856 109760 24.3943 14.3373 225.476 415.381 679.716 679.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 580 0.000256 2048 220 3264 26880 14.5302 6.9159 100.662 205.145 327.382 327.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1130 0.000256 2048 120 2752 71400 7.03898 166.764 209.143 382.993 383.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 330 0.000128 4096 72 2624 60480 57.8193 28.3294 352.563 830.624 1269.47 1269.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 340 6.4e-05 2048 90 704 62720 99.3397 27.8668 191.196 818.969 1137.57 1137.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 830 0.000512 2048 230 1088 26320 2.88224 3.47066 29.2531 122.953 158.629 158.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1360 0.001024 1024 80 256 18200 0.688448 2.06 26.0553 28.8453 28.9029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1810 0.000256 512 410 1152 64960 2.78378 1.6776 21.9983 51.4073 77.9917 78.1003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1570 6.4e-05 2048 80 3456 303616 23.1199 28.35 2217.09 837.856 3106.5 3106.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1160 0.000128 1024 190 1344 135680 11.1761 6.83731 246.598 223.585 488.342 488.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 0.000128 2048 480 1856 112640 24.2903 14.3442 542.989 419.225 1000.99 1001.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 580 0.000256 2048 220 3264 30208 14.5149 7.09555 260.44 209.028 491.205 491.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1130 0.000256 2048 120 2752 71744 7.12845 394.893 209.482 611.548 611.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 330 0.000128 4096 72 2624 63488 57.4232 28.3484 870.31 838.144 1794.36 1794.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 340 6.4e-05 2048 90 704 69632 99.6348 28.3054 146.319 835.309 1109.75 1109.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 0.000512 2048 230 1088 26880 2.87971 3.46518 67.8298 123.337 197.585 197.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1360 0.001024 1024 80 256 18560 0.693696 5.01146 26.2515 32 32.0573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1810 0.000256 512 410 1152 68608 2.75661 1.70557 53.5664 52.3796 110.536 110.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1570 6.4e-05 2048 80 3456 303616 23.1199 28.2998 1466.16 837.821 2355.48 2355.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1160 0.000128 1024 190 1344 135168 11.148 6.82579 163.684 223.09 404.872 404.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 0.000128 2048 480 1856 111616 24.2835 14.3913 361.516 417.905 818.227 818.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 580 0.000256 2048 220 3264 29696 14.5676 7.07043 171.257 209.15 402.174 402.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1130 0.000256 2048 120 2752 71680 7.08259 261.951 209.431 478.509 478.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 330 0.000128 4096 72 2624 62464 57.451 28.3183 578.136 835.808 1499.85 1499.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 340 6.4e-05 2048 90 704 69632 99.6251 28.3499 99.9146 835.206 1063.28 1063.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 0.000512 2048 230 1088 26880 2.88768 3.47955 46.0624 123.472 175.976 176.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1360 0.001024 1024 80 256 18432 0.688608 3.36355 26.1548 30.2497 30.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1810 0.000256 512 410 1152 68608 2.7623 1.70496 35.1283 52.4061 92.122 92.2346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1570 6.4e-05 2048 80 3456 303360 23.0913 28.3996 1211.53 838.641 2101.74 2101.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1160 0.000128 1024 190 1344 133632 11.192 6.82554 133.207 221.79 373.143 373.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 0.000128 2048 480 1856 110592 24.2845 14.3302 297.171 417.075 752.993 753.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 580 0.000256 2048 220 3264 29184 14.4174 6.9247 138.997 206.819 367.289 367.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1130 0.000256 2048 120 2752 71616 7.09603 217.012 209.969 434.122 434.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 330 0.000128 4096 72 2624 61440 57.5575 28.285 472.589 834.009 1392.57 1392.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 340 6.4e-05 2048 90 704 61440 100.274 27.8869 164.827 825.261 1118.43 1118.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 0.000512 2048 230 1088 26496 2.88339 3.47136 38.2779 123.67 168.375 168.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1360 0.001024 1024 80 256 18432 0.690176 2.77805 26.2748 29.786 29.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1810 0.000256 512 410 1152 67584 2.73539 1.68474 28.7872 51.8284 85.1648 85.2716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1570 6.4e-05 2048 80 3456 303104 23.1113 28.3599 1102.01 837.801 1991.36 1991.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1160 0.000128 1024 190 1344 135168 11.1761 6.86438 123.818 222.444 364.436 364.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1280 0.000128 2048 480 1856 110592 24.4585 14.3328 271.709 418.64 729.27 729.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 580 0.000256 2048 220 3264 28672 14.7106 7.04493 125.138 209.758 356.779 356.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1130 0.000256 2048 120 2752 71424 7.04259 197.448 209.345 413.881 413.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 330 0.000128 4096 72 2624 61440 57.8676 28.3218 434.705 837.099 1358.13 1358.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 340 6.4e-05 2048 90 704 65536 100.79 28.2934 172.448 836.426 1138.15 1138.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 0.000512 2048 230 1088 26112 2.8585 3.42835 34.4743 122.657 163.489 163.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1360 0.001024 1024 80 256 18176 0.688128 2.76102 26.0164 29.5074 29.5629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1810 0.000256 512 410 1152 67584 2.79536 1.70832 25.7889 52.5582 82.9765 83.0873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1570 6.4e-05 2048 80 3456 302720 23.13 28.4936 1011.92 837.615 1901.24 1901.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1160 0.000128 1024 190 1344 133120 10.9944 6.94336 112.966 219.754 350.787 350.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 0.000128 2048 480 1856 110080 24.0585 14.7251 250.504 413.303 702.72 702.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 580 0.000256 2048 220 3264 28160 14.5214 6.94291 112.143 207.176 340.914 341.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1130 0.000256 2048 120 2752 71360 7.07174 183.312 209.346 399.775 399.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 330 0.000128 4096 72 2624 58880 57.5776 28.2316 384.944 826.449 1297.34 1297.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 340 6.4e-05 2048 90 704 61440 100.362 27.9711 161.111 825.613 1115.25 1115.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 0.000512 2048 230 1088 26240 2.8631 3.44064 32.9635 121.951 161.29 161.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1360 0.001024 1024 80 256 18240 0.690176 2.6041 26.1918 29.5281 29.5827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1810 0.000256 512 410 1152 66560 2.76685 1.69165 23.9593 51.9139 80.461 80.5687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1570 6.4e-05 2048 80 3456 302592 23.1035 28.3812 949.545 837.329 1838.44 1838.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1160 0.000128 1024 190 1344 132096 11.0744 7.17331 105.527 219.681 343.583 343.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 0.000128 2048 480 1856 107520 24.3261 14.267 231.957 413.085 683.762 683.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 580 0.000256 2048 220 3264 27648 14.588 6.94477 104.493 207.15 333.308 333.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1130 0.000256 2048 120 2752 71424 7.05587 172.042 209.486 388.628 388.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 330 0.000128 4096 72 2624 58368 57.7436 28.2255 362.621 826.003 1274.73 1274.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 340 6.4e-05 2048 90 704 61440 100.384 27.9111 160.909 824.997 1114.39 1114.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 830 0.000512 2048 230 1088 26112 2.87376 3.44883 30.2496 122.026 158.671 158.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1360 0.001024 1024 80 256 18048 0.687328 2.22189 25.9933 28.9442 29.0031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1810 0.000256 512 410 1152 67584 2.74848 1.68954 22.5611 51.9047 79.0289 79.1373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1570 6.4e-05 2048 80 3456 303552 23.1368 28.3793 1945.96 838.15 2835.71 2835.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1160 0.000128 1024 190 1408 135808 11.1757 6.83859 216.918 223.91 458.974 459.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1280 0.000128 2048 480 1920 109312 24.7154 14.3903 788.069 419.092 1246.4 1246.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 580 0.000256 2048 220 3328 30336 14.5624 7.03488 230.539 209.586 461.859 461.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1130 0.000256 2048 120 2816 71696 7.06378 349.229 209.625 565.962 566.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 330 0.000128 4096 72 2688 60800 58.3462 28.3587 1367.11 837.954 2291.91 2292.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 340 6.4e-05 2048 90 768 40448 107.46 28.4508 154.235 837.759 1128.1 1128.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 830 0.000512 2048 230 1152 25760 2.91021 3.48195 100.588 124.486 231.542 231.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1360 0.001024 1024 80 256 18656 0.708928 4.32349 26.3168 31.3924 31.4491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1810 0.000256 512 410 1152 68608 2.77286 1.70621 46.5749 52.5218 103.706 103.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1570 6.4e-05 2048 80 3456 303488 23.077 28.3832 2191.02 838.115 3080.68 3080.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1160 0.000128 1024 190 1408 135680 11.1588 6.82864 248.044 223.45 489.614 489.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1280 0.000128 2048 480 1920 109312 24.5764 14.3484 534.912 419.107 993.077 993.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 580 0.000256 2048 220 3328 30208 14.5348 7.04099 258.848 209.64 490.193 490.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1130 0.000256 2048 120 2816 71680 7.05802 392.964 209.621 609.688 609.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 330 0.000128 4096 72 2688 60672 58.0884 28.3402 909.985 838.049 1834.6 1834.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 340 6.4e-05 2048 90 768 39936 107.344 28.3053 144.828 852.848 1133.52 1133.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 830 0.000512 2048 230 1152 25664 2.88131 3.47546 67.8844 123.665 197.979 198.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1360 0.001024 1024 80 256 18624 0.69232 4.8887 26.2915 31.9155 31.9754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1810 0.000256 512 410 1152 68608 2.76918 1.7072 51.0565 52.5293 108.186 108.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1570 6.4e-05 2048 80 3456 303360 23.1219 28.3546 1414.37 838.632 2304.57 2304.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1160 0.000128 1024 190 1408 135680 11.1731 6.83334 161.026 223.717 402.879 402.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1280 0.000128 2048 480 1920 109056 24.5932 14.3833 345.179 419.72 804.006 804.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 580 0.000256 2048 220 3328 29696 14.5397 7.01523 165.379 209.237 396.302 396.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1130 0.000256 2048 120 2816 71616 7.04922 253.209 209.731 470.033 470.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 330 0.000128 4096 72 2688 60416 58.2264 28.3505 656.406 838.827 1581.94 1582.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 340 6.4e-05 2048 90 768 38912 107.473 28.289 138.351 836.024 1110.33 1110.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 830 0.000512 2048 230 1152 25600 2.87805 3.46669 43.5096 124.675 174.601 174.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1360 0.001024 1024 80 256 18560 0.692896 3.18259 26.2737 30.1924 30.2574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1810 0.000256 512 410 1152 68096 2.77325 1.70189 34.3939 52.4264 91.4231 91.5333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1570 6.4e-05 2048 80 3456 303360 23.0679 28.3673 1151.7 838.225 2041.45 2041.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1160 0.000128 1024 190 1408 135168 11.1686 6.82598 129.666 222.43 370.22 370.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1280 0.000128 2048 480 1920 109056 24.5429 14.387 281.847 418.546 739.45 739.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 580 0.000256 2048 220 3328 29184 14.5392 7.30326 132.676 208.459 363.112 363.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1130 0.000256 2048 120 2816 71616 7.05747 206.088 209.646 422.838 422.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 330 0.000128 4096 72 2688 59904 58.1624 28.3484 569.658 836.929 1493.23 1493.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 340 6.4e-05 2048 90 768 36864 107.546 28.1461 128.788 851.3 1115.97 1116.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 830 0.000512 2048 230 1152 25344 2.8825 3.45341 94.6266 121.974 223.013 223.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1360 0.001024 1024 80 256 18528 0.69632 2.61728 26.2547 29.6123 29.6775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1810 0.000256 512 410 1152 67584 2.77139 1.69779 28.2071 52.2356 85.0364 85.1456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1570 6.4e-05 2048 80 3456 303360 23.1095 28.3103 1030.51 838.725 1920.74 1920.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1160 0.000128 1024 190 1408 135168 11.1358 6.83245 115.852 222.279 356.23 356.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1280 0.000128 2048 480 1920 108544 24.592 14.3356 250.991 418.236 708.288 708.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 580 0.000256 2048 220 3328 29696 14.5824 7.0896 120.502 209.381 351.686 351.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1130 0.000256 2048 120 2816 71552 7.05309 183.741 209.72 400.557 400.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 330 0.000128 4096 72 2688 59392 58.2283 28.3299 525.363 836.316 1448.38 1448.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 340 6.4e-05 2048 90 768 36864 108.164 28.2542 130.762 836.108 1103.47 1103.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 830 0.000512 2048 230 1152 25600 2.90406 3.48509 94.8203 123.768 225.053 225.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1360 0.001024 1024 80 256 18432 0.693024 2.59104 26.1881 29.5164 29.5834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1810 0.000256 512 410 1152 67584 2.78787 1.70598 24.9319 52.47 82.0233 82.1364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1570 6.4e-05 2048 80 3456 303360 23.0832 28.3798 944.429 838.101 1834.08 1834.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1160 0.000128 1024 190 1408 134400 11.0907 6.88538 106.16 221.123 345.393 345.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1280 0.000128 2048 480 1920 107520 24.5008 14.3139 228.531 415.917 683.401 683.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 580 0.000256 2048 220 3328 28160 14.4758 6.93098 104.553 206.539 332.633 332.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1130 0.000256 2048 120 2816 71520 7.05296 168.749 209.531 385.377 385.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 330 0.000128 4096 72 2688 58880 58.0221 28.2881 496.341 831.668 1414.46 1414.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 340 6.4e-05 2048 90 768 35840 108.324 28.2911 133.674 838.121 1108.6 1108.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 830 0.000512 2048 230 1152 25280 2.88358 3.45702 93.1849 123.489 223.089 223.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1360 0.001024 1024 80 256 18400 0.693504 2.3743 26.1646 29.2737 29.3377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1810 0.000256 512 410 1152 66560 2.75603 1.68509 23.2796 51.7568 79.6078 79.7164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1570 6.4e-05 2048 80 3456 302976 23.1124 28.3657 871.643 837.847 1761.05 1761.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1160 0.000128 1024 190 1408 133632 11.2009 6.83008 97.2064 221.517 336.879 336.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1280 0.000128 2048 480 1920 107520 24.5746 14.3483 211.813 416.688 667.552 667.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 580 0.000256 2048 220 3328 27648 14.5492 7.03792 96.4243 206.625 324.766 324.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1130 0.000256 2048 120 2816 71424 7.04704 155.98 209.358 372.429 372.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 330 0.000128 4096 72 2688 58368 58.376 28.2934 551.94 833.219 1471.96 1472.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 340 6.4e-05 2048 90 768 30720 107.835 27.902 115.45 824.617 1075.99 1076.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 830 0.000512 2048 230 1152 25344 2.89587 3.47158 92.4514 122.583 221.478 221.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1360 0.001024 1024 80 256 18432 0.69504 1.96608 26.2533 28.973 29.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1810 0.000256 512 410 1152 66048 2.78083 1.68333 21.3708 51.7778 77.7358 77.8465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1570 6.4e-05 2048 80 3456 303296 23.0704 28.3924 819.708 838.792 1710.05 1710.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1160 0.000128 1024 190 1408 134400 11.227 6.83216 93.2187 221.691 333.098 333.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1280 0.000128 2048 480 1920 107520 24.6994 14.3303 198.671 419.181 657.012 657.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 580 0.000256 2048 220 3328 28672 14.5078 6.95091 93.2687 207.57 322.43 322.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1130 0.000256 2048 120 2816 71456 7.08042 147.215 209.713 364.052 364.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 330 0.000128 4096 72 2688 59136 58.4455 28.3464 547.863 838.194 1472.98 1473.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 340 6.4e-05 2048 90 768 35840 106.864 27.9791 135.921 828.113 1099.07 1099.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 830 0.000512 2048 230 1152 25088 2.87539 3.44435 92.4713 121.255 220.118 220.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1360 0.001024 1024 80 256 18368 0.694912 2.15654 26.2353 29.1471 29.1942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1810 0.000256 512 410 1152 66304 2.7857 1.69306 20.2389 52.0141 76.8607 76.9733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1570 6.4e-05 2048 80 3456 302592 23.1246 28.3563 778.304 837.515 1667.38 1667.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1160 0.000128 1024 190 1408 135168 11.164 6.84925 88.0861 222.303 328.531 328.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1280 0.000128 2048 480 1920 108544 24.6432 14.4546 286.719 418.498 744.442 744.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 580 0.000256 2048 220 3328 28672 14.7039 7.0439 90.3463 209.687 321.908 322.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1130 0.000256 2048 120 2816 71424 7.05296 139.786 209.661 356.543 356.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 330 0.000128 4096 72 2688 59392 58.3481 28.319 534.511 836.829 1458.14 1458.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 340 6.4e-05 2048 90 768 32768 108.815 28.3382 122.163 836.157 1095.66 1095.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 830 0.000512 2048 230 1152 25088 2.87024 3.4271 101.715 123.763 231.848 231.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1360 0.001024 1024 80 256 18176 0.70688 2.33632 26.0132 29.0983 29.1464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1810 0.000256 512 410 1152 67584 2.7977 1.70976 18.9228 52.5403 76.0965 76.2102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1570 6.4e-05 2048 80 3480 303296 23.0605 28.3342 754.626 838.245 1644.35 1644.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1160 0.000128 1024 190 1320 134400 11.2157 6.83482 81.9712 223.299 323.451 323.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1280 0.000128 2048 480 1860 111104 24.4332 14.4351 325.317 418.897 783.213 783.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 580 0.000256 2048 220 3240 28672 14.4975 6.95117 84.2078 207.431 313.225 313.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1130 0.000256 2048 120 2760 71456 7.09222 133.155 209.222 349.513 349.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 330 0.000128 4096 72 2640 64512 57.3053 28.3275 1364.67 837.62 2288.06 2288.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 340 6.4e-05 2048 90 720 71680 98.2206 27.9175 235.82 827.512 1189.66 1189.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 830 0.000512 2048 230 1140 25984 2.87946 3.44621 100.395 123.853 230.646 230.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1360 0.001024 1024 80 240 18368 0.700416 1.66342 26.1389 28.546 28.6055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1810 0.000256 512 410 1140 68096 2.74355 1.69574 18.2109 51.9772 74.7549 74.8646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1570 6.4e-05 2048 80 3456 303296 23.0733 28.316 735.521 838.106 1625.1 1625.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1160 0.000128 1024 190 1344 134400 11.2186 6.83101 80.7565 223.705 322.639 322.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1280 0.000128 2048 480 1856 111104 24.4433 14.3616 315.805 418.839 773.585 773.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 580 0.000256 2048 220 3264 28672 14.5051 6.9617 82.7428 207.397 311.744 311.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1130 0.000256 2048 120 2752 71456 7.03594 129.768 209.151 345.997 346.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 330 0.000128 4096 72 2624 62720 57.8506 28.3237 1304.34 837.525 2228.18 2228.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 340 6.4e-05 2048 90 704 64512 100.105 27.9245 202.697 827.453 1158.38 1158.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 830 0.000512 2048 230 1088 26432 2.88429 3.4416 95.1814 122.298 223.881 223.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1360 0.001024 1024 80 256 18368 0.698528 1.71926 26.2095 28.6686 28.7273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1810 0.000256 512 410 1152 66304 2.77696 1.68986 17.7757 51.9701 74.3398 74.4479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1570 6.4e-05 2048 80 3450 302960 23.17 28.365 754.285 838.152 1644.06 1644.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1160 0.000128 1024 190 1300 134400 11.099 6.82598 81.5461 222.037 321.639 321.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1280 0.000128 2048 480 1850 109760 24.4404 14.3421 317.38 415.775 772.069 772.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 580 0.000256 2048 220 3250 26880 14.5401 7.1983 80.4217 205.344 307.637 307.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1130 0.000256 2048 120 2750 71400 7.11123 133.41 209.327 349.893 349.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 330 0.000128 4096 72 2650 62720 57.51 28.3281 1360.17 831.39 2277.53 2277.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 340 6.4e-05 2048 90 700 80640 95.6575 27.8856 259.964 818.794 1202.49 1202.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 830 0.000512 2048 230 1100 26320 2.90202 3.46922 101.279 123.129 230.853 230.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1360 0.001024 1024 80 250 18200 0.688256 1.71213 26.0563 28.5006 28.5592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1810 0.000256 512 410 1150 67200 2.73206 1.67731 18.3712 51.4565 74.3677 74.4743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1570 6.4e-05 2048 80 3456 302960 23.1711 28.5494 750.545 838.067 1640.42 1640.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1160 0.000128 1024 190 1296 134400 11.1046 6.82758 79.9746 220.027 318.068 318.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1280 0.000128 2048 480 1872 109760 24.454 14.3281 315.58 415.726 770.226 770.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 580 0.000256 2048 220 3264 26880 14.5432 6.92608 80.0289 205.385 307.019 307.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1130 0.000256 2048 120 2736 71400 7.05741 131.965 209.22 348.286 348.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 330 0.000128 4096 72 2640 62720 57.5589 28.3359 1340.78 831.305 2258.13 2258.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 340 6.4e-05 2048 90 720 62720 99.5111 27.8031 207.938 818.729 1154.18 1154.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 830 0.000512 2048 230 1104 26880 2.89984 3.46931 102.897 123.189 232.532 232.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1360 0.001024 1024 80 240 18200 0.693152 1.64659 26.0081 28.3922 28.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1810 0.000256 512 410 1104 67200 2.73024 1.67981 17.6281 51.4533 73.6188 73.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1570 6.4e-05 2048 80 3456 303616 23.1078 28.3119 862.269 838.738 1752.51 1752.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1160 0.000128 1024 190 1312 136192 11.087 6.83008 92.6611 218.866 329.571 329.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1280 0.000128 2048 480 1856 113664 24.231 14.5895 795.445 418.257 1252.65 1252.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 580 0.000256 2048 220 3232 29696 14.5764 7.02464 99.6554 209.386 330.77 330.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1130 0.000256 2048 120 2752 71680 7.10861 154.159 209.665 370.975 371.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 330 0.000128 4096 72 2624 65536 57.1744 28.3257 1353.17 836.453 2275.26 2275.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 340 6.4e-05 2048 90 704 81920 97.1628 28.3297 256.882 836.105 1218.67 1218.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 830 0.000512 2048 230 1088 27136 2.90816 3.47955 98.8496 124.434 229.744 229.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1360 0.001024 1024 80 224 18560 0.698816 1.72646 26.2148 28.6844 28.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1810 0.000256 512 410 1120 68608 2.75866 1.70509 20.4364 52.4669 77.4904 77.6016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1570 6.4e-05 2048 80 3456 303360 23.0745 28.3038 1307.57 838.241 2197.27 2197.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1160 0.000128 1024 190 1312 134400 10.9495 6.80688 139.236 220.025 377.147 377.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1280 0.000128 2048 480 1856 111360 23.9546 14.2828 496.804 413.407 948.582 948.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 580 0.000256 2048 220 3232 26880 14.652 6.9464 138.567 207.433 367.732 367.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1130 0.000256 2048 120 2752 71040 7.01674 230.94 208.748 446.749 446.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 330 0.000128 4096 72 2624 61440 56.9215 28.2356 1834.13 826.723 2746.15 2746.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 340 6.4e-05 2048 90 704 76800 96.6357 27.9223 345.646 825.491 1295.88 1296.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 830 0.000512 2048 230 1088 25920 2.86909 3.46134 139.36 122.349 268.111 268.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1360 0.001024 1024 80 224 18240 0.692224 2.47613 26.243 29.4529 29.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1810 0.000256 512 410 1120 65280 2.8064 1.69216 29.1862 51.9764 85.7873 85.8967
