#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Aug  1 14:35:31 2022
# Process ID: 1344
# Current directory: D:/Projet_range/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8632 D:\Projet_range\project\project.xpr
# Log file: D:/Projet_range/project/vivado.log
# Journal file: D:/Projet_range/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projet_range/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projet_range/sources/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmes/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1126.488 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd}
Reading block design file <D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd>...
Adding component instance block -- xilinx.com:module_ref:time_pulse:1.0 - time_pulse_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- elsys-design.com:user:Balise:1.0 - Balise_0
Adding component instance block -- elsys-design.com:user:Dijkstra_reg:1.0 - Dijkstra_reg_0
Adding component instance block -- elsys-design.com:user:Timer_ronde:1.0 - Timer_ronde_0
Adding component instance block -- elsys-design.com:user:IP_IMU:1.0 - IP_IMU_0
Successfully read diagram <design_fpga> from block design file <D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1242.441 ; gain = 115.953
report_ip_status -name ip_status 
report_ip_status -name ip_status 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Aug  1 14:37:07 2022] Launched impl_1...
Run output will be captured here: D:/Projet_range/project/project.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified
2. Failed to delete one or more files in run directory D:/Projet_range/project/project.runs/synth_1

launch_runs synth_1 -jobs 10
[Mon Aug  1 14:37:17 2022] Launched synth_1...
Run output will be captured here: D:/Projet_range/project/project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Aug  1 14:38:42 2022] Launched impl_1...
Run output will be captured here: D:/Projet_range/project/project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Aug  1 14:41:46 2022] Launched impl_1...
Run output will be captured here: D:/Projet_range/project/project.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name Timer_ronde_v1_0_project -directory D:/Projet_range/project/project.tmp/Timer_ronde_v1_0_project d:/Projet_range/sources/ip_repo/Timer_ronde_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmes/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projet_range/sources/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1367.406 ; gain = 5.438
update_compile_order -fileset sources_1
current_project project
current_project Timer_ronde_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Projet_range/sources/ip_repo/Timer_ronde_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Projet_range/sources/ip_repo/Timer_ronde_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projet_range/sources/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projet_range/sources/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv elsys-design.com:user:Timer_ronde:1.0 [get_ips  design_fpga_Timer_ronde_0_0] -log ip_upgrade.log
Upgrading 'D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd'
INFO: [IP_Flow 19-3422] Upgraded design_fpga_Timer_ronde_0_0 (Timer_ronde_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pulse_s'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_fpga_Timer_ronde_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_fpga_Timer_ronde_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/Projet_range/project/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\Projet_range\project\project.srcs\sources_1\bd\design_fpga\design_fpga.bd> 
Wrote  : <D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/ui/bd_d473c2e5.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Projet_range/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_fpga_Timer_ronde_0_0] -no_script -sync -force -quiet
delete_bd_objs [get_bd_nets time_pulse_0_pulse_1s]
connect_bd_net [get_bd_pins time_pulse_0/pulse_1s] [get_bd_pins Timer_ronde_0/pulse_s]
connect_bd_net [get_bd_pins time_pulse_0/pulse_1min] [get_bd_pins Timer_ronde_0/pulse_min]
report_ip_status -name ip_status 
save_bd_design
Wrote  : <D:\Projet_range\project\project.srcs\sources_1\bd\design_fpga\design_fpga.bd> 
Wrote  : <D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/ui/bd_d473c2e5.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
Wrote  : <D:\Projet_range\project\project.srcs\sources_1\bd\design_fpga\design_fpga.bd> 
VHDL Output written to : d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/synth/design_fpga.vhd
VHDL Output written to : d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/sim/design_fpga.vhd
VHDL Output written to : d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/hdl/design_fpga_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_ronde_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_auto_pc_0/design_fpga_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_fpga_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_fpga_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/hw_handoff/design_fpga.hwh
Generated Block Design Tcl file d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/hw_handoff/design_fpga_bd.tcl
Generated Hardware Definition File d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/synth/design_fpga.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_Timer_ronde_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_auto_pc_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_fpga_auto_pc_0, cache-ID = 661c56cfa8991866; cache size = 57.538 MB.
[Mon Aug  1 15:02:08 2022] Launched design_fpga_Timer_ronde_0_0_synth_1, synth_1...
Run output will be captured here:
design_fpga_Timer_ronde_0_0_synth_1: D:/Projet_range/project/project.runs/design_fpga_Timer_ronde_0_0_synth_1/runme.log
synth_1: D:/Projet_range/project/project.runs/synth_1/runme.log
[Mon Aug  1 15:02:08 2022] Launched impl_1...
Run output will be captured here: D:/Projet_range/project/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1603.012 ; gain = 182.262
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Coretcl 2-12] '/Dijkstra_reg_0/S00_AXI' selected.
INFO: [Coretcl 2-12] '/Dijkstra_reg_0/S00_AXI' selected.
INFO: [Coretcl 2-12] '/Dijkstra_reg_0/S00_AXI' selected.
INFO: [Coretcl 2-12] '/Dijkstra_reg_0/S00_AXI' selected.
INFO: [Coretcl 2-12] '/Dijkstra_reg_0/S00_AXI' selected.
INFO: [Coretcl 2-12] '/Dijkstra_reg_0/S00_AXI' selected.
INFO: [Coretcl 2-12] '/Dijkstra_reg_0/S00_AXI' selected.
INFO: [Coretcl 2-12] '/Dijkstra_reg_0/S00_AXI' selected.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1629.230 ; gain = 9.148
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B48339A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3206.230 ; gain = 1577.000
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd}
ipx::edit_ip_in_project -upgrade true -name IP_IMU_v1_0_project -directory D:/Projet_range/project/project.tmp/IP_IMU_v1_0_project d:/Projet_range/sources/ip_repo/IP_IMU_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmes/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projet_range/sources/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name Dijkstra_reg_v1_0_project -directory D:/Projet_range/project/project.tmp/Dijkstra_reg_v1_0_project d:/Projet_range/sources/ip_repo/Dijkstra_reg_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmes/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projet_range/sources/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
current_project project
current_project Dijkstra_reg_v1_0_project
close_project
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  1 15:45:28 2022...
