// Seed: 1573105335
module module_0 (
    input tri1 id_0
    , id_11,
    input wire id_1,
    output tri0 id_2,
    input wand id_3,
    output supply0 id_4,
    output tri0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    output supply1 id_9
);
  assign id_5 = 1;
  wire id_12;
endmodule
module module_1 #(
    parameter id_0 = 32'd45
) (
    input tri0 _id_0
    , id_9,
    input tri0 id_1,
    input uwire id_2,
    input supply1 id_3,
    input wand id_4,
    input tri id_5,
    input supply0 id_6,
    output wor id_7
);
  string id_10;
  wire   id_11;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_7,
      id_6,
      id_7,
      id_7,
      id_7,
      id_4,
      id_7,
      id_7
  );
  tri0 id_12 = -1 | id_3;
  wire [1 'd0 : id_0] \id_13 ;
  wire id_14;
  assign id_10 = "";
endmodule
