// File: x86_64.hpp
// Author: Mario
// Created: 06.07.2021 2:12 PM
// Project: NominaxRuntime
// 
//                                  Apache License
//                            Version 2.0, January 2004
//                         http://www.apache.org/licenses/
// 
//    TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION
// 
//    1. Definitions.
// 
//       "License" shall mean the terms and conditions for use, reproduction,
//       and distribution as defined by Sections 1 through 9 of this document.
// 
//       "Licensor" shall mean the copyright owner or entity authorized by
//       the copyright owner that is granting the License.
// 
//       "Legal Entity" shall mean the union of the acting entity and all
//       other entities that control, are controlled by, or are under common
//       control with that entity. For the purposes of this definition,
//       "control" means (i) the power, direct or indirect, to cause the
//       direction or management of such entity, whether by contract or
//       otherwise, or (ii) ownership of fifty percent (50%) or more of the
//       outstanding shares, or (iii) beneficial ownership of such entity.
// 
//       "You" (or "Your") shall mean an individual or Legal Entity
//       exercising permissions granted by this License.
// 
//       "Source" form shall mean the preferred form for making modifications,
//       including but not limited to software source code, documentation
//       source, and configuration files.
// 
//       "Object" form shall mean any form resulting from mechanical
//       transformation or translation of a Source form, including but
//       not limited to compiled object code, generated documentation,
//       and conversions to other media types.
// 
//       "Work" shall mean the work of authorship, whether in Source or
//       Object form, made available under the License, as indicated by a
//       copyright notice that is included in or attached to the work
//       (an example is provided in the Appendix below).
// 
//       "Derivative Works" shall mean any work, whether in Source or Object
//       form, that is based on (or derived from) the Work and for which the
//       editorial revisions, annotations, elaborations, or other modifications
//       represent, as a whole, an original work of authorship. For the purposes
//       of this License, Derivative Works shall not include works that remain
//       separable from, or merely link (or bind by name) to the interfaces of,
//       the Work and Derivative Works thereof.
// 
//       "Contribution" shall mean any work of authorship, including
//       the original version of the Work and any modifications or additions
//       to that Work or Derivative Works thereof, that is intentionally
//       submitted to Licensor for inclusion in the Work by the copyright owner
//       or by an individual or Legal Entity authorized to submit on behalf of
//       the copyright owner. For the purposes of this definition, "submitted"
//       means any form of electronic, verbal, or written communication sent
//       to the Licensor or its representatives, including but not limited to
//       communication on electronic mailing lists, source code control systems,
//       and issue tracking systems that are managed by, or on behalf of, the
//       Licensor for the purpose of discussing and improving the Work, but
//       excluding communication that is conspicuously marked or otherwise
//       designated in writing by the copyright owner as "Not a Contribution."
// 
//       "Contributor" shall mean Licensor and any individual or Legal Entity
//       on behalf of whom a Contribution has been received by Licensor and
//       subsequently incorporated within the Work.
// 
//    2. Grant of Copyright License. Subject to the terms and conditions of
//       this License, each Contributor hereby grants to You a perpetual,
//       worldwide, non-exclusive, no-charge, royalty-free, irrevocable
//       copyright license to reproduce, prepare Derivative Works of,
//       publicly display, publicly perform, sublicense, and distribute the
//       Work and such Derivative Works in Source or Object form.
// 
//    3. Grant of Patent License. Subject to the terms and conditions of
//       this License, each Contributor hereby grants to You a perpetual,
//       worldwide, non-exclusive, no-charge, royalty-free, irrevocable
//       (except as stated in this section) patent license to make, have made,
//       use, offer to sell, sell, import, and otherwise transfer the Work,
//       where such license applies only to those patent claims licensable
//       by such Contributor that are necessarily infringed by their
//       Contribution(s) alone or by combination of their Contribution(s)
//       with the Work to which such Contribution(s) was submitted. If You
//       institute patent litigation against any entity (including a
//       cross-claim or counterclaim in a lawsuit) alleging that the Work
//       or a Contribution incorporated within the Work constitutes direct
//       or contributory patent infringement, then any patent licenses
//       granted to You under this License for that Work shall terminate
//       as of the date such litigation is filed.
// 
//    4. Redistribution. You may reproduce and distribute copies of the
//       Work or Derivative Works thereof in any medium, with or without
//       modifications, and in Source or Object form, provided that You
//       meet the following conditions:
// 
//       (a) You must give any other recipients of the Work or
//           Derivative Works a copy of this License; and
// 
//       (b) You must cause any modified files to carry prominent notices
//           stating that You changed the files; and
// 
//       (c) You must retain, in the Source form of any Derivative Works
//           that You distribute, all copyright, patent, trademark, and
//           attribution notices from the Source form of the Work,
//           excluding those notices that do not pertain to any part of
//           the Derivative Works; and
// 
//       (d) If the Work includes a "NOTICE" text file as part of its
//           distribution, then any Derivative Works that You distribute must
//           include a readable copy of the attribution notices contained
//           within such NOTICE file, excluding those notices that do not
//           pertain to any part of the Derivative Works, in at least one
//           of the following places: within a NOTICE text file distributed
//           as part of the Derivative Works; within the Source form or
//           documentation, if provided along with the Derivative Works; or,
//           within a display generated by the Derivative Works, if and
//           wherever such third-party notices normally appear. The contents
//           of the NOTICE file are for informational purposes only and
//           do not modify the License. You may add Your own attribution
//           notices within Derivative Works that You distribute, alongside
//           or as an addendum to the NOTICE text from the Work, provided
//           that such additional attribution notices cannot be construed
//           as modifying the License.
// 
//       You may add Your own copyright statement to Your modifications and
//       may provide additional or different license terms and conditions
//       for use, reproduction, or distribution of Your modifications, or
//       for any such Derivative Works as a whole, provided Your use,
//       reproduction, and distribution of the Work otherwise complies with
//       the conditions stated in this License.
// 
//    5. Submission of Contributions. Unless You explicitly state otherwise,
//       any Contribution intentionally submitted for inclusion in the Work
//       by You to the Licensor shall be under the terms and conditions of
//       this License, without any additional terms or conditions.
//       Notwithstanding the above, nothing herein shall supersede or modify
//       the terms of any separate license agreement you may have executed
//       with Licensor regarding such Contributions.
// 
//    6. Trademarks. This License does not grant permission to use the trade
//       names, trademarks, service marks, or product names of the Licensor,
//       except as required for reasonable and customary use in describing the
//       origin of the Work and reproducing the content of the NOTICE file.
// 
//    7. Disclaimer of Warranty. Unless required by applicable law or
//       agreed to in writing, Licensor provides the Work (and each
//       Contributor provides its Contributions) on an "AS IS" BASIS,
//       WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
//       implied, including, without limitation, any warranties or conditions
//       of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A
//       PARTICULAR PURPOSE. You are solely responsible for determining the
//       appropriateness of using or redistributing the Work and assume any
//       risks associated with Your exercise of permissions under this License.
// 
//    8. Limitation of Liability. In no event and under no legal theory,
//       whether in tort (including negligence), contract, or otherwise,
//       unless required by applicable law (such as deliberate and grossly
//       negligent acts) or agreed to in writing, shall any Contributor be
//       liable to You for damages, including any direct, indirect, special,
//       incidental, or consequential damages of any character arising as a
//       result of this License or out of the use or inability to use the
//       Work (including but not limited to damages for loss of goodwill,
//       work stoppage, computer failure or malfunction, or any and all
//       other commercial damages or losses), even if such Contributor
//       has been advised of the possibility of such damages.
// 
//    9. Accepting Warranty or Additional Liability. While redistributing
//       the Work or Derivative Works thereof, You may choose to offer,
//       and charge a fee for, acceptance of support, warranty, indemnity,
//       or other liability obligations and/or rights consistent with this
//       License. However, in accepting such obligations, You may act only
//       on Your own behalf and on Your sole responsibility, not on behalf
//       of any other Contributor, and only if You agree to indemnify,
//       defend, and hold each Contributor harmless for any liability
//       incurred by, or claims asserted against, such Contributor by reason
//       of your accepting any such warranty or additional liability.
// 
//    END OF TERMS AND CONDITIONS
// 
//    APPENDIX: How to apply the Apache License to your work.
// 
//       To apply the Apache License to your work, attach the following
//       boilerplate notice, with the fields enclosed by brackets "[]"
//       replaced with your own identifying information. (Don't include
//       the brackets!)  The text should be enclosed in the appropriate
//       comment syntax for the file format. We also recommend that a
//       file or class name and description of purpose be included on the
//       same "printed page" as the copyright notice for easier
//       identification within third-party archives.
// 
//    Copyright 2021 Mario Sieg "pinsrq" <mt3000@gmx.de>
// 
//    Licensed under the Apache License, Version 2.0 (the "License");
//    you may not use this file except in compliance with the License.
//    You may obtain a copy of the License at
// 
//        http://www.apache.org/licenses/LICENSE-2.0
// 
//    Unless required by applicable law or agreed to in writing, software
//    distributed under the License is distributed on an "AS IS" BASIS,
//    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
//    See the License for the specific language governing permissions and
//    limitations under the License.

#pragma once

#include "Foundation.hpp"

namespace Nominax::Assembler::X86_64
{
	namespace Routines
	{
		/// <summary>
		/// Returns a special constant value depending on the OS for testing.
		/// </summary>
		extern "C" NOX_ASM_ROUTINE auto MockCall() -> U64;

		/// <summary>
		/// Tries to detect a VM using time stamp counter.
		/// Warning! Do not use this! On most systems it will crash
		/// because the in instruction cannot get executed from user space.
		/// </summary>
		extern "C" NOX_ASM_ROUTINE auto VmDetector() -> bool;

		/// <summary>
		/// Detects vm ware using a port read action.
		/// Warning! Do not use this! On most systems it will crash
		/// because the in instruction cannot get executed from user space.
		/// </summary>
		extern "C" NOX_ASM_ROUTINE auto VmWareDetector() -> bool;

		/// <summary>
		/// Assembly routine which calls cpuid
		/// multiple time to determine all cpu features.
		/// The first 6 feature tables are returned via
		/// out1, out2 and out3. Each contains two info tables.
		/// (See MergedInfoTable). The last info table is returned
		/// as return value. Do not use this function, better use
		/// CpuFeatureBits instead, which calls this function in the
		/// constructor.
		/// Implementation: Source/Arch/X86_64.CpuId.S
		/// </summary>
		extern "C" NOX_ASM_ROUTINE auto CpuId
		(
			U64* out1,
			U64* out2,
			U64* out3
		) -> U32;

		/// <summary>
		/// Queries the 16 GPR 64-bit registers and the 16 XMM 128-bit registers.
		/// </summary>
		extern "C" NOX_ASM_ROUTINE auto QueryRegSet(U64 gpr[16], U64 sse[32]) -> void;

		/// <summary>
		/// Returns 1 if the current CPU supports the CPUID instruction, else 0.
		/// Implementation: Source/Arch/X86_64.CpuId.S
		/// </summary>
		extern "C" NOX_ASM_ROUTINE auto IsCpuIdSupported() -> bool;

		/// <summary>
		/// Returns true if the OS supports AVX YMM registers, else false.
		/// Warning! Check if os supports OSXSAVE first!
		/// </summary>
		extern "C" NOX_ASM_ROUTINE auto IsAvxSupportedByOs() -> bool;

		/// <summary>
		/// Returns true if the OS supports AVX512 ZMM registers, else false.
		/// Warning! Check if os supports OSXSAVE first!
		/// </summary>
		extern "C" NOX_ASM_ROUTINE auto IsAvx512SupportedByOs() -> bool;

		/// <summary>
		/// Queries the value of the %rip instruction pointer.
		/// </summary>
		/// <returns></returns>
		[[nodiscard]]
		inline auto QueryRip() -> const void*
		{
			Uip64 rip;
			asm volatile
			(
				"call 1f \n\t"
				"1: popq %0"
				: "=r"(rip)
			);
			return reinterpret_cast<const void*>(rip);
		}
	}

	constexpr U8 LOCK {0xF0};
	constexpr U8 REPNE_REPNZ {0xF2};
	constexpr U8 REP_REPE_REPZ {0xF3};
	constexpr U8 REX_W {0x48};
	constexpr U8 OPERAND_OVERRIDE {0x66};
	constexpr U8 ADDRESS_OVERRIDE {0x67};
	constexpr U8 TWO_BYTE_PREFIX {0x0F};

	/// <summary>
	/// ModRM byte field entries.
	/// </summary>
	enum class ModRm : U8
	{
		RegisterIndirect = 0b0000'0000,
		OneByteSignedDisplace = 0b0000'0001,
		FourByteSignedDisplace = 0b0000'0010,
		RegisterAddressing = 0b0000'0011
	};

	/// <summary>
	/// Scale index byte scale factors.
	/// </summary>
	enum class SibScale : U8
	{
		Factor1 = 0b0000'0000,
		Factor2 = 0b0000'0001,
		Factor4 = 0b0000'0010,
		Factor8 = 0b0000'0011
	};

	/// <summary>
	/// Pack a REX prefix:
	/// +---+---+---+---+---+---+---+---+
	/// | 0 | 1 | 0 | 0 | W | R | X | B |
	/// +---+---+---+---+---+---+---+---+
	/// </summary>
	/// <param name="w"></param>
	/// <param name="r"></param>
	/// <param name="x"></param>
	/// <param name="b"></param>
	/// <returns>The composed rex prefix.</returns>
	constexpr auto PackRex(const bool w, const bool r, const bool x, const bool b) -> U8
	{
		U8 rex {0x40};
		rex |= b;
		rex |= x << 1;
		rex |= r << 2;
		rex |= w << 3;
		return rex;
	}

	/// <summary>
	/// Pack a REX prefix if optional, else return zero.
	/// </summary>
	/// <param name="w"></param>
	/// <param name="r"></param>
	/// <param name="x"></param>
	/// <param name="b"></param>
	/// <returns>The composed rex prefix or zero.</returns>
	constexpr auto PackRexOpt(const bool w, const bool r, const bool x, const bool b) -> U8
	{
		return w || r || x || b ? PackRex(w, r, x, b) : 0;
	}

	/// <summary>
	/// Packs the bits into the specified order:
	/// +-----------+-----------+-------+
	/// | bits01 |  bits234 |  bits567  |
	/// +---+---+---+---+---+---+---+---+
	/// | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
	/// +---+---+---+---+---+---+---+---+
	/// </summary>
	/// <param name="bits01"></param>
	/// <param name="bits234"></param>
	/// <param name="bits567"></param>
	/// <returns>The composed mod rm sib byte.</returns>
	constexpr auto PackModRm(const U8 bits01, const U8 bits234, const U8 bits567) -> U8
	{
		NOX_DBG_PAS_TRUE((bits01 & ~0b11) == 0, "Mask mismatch -> 2 bits requested");
		NOX_DBG_PAS_TRUE((bits234 & ~0b111) == 0, "Mask mismatch -> 3 bits requested");
		NOX_DBG_PAS_TRUE((bits567 & ~0b111) == 0, "Mask mismatch -> 3 bits requested");
		U8 trio {bits567};
		trio &= ~0xF8;
		trio |= (bits234 & ~0xF8) << 3;
		trio |= (bits01 & ~0xFC) << 6;
		return trio;
	}

	/// <summary>
	/// Writes a NOP chain of the specified size into the needle.
	/// </summary>
	/// <param name="needle">The machine code needle. Must have at least size elements.</param>
	/// <param name="size">The NOP chain size between 1 and 15 inclusive.</param>
	extern auto InjectNopChain(U8* needle, U8 size) -> void;

	/// <summary>
	/// Represents a register or data size as 16-bit machine words in bytes.
	/// </summary>
	enum class Size : U8
	{
		Byte = 1,
		Word = 2,
		DWord = 2 * Word,
		QWord = 4 * Word,
		XmmWord = 16,
		YmmWord = 32,
		ZmmWord = 64
	};

	enum class RegisterType : U8
	{
		Gpr,
		Simd
	};

	/// <summary>
	/// Represents an encodable CPU register.
	/// </summary>
	struct Register
	{
		/// <summary>
		/// The virtual register id.
		/// </summary>
		const U8               VirtualId;

		/// <summary>
		/// The physical register id (in the CPU).
		/// </summary>
		const U8               PhysicalId;

		/// <summary>
		/// The name of the register.
		/// </summary>
		const std::string_view Name;

		/// <summary>
		/// The size in bytes.
		/// </summary>
		const Size             Size;

		/// <summary>
		/// The type of the register.
		/// </summary>
		const RegisterType     Type;

		/// <summary>
		/// Equals.
		/// </summary>
		constexpr auto operator ==(const Register& other) const -> bool;

		/// <summary>
		/// Not equals.
		/// </summary>
		constexpr auto operator !=(const Register& other) const -> bool;
	};

	constexpr auto Register::operator==(const Register& other) const -> bool
	{
		return this->VirtualId == other.VirtualId;
	}
	
	constexpr auto Register::operator!=(const Register& other) const -> bool
	{
		return !(*this == other);
	}

	/// <summary>
	/// Represents the register: %rax
	/// </summary>
	constexpr Register RAX
	{
		.VirtualId = 0x00,
		.PhysicalId = 0x00,
		.Name = "rax",
		.Size = Size::QWord,
		.Type = RegisterType::Gpr
	};

	/// <summary>
	/// Represents the register: %rbx
	/// </summary>
	constexpr Register RBX
	{
		.VirtualId = 0x01,
		.PhysicalId = 0x03,
		.Name = "rbx",
		.Size = Size::QWord,
		.Type = RegisterType::Gpr
	};

	/// <summary>
	/// Represents the register: %rcx
	/// </summary>
	constexpr Register RCX
	{
		.VirtualId = 0x02,
		.PhysicalId = 0x01,
		.Name = "rcx",
		.Size = Size::QWord,
		.Type = RegisterType::Gpr
	};

	/// <summary>
	/// Represents the register: %rdx
	/// </summary>
	constexpr Register RDX
	{
		.VirtualId = 0x03,
		.PhysicalId = 0x02,
		.Name = "rdx",
		.Size = Size::QWord,
		.Type = RegisterType::Gpr
	};

	/// <summary>
	/// Represents the register: %rsi
	/// </summary>
	constexpr Register RSI
	{
		.VirtualId = 0x04,
		.PhysicalId = 0x06,
		.Name = "rsi",
		.Size = Size::QWord,
		.Type = RegisterType::Gpr
	};

	/// <summary>
	/// Represents the register: %rdi
	/// </summary>
	constexpr Register RDI
	{
		.VirtualId = 0x05,
		.PhysicalId = 0x07,
		.Name = "rdi",
		.Size = Size::QWord,
		.Type = RegisterType::Gpr
	};

	/// <summary>
	/// Represents the register: %rbp
	/// </summary>
	constexpr Register RBP
	{
		.VirtualId = 0x06,
		.PhysicalId = 0x05,
		.Name = "rbp",
		.Size = Size::QWord,
		.Type = RegisterType::Gpr
	};

	/// <summary>
	/// Represents the register: %rsp
	/// </summary>
	constexpr Register RSP
	{
		.VirtualId = 0x07,
		.PhysicalId = 0x04,
		.Name = "rsp",
		.Size = Size::QWord,
		.Type = RegisterType::Gpr
	};

	/// <summary>
	/// Represents the register: %r8
	/// </summary>
	constexpr Register R8
	{
		.VirtualId = 0x08,
		.PhysicalId = 0x00,
		.Name = "r8",
		.Size = Size::QWord,
		.Type = RegisterType::Gpr
	};

	/// <summary>
	/// Represents the register: %r9
	/// </summary>
	constexpr Register R9
	{
		.VirtualId = 0x09,
		.PhysicalId = 0x01,
		.Name = "r9",
		.Size = Size::QWord,
		.Type = RegisterType::Gpr
	};

	/// <summary>
	/// Represents the register: %r10
	/// </summary>
	constexpr Register R10
	{
		.VirtualId = 0x0A,
		.PhysicalId = 0x02,
		.Name = "r10",
		.Size = Size::QWord,
		.Type = RegisterType::Gpr
	};

	/// <summary>
	/// Represents the register: %r11
	/// </summary>
	constexpr Register R11
	{
		.VirtualId = 0x0B,
		.PhysicalId = 0x03,
		.Name = "r11",
		.Size = Size::QWord,
		.Type = RegisterType::Gpr
	};

	/// <summary>
	/// Represents the register: %r12
	/// </summary>
	constexpr Register R12
	{
		.VirtualId = 0x0C,
		.PhysicalId = 0x04,
		.Name = "r12",
		.Size = Size::QWord,
		.Type = RegisterType::Gpr
	};

	/// <summary>
	/// Represents the register: %r13
	/// </summary>
	constexpr Register R13
	{
		.VirtualId = 0x0D,
		.PhysicalId = 0x05,
		.Name = "r13",
		.Size = Size::QWord,
		.Type = RegisterType::Gpr
	};

	/// <summary>
	/// Represents the register: %r14
	/// </summary>
	constexpr Register R14
	{
		.VirtualId = 0x0E,
		.PhysicalId = 0x06,
		.Name = "r14",
		.Size = Size::QWord,
		.Type = RegisterType::Gpr
	};

	/// <summary>
	/// Represents the register: %r15
	/// </summary>
	constexpr Register R15
	{
		.VirtualId = 0x0F,
		.PhysicalId = 0x07,
		.Name = "r15",
		.Size = Size::QWord,
		.Type = RegisterType::Gpr
	};

	constexpr std::array<std::reference_wrapper<const Register>, 16> ALL_GPR_REGISTERS
	{
		std::ref(RAX),
		std::ref(RBX),
		std::ref(RCX),
		std::ref(RDX),
		std::ref(RSI),
		std::ref(RDI),
		std::ref(RBP),
		std::ref(RSP),
		std::ref(R8),
		std::ref(R9),
		std::ref(R10),
		std::ref(R11),
		std::ref(R12),
		std::ref(R13),
		std::ref(R14),
		std::ref(R15)
	};

	/// <summary>
	/// Contains all instruction types.
	/// </summary>
	enum class Instruction : U16
	{
		Adc,
		Adcx,
		Add,
		Addpd,
		Addps,
		Addsd,
		Addss,
		Addsubpd,
		Addsubps,
		Adox,
		Aesdec,
		Aesdeclast,
		Aesenc,
		Aesenclast,
		Aesimc,
		Aeskeygenassist,
		And,
		Andn,
		Andnpd,
		Andnps,
		Andpd,
		Andps,
		Bextr,
		Blcfill,
		Blci,
		Blcic,
		Blcmsk,
		Blcs,
		Blendpd,
		Blendps,
		Blendvpd,
		Blendvps,
		Blsfill,
		Blsi,
		Blsic,
		Blsmsk,
		Blsr,
		Bsf,
		Bsr,
		Bswap,
		Bt,
		Btc,
		Btr,
		Bts,
		Bzhi,
		Call,
		Cbw,
		Cdq,
		Cdqe,
		Clc,
		Cld,
		Clflush,
		Clflushopt,
		Clwb,
		Clzero,
		Cmc,
		Cmova,
		Cmovae,
		Cmovb,
		Cmovbe,
		Cmovc,
		Cmove,
		Cmovg,
		Cmovge,
		Cmovl,
		Cmovle,
		Cmovna,
		Cmovnae,
		Cmovnb,
		Cmovnbe,
		Cmovnc,
		Cmovne,
		Cmovng,
		Cmovnge,
		Cmovnl,
		Cmovnle,
		Cmovno,
		Cmovnp,
		Cmovns,
		Cmovnz,
		Cmovo,
		Cmovp,
		Cmovpe,
		Cmovpo,
		Cmovs,
		Cmovz,
		Cmp,
		Cmppd,
		Cmpps,
		Cmpsd,
		Cmpss,
		Cmpxchg,
		Cmpxchg16b,
		Cmpxchg8b,
		Comisd,
		Comiss,
		Cpuid,
		Cqo,
		Crc32,
		Cvtdq2pd,
		Cvtdq2ps,
		Cvtpd2dq,
		Cvtpd2pi,
		Cvtpd2ps,
		Cvtpi2pd,
		Cvtpi2ps,
		Cvtps2dq,
		Cvtps2pd,
		Cvtps2pi,
		Cvtsd2si,
		Cvtsd2ss,
		Cvtsi2sd,
		Cvtsi2ss,
		Cvtss2sd,
		Cvtss2si,
		Cvttpd2dq,
		Cvttpd2pi,
		Cvttps2dq,
		Cvttps2pi,
		Cvttsd2si,
		Cvttss2si,
		Cwd,
		Cwde,
		Dec,
		Div,
		Divpd,
		Divps,
		Divsd,
		Divss,
		Dppd,
		Dpps,
		Emms,
		Extractps,
		Extrq,
		Femms,
		Haddpd,
		Haddps,
		Hsubpd,
		Hsubps,
		Idiv,
		Imul,
		Inc,
		Insertps,
		Insertq,
		Int,
		Ja,
		Jae,
		Jb,
		Jbe,
		Jc,
		Je,
		Jecxz,
		Jg,
		Jge,
		Jl,
		Jle,
		Jmp,
		Jna,
		Jnae,
		Jnb,
		Jnbe,
		Jnc,
		Jne,
		Jng,
		Jnge,
		Jnl,
		Jnle,
		Jno,
		Jnp,
		Jns,
		Jnz,
		Jo,
		Jp,
		Jpe,
		Jpo,
		Jrcxz,
		Js,
		Jz,
		Kaddb,
		Kaddd,
		Kaddq,
		Kaddw,
		Kandb,
		Kandd,
		Kandnb,
		Kandnd,
		Kandnq,
		Kandnw,
		Kandq,
		Kandw,
		Kmovb,
		Kmovd,
		Kmovq,
		Kmovw,
		Knotb,
		Knotd,
		Knotq,
		Knotw,
		Korb,
		Kord,
		Korq,
		Kortestb,
		Kortestd,
		Kortestq,
		Kortestw,
		Korw,
		Kshiftlb,
		Kshiftld,
		Kshiftlq,
		Kshiftlw,
		Kshiftrb,
		Kshiftrd,
		Kshiftrq,
		Kshiftrw,
		Ktestb,
		Ktestd,
		Ktestq,
		Ktestw,
		Kunpckbw,
		Kunpckdq,
		Kunpckwd,
		Kxnorb,
		Kxnord,
		Kxnorq,
		Kxnorw,
		Kxorb,
		Kxord,
		Kxorq,
		Kxorw,
		Lddqu,
		Ldmxcsr,
		Lea,
		Lfence,
		Lzcnt,
		Maskmovdqu,
		Maskmovq,
		Maxpd,
		Maxps,
		Maxsd,
		Maxss,
		Mfence,
		Minpd,
		Minps,
		Minsd,
		Minss,
		Monitor,
		Monitorx,
		Mov,
		Movapd,
		Movaps,
		Movbe,
		Movd,
		Movddup,
		Movdq2q,
		Movdqa,
		Movdqu,
		Movhlps,
		Movhpd,
		Movhps,
		Movlhps,
		Movlpd,
		Movlps,
		Movmskpd,
		Movmskps,
		Movntdq,
		Movntdqa,
		Movnti,
		Movntpd,
		Movntps,
		Movntq,
		Movntsd,
		Movntss,
		Movq,
		Movq2dq,
		Movsd,
		Movshdup,
		Movsldup,
		Movss,
		Movsx,
		Movsxd,
		Movupd,
		Movups,
		Movzx,
		Mpsadbw,
		Mul,
		Mulpd,
		Mulps,
		Mulsd,
		Mulss,
		Mulx,
		Mwait,
		Mwaitx,
		Neg,
		Nop,
		Not,
		Or,
		Orpd,
		Orps,
		Pabsb,
		Pabsd,
		Pabsw,
		Packssdw,
		Packsswb,
		Packusdw,
		Packuswb,
		Paddb,
		Paddd,
		Paddq,
		Paddsb,
		Paddsw,
		Paddusb,
		Paddusw,
		Paddw,
		Palignr,
		Pand,
		Pandn,
		Pause,
		Pavgb,
		Pavgusb,
		Pavgw,
		Pblendvb,
		Pblendw,
		Pclmulqdq,
		Pcmpeqb,
		Pcmpeqd,
		Pcmpeqq,
		Pcmpeqw,
		Pcmpestri,
		Pcmpestrm,
		Pcmpgtb,
		Pcmpgtd,
		Pcmpgtq,
		Pcmpgtw,
		Pcmpistri,
		Pcmpistrm,
		Pdep,
		Pext,
		Pextrb,
		Pextrd,
		Pextrq,
		Pextrw,
		Pf2id,
		Pf2iw,
		Pfacc,
		Pfadd,
		Pfcmpeq,
		Pfcmpge,
		Pfcmpgt,
		Pfmax,
		Pfmin,
		Pfmul,
		Pfnacc,
		Pfpnacc,
		Pfrcp,
		Pfrcpit1,
		Pfrcpit2,
		Pfrsqit1,
		Pfrsqrt,
		Pfsub,
		Pfsubr,
		Phaddd,
		Phaddsw,
		Phaddw,
		Phminposuw,
		Phsubd,
		Phsubsw,
		Phsubw,
		Pi2fd,
		Pi2fw,
		Pinsrb,
		Pinsrd,
		Pinsrq,
		Pinsrw,
		Pmaddubsw,
		Pmaddwd,
		Pmaxsb,
		Pmaxsd,
		Pmaxsw,
		Pmaxub,
		Pmaxud,
		Pmaxuw,
		Pminsb,
		Pminsd,
		Pminsw,
		Pminub,
		Pminud,
		Pminuw,
		Pmovmskb,
		Pmovsxbd,
		Pmovsxbq,
		Pmovsxbw,
		Pmovsxdq,
		Pmovsxwd,
		Pmovsxwq,
		Pmovzxbd,
		Pmovzxbq,
		Pmovzxbw,
		Pmovzxdq,
		Pmovzxwd,
		Pmovzxwq,
		Pmuldq,
		Pmulhrsw,
		Pmulhrw,
		Pmulhuw,
		Pmulhw,
		Pmulld,
		Pmullw,
		Pmuludq,
		Pop,
		Popcnt,
		Por,
		Prefetch,
		Prefetchnta,
		Prefetcht0,
		Prefetcht1,
		Prefetcht2,
		Prefetchw,
		Prefetchwt1,
		Psadbw,
		Pshufb,
		Pshufd,
		Pshufhw,
		Pshuflw,
		Pshufw,
		Psignb,
		Psignd,
		Psignw,
		Pslld,
		Pslldq,
		Psllq,
		Psllw,
		Psrad,
		Psraw,
		Psrld,
		Psrldq,
		Psrlq,
		Psrlw,
		Psubb,
		Psubd,
		Psubq,
		Psubsb,
		Psubsw,
		Psubusb,
		Psubusw,
		Psubw,
		Pswapd,
		Ptest,
		Punpckhbw,
		Punpckhdq,
		Punpckhqdq,
		Punpckhwd,
		Punpcklbw,
		Punpckldq,
		Punpcklqdq,
		Punpcklwd,
		Push,
		Pxor,
		Rcl,
		Rcpps,
		Rcpss,
		Rcr,
		Rdrand,
		Rdseed,
		Rdtsc,
		Rdtscp,
		Ret,
		Rol,
		Ror,
		Rorx,
		Roundpd,
		Roundps,
		Roundsd,
		Roundss,
		Rsqrtps,
		Rsqrtss,
		Sal,
		Sar,
		Sarx,
		Sbb,
		Seta,
		Setae,
		Setb,
		Setbe,
		Setc,
		Sete,
		Setg,
		Setge,
		Setl,
		Setle,
		Setna,
		Setnae,
		Setnb,
		Setnbe,
		Setnc,
		Setne,
		Setng,
		Setnge,
		Setnl,
		Setnle,
		Setno,
		Setnp,
		Setns,
		Setnz,
		Seto,
		Setp,
		Setpe,
		Setpo,
		Sets,
		Setz,
		Sfence,
		Sha1msg1,
		Sha1msg2,
		Sha1nexte,
		Sha1rnds4,
		Sha256msg1,
		Sha256msg2,
		Sha256rnds2,
		Shl,
		Shld,
		Shlx,
		Shr,
		Shrd,
		Shrx,
		Shufpd,
		Shufps,
		Sqrtpd,
		Sqrtps,
		Sqrtsd,
		Sqrtss,
		Stc,
		Std,
		Stmxcsr,
		Sub,
		Subpd,
		Subps,
		Subsd,
		Subss,
		Syscall,
		T1mskc,
		Test,
		Tzcnt,
		Tzmsk,
		Ucomisd,
		Ucomiss,
		Ud2,
		Unpckhpd,
		Unpckhps,
		Unpcklpd,
		Unpcklps,
		Vaddpd,
		Vaddps,
		Vaddsd,
		Vaddss,
		Vaddsubpd,
		Vaddsubps,
		Vaesdec,
		Vaesdeclast,
		Vaesenc,
		Vaesenclast,
		Vaesimc,
		Vaeskeygenassist,
		Valignd,
		Valignq,
		Vandnpd,
		Vandnps,
		Vandpd,
		Vandps,
		Vblendmpd,
		Vblendmps,
		Vblendpd,
		Vblendps,
		Vblendvpd,
		Vblendvps,
		Vbroadcastf128,
		Vbroadcastf32x2,
		Vbroadcastf32x4,
		Vbroadcastf32x8,
		Vbroadcastf64x2,
		Vbroadcastf64x4,
		Vbroadcasti128,
		Vbroadcasti32x2,
		Vbroadcasti32x4,
		Vbroadcasti32x8,
		Vbroadcasti64x2,
		Vbroadcasti64x4,
		Vbroadcastsd,
		Vbroadcastss,
		Vcmppd,
		Vcmpps,
		Vcmpsd,
		Vcmpss,
		Vcomisd,
		Vcomiss,
		Vcompresspd,
		Vcompressps,
		Vcvtdq2pd,
		Vcvtdq2ps,
		Vcvtpd2dq,
		Vcvtpd2ps,
		Vcvtpd2qq,
		Vcvtpd2udq,
		Vcvtpd2uqq,
		Vcvtph2ps,
		Vcvtps2dq,
		Vcvtps2pd,
		Vcvtps2ph,
		Vcvtps2qq,
		Vcvtps2udq,
		Vcvtps2uqq,
		Vcvtqq2pd,
		Vcvtqq2ps,
		Vcvtsd2si,
		Vcvtsd2ss,
		Vcvtsd2usi,
		Vcvtsi2sd,
		Vcvtsi2ss,
		Vcvtss2sd,
		Vcvtss2si,
		Vcvtss2usi,
		Vcvttpd2dq,
		Vcvttpd2qq,
		Vcvttpd2udq,
		Vcvttpd2uqq,
		Vcvttps2dq,
		Vcvttps2qq,
		Vcvttps2udq,
		Vcvttps2uqq,
		Vcvttsd2si,
		Vcvttsd2usi,
		Vcvttss2si,
		Vcvttss2usi,
		Vcvtudq2pd,
		Vcvtudq2ps,
		Vcvtuqq2pd,
		Vcvtuqq2ps,
		Vcvtusi2sd,
		Vcvtusi2ss,
		Vdbpsadbw,
		Vdivpd,
		Vdivps,
		Vdivsd,
		Vdivss,
		Vdppd,
		Vdpps,
		Vexp2pd,
		Vexp2ps,
		Vexpandpd,
		Vexpandps,
		Vextractf128,
		Vextractf32x4,
		Vextractf32x8,
		Vextractf64x2,
		Vextractf64x4,
		Vextracti128,
		Vextracti32x4,
		Vextracti32x8,
		Vextracti64x2,
		Vextracti64x4,
		Vextractps,
		Vfixupimmpd,
		Vfixupimmps,
		Vfixupimmsd,
		Vfixupimmss,
		Vfmadd132pd,
		Vfmadd132ps,
		Vfmadd132sd,
		Vfmadd132ss,
		Vfmadd213pd,
		Vfmadd213ps,
		Vfmadd213sd,
		Vfmadd213ss,
		Vfmadd231pd,
		Vfmadd231ps,
		Vfmadd231sd,
		Vfmadd231ss,
		Vfmaddpd,
		Vfmaddps,
		Vfmaddsd,
		Vfmaddss,
		Vfmaddsub132pd,
		Vfmaddsub132ps,
		Vfmaddsub213pd,
		Vfmaddsub213ps,
		Vfmaddsub231pd,
		Vfmaddsub231ps,
		Vfmaddsubpd,
		Vfmaddsubps,
		Vfmsub132pd,
		Vfmsub132ps,
		Vfmsub132sd,
		Vfmsub132ss,
		Vfmsub213pd,
		Vfmsub213ps,
		Vfmsub213sd,
		Vfmsub213ss,
		Vfmsub231pd,
		Vfmsub231ps,
		Vfmsub231sd,
		Vfmsub231ss,
		Vfmsubadd132pd,
		Vfmsubadd132ps,
		Vfmsubadd213pd,
		Vfmsubadd213ps,
		Vfmsubadd231pd,
		Vfmsubadd231ps,
		Vfmsubaddpd,
		Vfmsubaddps,
		Vfmsubpd,
		Vfmsubps,
		Vfmsubsd,
		Vfmsubss,
		Vfnmadd132pd,
		Vfnmadd132ps,
		Vfnmadd132sd,
		Vfnmadd132ss,
		Vfnmadd213pd,
		Vfnmadd213ps,
		Vfnmadd213sd,
		Vfnmadd213ss,
		Vfnmadd231pd,
		Vfnmadd231ps,
		Vfnmadd231sd,
		Vfnmadd231ss,
		Vfnmaddpd,
		Vfnmaddps,
		Vfnmaddsd,
		Vfnmaddss,
		Vfnmsub132pd,
		Vfnmsub132ps,
		Vfnmsub132sd,
		Vfnmsub132ss,
		Vfnmsub213pd,
		Vfnmsub213ps,
		Vfnmsub213sd,
		Vfnmsub213ss,
		Vfnmsub231pd,
		Vfnmsub231ps,
		Vfnmsub231sd,
		Vfnmsub231ss,
		Vfnmsubpd,
		Vfnmsubps,
		Vfnmsubsd,
		Vfnmsubss,
		Vfpclasspd,
		Vfpclassps,
		Vfpclasssd,
		Vfpclassss,
		Vfrczpd,
		Vfrczps,
		Vfrczsd,
		Vfrczss,
		Vgatherdpd,
		Vgatherdps,
		Vgatherpf0dpd,
		Vgatherpf0dps,
		Vgatherpf0qpd,
		Vgatherpf0qps,
		Vgatherpf1dpd,
		Vgatherpf1dps,
		Vgatherpf1qpd,
		Vgatherpf1qps,
		Vgatherqpd,
		Vgatherqps,
		Vgetexppd,
		Vgetexpps,
		Vgetexpsd,
		Vgetexpss,
		Vgetmantpd,
		Vgetmantps,
		Vgetmantsd,
		Vgetmantss,
		Vhaddpd,
		Vhaddps,
		Vhsubpd,
		Vhsubps,
		Vinsertf128,
		Vinsertf32x4,
		Vinsertf32x8,
		Vinsertf64x2,
		Vinsertf64x4,
		Vinserti128,
		Vinserti32x4,
		Vinserti32x8,
		Vinserti64x2,
		Vinserti64x4,
		Vinsertps,
		Vlddqu,
		Vldmxcsr,
		Vmaskmovdqu,
		Vmaskmovpd,
		Vmaskmovps,
		Vmaxpd,
		Vmaxps,
		Vmaxsd,
		Vmaxss,
		Vminpd,
		Vminps,
		Vminsd,
		Vminss,
		Vmovapd,
		Vmovaps,
		Vmovd,
		Vmovddup,
		Vmovdqa,
		Vmovdqa32,
		Vmovdqa64,
		Vmovdqu,
		Vmovdqu16,
		Vmovdqu32,
		Vmovdqu64,
		Vmovdqu8,
		Vmovhlps,
		Vmovhpd,
		Vmovhps,
		Vmovlhps,
		Vmovlpd,
		Vmovlps,
		Vmovmskpd,
		Vmovmskps,
		Vmovntdq,
		Vmovntdqa,
		Vmovntpd,
		Vmovntps,
		Vmovq,
		Vmovsd,
		Vmovshdup,
		Vmovsldup,
		Vmovss,
		Vmovupd,
		Vmovups,
		Vmpsadbw,
		Vmulpd,
		Vmulps,
		Vmulsd,
		Vmulss,
		Vorpd,
		Vorps,
		Vpabsb,
		Vpabsd,
		Vpabsq,
		Vpabsw,
		Vpackssdw,
		Vpacksswb,
		Vpackusdw,
		Vpackuswb,
		Vpaddb,
		Vpaddd,
		Vpaddq,
		Vpaddsb,
		Vpaddsw,
		Vpaddusb,
		Vpaddusw,
		Vpaddw,
		Vpalignr,
		Vpand,
		Vpandd,
		Vpandn,
		Vpandnd,
		Vpandnq,
		Vpandq,
		Vpavgb,
		Vpavgw,
		Vpblendd,
		Vpblendmb,
		Vpblendmd,
		Vpblendmq,
		Vpblendmw,
		Vpblendvb,
		Vpblendw,
		Vpbroadcastb,
		Vpbroadcastd,
		Vpbroadcastmb2q,
		Vpbroadcastmw2d,
		Vpbroadcastq,
		Vpbroadcastw,
		Vpclmulqdq,
		Vpcmov,
		Vpcmpb,
		Vpcmpd,
		Vpcmpeqb,
		Vpcmpeqd,
		Vpcmpeqq,
		Vpcmpeqw,
		Vpcmpestri,
		Vpcmpestrm,
		Vpcmpgtb,
		Vpcmpgtd,
		Vpcmpgtq,
		Vpcmpgtw,
		Vpcmpistri,
		Vpcmpistrm,
		Vpcmpq,
		Vpcmpub,
		Vpcmpud,
		Vpcmpuq,
		Vpcmpuw,
		Vpcmpw,
		Vpcomb,
		Vpcomd,
		Vpcompressd,
		Vpcompressq,
		Vpcomq,
		Vpcomub,
		Vpcomud,
		Vpcomuq,
		Vpcomuw,
		Vpcomw,
		Vpconflictd,
		Vpconflictq,
		Vperm2f128,
		Vperm2i128,
		Vpermb,
		Vpermd,
		Vpermi2b,
		Vpermi2d,
		Vpermi2pd,
		Vpermi2ps,
		Vpermi2q,
		Vpermi2w,
		Vpermil2pd,
		Vpermil2ps,
		Vpermilpd,
		Vpermilps,
		Vpermpd,
		Vpermps,
		Vpermq,
		Vpermt2b,
		Vpermt2d,
		Vpermt2pd,
		Vpermt2ps,
		Vpermt2q,
		Vpermt2w,
		Vpermw,
		Vpexpandd,
		Vpexpandq,
		Vpextrb,
		Vpextrd,
		Vpextrq,
		Vpextrw,
		Vpgatherdd,
		Vpgatherdq,
		Vpgatherqd,
		Vpgatherqq,
		Vphaddbd,
		Vphaddbq,
		Vphaddbw,
		Vphaddd,
		Vphadddq,
		Vphaddsw,
		Vphaddubd,
		Vphaddubq,
		Vphaddubw,
		Vphaddudq,
		Vphadduwd,
		Vphadduwq,
		Vphaddw,
		Vphaddwd,
		Vphaddwq,
		Vphminposuw,
		Vphsubbw,
		Vphsubd,
		Vphsubdq,
		Vphsubsw,
		Vphsubw,
		Vphsubwd,
		Vpinsrb,
		Vpinsrd,
		Vpinsrq,
		Vpinsrw,
		Vplzcntd,
		Vplzcntq,
		Vpmacsdd,
		Vpmacsdqh,
		Vpmacsdql,
		Vpmacssdd,
		Vpmacssdqh,
		Vpmacssdql,
		Vpmacsswd,
		Vpmacssww,
		Vpmacswd,
		Vpmacsww,
		Vpmadcsswd,
		Vpmadcswd,
		Vpmadd52huq,
		Vpmadd52luq,
		Vpmaddubsw,
		Vpmaddwd,
		Vpmaskmovd,
		Vpmaskmovq,
		Vpmaxsb,
		Vpmaxsd,
		Vpmaxsq,
		Vpmaxsw,
		Vpmaxub,
		Vpmaxud,
		Vpmaxuq,
		Vpmaxuw,
		Vpminsb,
		Vpminsd,
		Vpminsq,
		Vpminsw,
		Vpminub,
		Vpminud,
		Vpminuq,
		Vpminuw,
		Vpmovb2m,
		Vpmovd2m,
		Vpmovdb,
		Vpmovdw,
		Vpmovm2b,
		Vpmovm2d,
		Vpmovm2q,
		Vpmovm2w,
		Vpmovmskb,
		Vpmovq2m,
		Vpmovqb,
		Vpmovqd,
		Vpmovqw,
		Vpmovsdb,
		Vpmovsdw,
		Vpmovsqb,
		Vpmovsqd,
		Vpmovsqw,
		Vpmovswb,
		Vpmovsxbd,
		Vpmovsxbq,
		Vpmovsxbw,
		Vpmovsxdq,
		Vpmovsxwd,
		Vpmovsxwq,
		Vpmovusdb,
		Vpmovusdw,
		Vpmovusqb,
		Vpmovusqd,
		Vpmovusqw,
		Vpmovuswb,
		Vpmovw2m,
		Vpmovwb,
		Vpmovzxbd,
		Vpmovzxbq,
		Vpmovzxbw,
		Vpmovzxdq,
		Vpmovzxwd,
		Vpmovzxwq,
		Vpmuldq,
		Vpmulhrsw,
		Vpmulhuw,
		Vpmulhw,
		Vpmulld,
		Vpmullq,
		Vpmullw,
		Vpmultishiftqb,
		Vpmuludq,
		Vpopcntd,
		Vpopcntq,
		Vpor,
		Vpord,
		Vporq,
		Vpperm,
		Vprold,
		Vprolq,
		Vprolvd,
		Vprolvq,
		Vprord,
		Vprorq,
		Vprorvd,
		Vprorvq,
		Vprotb,
		Vprotd,
		Vprotq,
		Vprotw,
		Vpsadbw,
		Vpscatterdd,
		Vpscatterdq,
		Vpscatterqd,
		Vpscatterqq,
		Vpshab,
		Vpshad,
		Vpshaq,
		Vpshaw,
		Vpshlb,
		Vpshld,
		Vpshlq,
		Vpshlw,
		Vpshufb,
		Vpshufd,
		Vpshufhw,
		Vpshuflw,
		Vpsignb,
		Vpsignd,
		Vpsignw,
		Vpslld,
		Vpslldq,
		Vpsllq,
		Vpsllvd,
		Vpsllvq,
		Vpsllvw,
		Vpsllw,
		Vpsrad,
		Vpsraq,
		Vpsravd,
		Vpsravq,
		Vpsravw,
		Vpsraw,
		Vpsrld,
		Vpsrldq,
		Vpsrlq,
		Vpsrlvd,
		Vpsrlvq,
		Vpsrlvw,
		Vpsrlw,
		Vpsubb,
		Vpsubd,
		Vpsubq,
		Vpsubsb,
		Vpsubsw,
		Vpsubusb,
		Vpsubusw,
		Vpsubw,
		Vpternlogd,
		Vpternlogq,
		Vptest,
		Vptestmb,
		Vptestmd,
		Vptestmq,
		Vptestmw,
		Vptestnmb,
		Vptestnmd,
		Vptestnmq,
		Vptestnmw,
		Vpunpckhbw,
		Vpunpckhdq,
		Vpunpckhqdq,
		Vpunpckhwd,
		Vpunpcklbw,
		Vpunpckldq,
		Vpunpcklqdq,
		Vpunpcklwd,
		Vpxor,
		Vpxord,
		Vpxorq,
		Vrangepd,
		Vrangeps,
		Vrangesd,
		Vrangess,
		Vrcp14pd,
		Vrcp14ps,
		Vrcp14sd,
		Vrcp14ss,
		Vrcp28pd,
		Vrcp28ps,
		Vrcp28sd,
		Vrcp28ss,
		Vrcpps,
		Vrcpss,
		Vreducepd,
		Vreduceps,
		Vreducesd,
		Vreducess,
		Vrndscalepd,
		Vrndscaleps,
		Vrndscalesd,
		Vrndscaless,
		Vroundpd,
		Vroundps,
		Vroundsd,
		Vroundss,
		Vrsqrt14pd,
		Vrsqrt14ps,
		Vrsqrt14sd,
		Vrsqrt14ss,
		Vrsqrt28pd,
		Vrsqrt28ps,
		Vrsqrt28sd,
		Vrsqrt28ss,
		Vrsqrtps,
		Vrsqrtss,
		Vscalefpd,
		Vscalefps,
		Vscalefsd,
		Vscalefss,
		Vscatterdpd,
		Vscatterdps,
		Vscatterpf0dpd,
		Vscatterpf0dps,
		Vscatterpf0qpd,
		Vscatterpf0qps,
		Vscatterpf1dpd,
		Vscatterpf1dps,
		Vscatterpf1qpd,
		Vscatterpf1qps,
		Vscatterqpd,
		Vscatterqps,
		Vshuff32x4,
		Vshuff64x2,
		Vshufi32x4,
		Vshufi64x2,
		Vshufpd,
		Vshufps,
		Vsqrtpd,
		Vsqrtps,
		Vsqrtsd,
		Vsqrtss,
		Vstmxcsr,
		Vsubpd,
		Vsubps,
		Vsubsd,
		Vsubss,
		Vtestpd,
		Vtestps,
		Vucomisd,
		Vucomiss,
		Vunpckhpd,
		Vunpckhps,
		Vunpcklpd,
		Vunpcklps,
		Vxorpd,
		Vxorps,
		Vzeroall,
		Vzeroupper,
		Xadd,
		Xchg,
		Xgetbv,
		Xlatb,
		Xor,
		Xorpd,
		Xorps,

		$Count
	};

	/// <summary>
	/// Contains all mnemonics.
	/// </summary>
	constexpr std::array<std::string_view, static_cast<U64>(Instruction::$Count)> MNEMONICS
	{
		"ADC",
		"ADCX",
		"ADD",
		"ADDPD",
		"ADDPS",
		"ADDSD",
		"ADDSS",
		"ADDSUBPD",
		"ADDSUBPS",
		"ADOX",
		"AESDEC",
		"AESDECLAST",
		"AESENC",
		"AESENCLAST",
		"AESIMC",
		"AESKEYGENASSIST",
		"AND",
		"ANDN",
		"ANDNPD",
		"ANDNPS",
		"ANDPD",
		"ANDPS",
		"BEXTR",
		"BLCFILL",
		"BLCI",
		"BLCIC",
		"BLCMSK",
		"BLCS",
		"BLENDPD",
		"BLENDPS",
		"BLENDVPD",
		"BLENDVPS",
		"BLSFILL",
		"BLSI",
		"BLSIC",
		"BLSMSK",
		"BLSR",
		"BSF",
		"BSR",
		"BSWAP",
		"BT",
		"BTC",
		"BTR",
		"BTS",
		"BZHI",
		"CALL",
		"CBW",
		"CDQ",
		"CDQE",
		"CLC",
		"CLD",
		"CLFLUSH",
		"CLFLUSHOPT",
		"CLWB",
		"CLZERO",
		"CMC",
		"CMOVA",
		"CMOVAE",
		"CMOVB",
		"CMOVBE",
		"CMOVC",
		"CMOVE",
		"CMOVG",
		"CMOVGE",
		"CMOVL",
		"CMOVLE",
		"CMOVNA",
		"CMOVNAE",
		"CMOVNB",
		"CMOVNBE",
		"CMOVNC",
		"CMOVNE",
		"CMOVNG",
		"CMOVNGE",
		"CMOVNL",
		"CMOVNLE",
		"CMOVNO",
		"CMOVNP",
		"CMOVNS",
		"CMOVNZ",
		"CMOVO",
		"CMOVP",
		"CMOVPE",
		"CMOVPO",
		"CMOVS",
		"CMOVZ",
		"CMP",
		"CMPPD",
		"CMPPS",
		"CMPSD",
		"CMPSS",
		"CMPXCHG",
		"CMPXCHG16B",
		"CMPXCHG8B",
		"COMISD",
		"COMISS",
		"CPUID",
		"CQO",
		"CRC32",
		"CVTDQ2PD",
		"CVTDQ2PS",
		"CVTPD2DQ",
		"CVTPD2PI",
		"CVTPD2PS",
		"CVTPI2PD",
		"CVTPI2PS",
		"CVTPS2DQ",
		"CVTPS2PD",
		"CVTPS2PI",
		"CVTSD2SI",
		"CVTSD2SS",
		"CVTSI2SD",
		"CVTSI2SS",
		"CVTSS2SD",
		"CVTSS2SI",
		"CVTTPD2DQ",
		"CVTTPD2PI",
		"CVTTPS2DQ",
		"CVTTPS2PI",
		"CVTTSD2SI",
		"CVTTSS2SI",
		"CWD",
		"CWDE",
		"DEC",
		"DIV",
		"DIVPD",
		"DIVPS",
		"DIVSD",
		"DIVSS",
		"DPPD",
		"DPPS",
		"EMMS",
		"EXTRACTPS",
		"EXTRQ",
		"FEMMS",
		"HADDPD",
		"HADDPS",
		"HSUBPD",
		"HSUBPS",
		"IDIV",
		"IMUL",
		"INC",
		"INSERTPS",
		"INSERTQ",
		"INT",
		"JA",
		"JAE",
		"JB",
		"JBE",
		"JC",
		"JE",
		"JECXZ",
		"JG",
		"JGE",
		"JL",
		"JLE",
		"JMP",
		"JNA",
		"JNAE",
		"JNB",
		"JNBE",
		"JNC",
		"JNE",
		"JNG",
		"JNGE",
		"JNL",
		"JNLE",
		"JNO",
		"JNP",
		"JNS",
		"JNZ",
		"JO",
		"JP",
		"JPE",
		"JPO",
		"JRCXZ",
		"JS",
		"JZ",
		"KADDB",
		"KADDD",
		"KADDQ",
		"KADDW",
		"KANDB",
		"KANDD",
		"KANDNB",
		"KANDND",
		"KANDNQ",
		"KANDNW",
		"KANDQ",
		"KANDW",
		"KMOVB",
		"KMOVD",
		"KMOVQ",
		"KMOVW",
		"KNOTB",
		"KNOTD",
		"KNOTQ",
		"KNOTW",
		"KORB",
		"KORD",
		"KORQ",
		"KORTESTB",
		"KORTESTD",
		"KORTESTQ",
		"KORTESTW",
		"KORW",
		"KSHIFTLB",
		"KSHIFTLD",
		"KSHIFTLQ",
		"KSHIFTLW",
		"KSHIFTRB",
		"KSHIFTRD",
		"KSHIFTRQ",
		"KSHIFTRW",
		"KTESTB",
		"KTESTD",
		"KTESTQ",
		"KTESTW",
		"KUNPCKBW",
		"KUNPCKDQ",
		"KUNPCKWD",
		"KXNORB",
		"KXNORD",
		"KXNORQ",
		"KXNORW",
		"KXORB",
		"KXORD",
		"KXORQ",
		"KXORW",
		"LDDQU",
		"LDMXCSR",
		"LEA",
		"LFENCE",
		"LZCNT",
		"MASKMOVDQU",
		"MASKMOVQ",
		"MAXPD",
		"MAXPS",
		"MAXSD",
		"MAXSS",
		"MFENCE",
		"MINPD",
		"MINPS",
		"MINSD",
		"MINSS",
		"MONITOR",
		"MONITORX",
		"MOV",
		"MOVAPD",
		"MOVAPS",
		"MOVBE",
		"MOVD",
		"MOVDDUP",
		"MOVDQ2Q",
		"MOVDQA",
		"MOVDQU",
		"MOVHLPS",
		"MOVHPD",
		"MOVHPS",
		"MOVLHPS",
		"MOVLPD",
		"MOVLPS",
		"MOVMSKPD",
		"MOVMSKPS",
		"MOVNTDQ",
		"MOVNTDQA",
		"MOVNTI",
		"MOVNTPD",
		"MOVNTPS",
		"MOVNTQ",
		"MOVNTSD",
		"MOVNTSS",
		"MOVQ",
		"MOVQ2DQ",
		"MOVSD",
		"MOVSHDUP",
		"MOVSLDUP",
		"MOVSS",
		"MOVSX",
		"MOVSXD",
		"MOVUPD",
		"MOVUPS",
		"MOVZX",
		"MPSADBW",
		"MUL",
		"MULPD",
		"MULPS",
		"MULSD",
		"MULSS",
		"MULX",
		"MWAIT",
		"MWAITX",
		"NEG",
		"NOP",
		"NOT",
		"OR",
		"ORPD",
		"ORPS",
		"PABSB",
		"PABSD",
		"PABSW",
		"PACKSSDW",
		"PACKSSWB",
		"PACKUSDW",
		"PACKUSWB",
		"PADDB",
		"PADDD",
		"PADDQ",
		"PADDSB",
		"PADDSW",
		"PADDUSB",
		"PADDUSW",
		"PADDW",
		"PALIGNR",
		"PAND",
		"PANDN",
		"PAUSE",
		"PAVGB",
		"PAVGUSB",
		"PAVGW",
		"PBLENDVB",
		"PBLENDW",
		"PCLMULQDQ",
		"PCMPEQB",
		"PCMPEQD",
		"PCMPEQQ",
		"PCMPEQW",
		"PCMPESTRI",
		"PCMPESTRM",
		"PCMPGTB",
		"PCMPGTD",
		"PCMPGTQ",
		"PCMPGTW",
		"PCMPISTRI",
		"PCMPISTRM",
		"PDEP",
		"PEXT",
		"PEXTRB",
		"PEXTRD",
		"PEXTRQ",
		"PEXTRW",
		"PF2ID",
		"PF2IW",
		"PFACC",
		"PFADD",
		"PFCMPEQ",
		"PFCMPGE",
		"PFCMPGT",
		"PFMAX",
		"PFMIN",
		"PFMUL",
		"PFNACC",
		"PFPNACC",
		"PFRCP",
		"PFRCPIT1",
		"PFRCPIT2",
		"PFRSQIT1",
		"PFRSQRT",
		"PFSUB",
		"PFSUBR",
		"PHADDD",
		"PHADDSW",
		"PHADDW",
		"PHMINPOSUW",
		"PHSUBD",
		"PHSUBSW",
		"PHSUBW",
		"PI2FD",
		"PI2FW",
		"PINSRB",
		"PINSRD",
		"PINSRQ",
		"PINSRW",
		"PMADDUBSW",
		"PMADDWD",
		"PMAXSB",
		"PMAXSD",
		"PMAXSW",
		"PMAXUB",
		"PMAXUD",
		"PMAXUW",
		"PMINSB",
		"PMINSD",
		"PMINSW",
		"PMINUB",
		"PMINUD",
		"PMINUW",
		"PMOVMSKB",
		"PMOVSXBD",
		"PMOVSXBQ",
		"PMOVSXBW",
		"PMOVSXDQ",
		"PMOVSXWD",
		"PMOVSXWQ",
		"PMOVZXBD",
		"PMOVZXBQ",
		"PMOVZXBW",
		"PMOVZXDQ",
		"PMOVZXWD",
		"PMOVZXWQ",
		"PMULDQ",
		"PMULHRSW",
		"PMULHRW",
		"PMULHUW",
		"PMULHW",
		"PMULLD",
		"PMULLW",
		"PMULUDQ",
		"POP",
		"POPCNT",
		"POR",
		"PREFETCH",
		"PREFETCHNTA",
		"PREFETCHT0",
		"PREFETCHT1",
		"PREFETCHT2",
		"PREFETCHW",
		"PREFETCHWT1",
		"PSADBW",
		"PSHUFB",
		"PSHUFD",
		"PSHUFHW",
		"PSHUFLW",
		"PSHUFW",
		"PSIGNB",
		"PSIGND",
		"PSIGNW",
		"PSLLD",
		"PSLLDQ",
		"PSLLQ",
		"PSLLW",
		"PSRAD",
		"PSRAW",
		"PSRLD",
		"PSRLDQ",
		"PSRLQ",
		"PSRLW",
		"PSUBB",
		"PSUBD",
		"PSUBQ",
		"PSUBSB",
		"PSUBSW",
		"PSUBUSB",
		"PSUBUSW",
		"PSUBW",
		"PSWAPD",
		"PTEST",
		"PUNPCKHBW",
		"PUNPCKHDQ",
		"PUNPCKHQDQ",
		"PUNPCKHWD",
		"PUNPCKLBW",
		"PUNPCKLDQ",
		"PUNPCKLQDQ",
		"PUNPCKLWD",
		"PUSH",
		"PXOR",
		"RCL",
		"RCPPS",
		"RCPSS",
		"RCR",
		"RDRAND",
		"RDSEED",
		"RDTSC",
		"RDTSCP",
		"RET",
		"ROL",
		"ROR",
		"RORX",
		"ROUNDPD",
		"ROUNDPS",
		"ROUNDSD",
		"ROUNDSS",
		"RSQRTPS",
		"RSQRTSS",
		"SAL",
		"SAR",
		"SARX",
		"SBB",
		"SETA",
		"SETAE",
		"SETB",
		"SETBE",
		"SETC",
		"SETE",
		"SETG",
		"SETGE",
		"SETL",
		"SETLE",
		"SETNA",
		"SETNAE",
		"SETNB",
		"SETNBE",
		"SETNC",
		"SETNE",
		"SETNG",
		"SETNGE",
		"SETNL",
		"SETNLE",
		"SETNO",
		"SETNP",
		"SETNS",
		"SETNZ",
		"SETO",
		"SETP",
		"SETPE",
		"SETPO",
		"SETS",
		"SETZ",
		"SFENCE",
		"SHA1MSG1",
		"SHA1MSG2",
		"SHA1NEXTE",
		"SHA1RNDS4",
		"SHA256MSG1",
		"SHA256MSG2",
		"SHA256RNDS2",
		"SHL",
		"SHLD",
		"SHLX",
		"SHR",
		"SHRD",
		"SHRX",
		"SHUFPD",
		"SHUFPS",
		"SQRTPD",
		"SQRTPS",
		"SQRTSD",
		"SQRTSS",
		"STC",
		"STD",
		"STMXCSR",
		"SUB",
		"SUBPD",
		"SUBPS",
		"SUBSD",
		"SUBSS",
		"SYSCALL",
		"T1MSKC",
		"TEST",
		"TZCNT",
		"TZMSK",
		"UCOMISD",
		"UCOMISS",
		"UD2",
		"UNPCKHPD",
		"UNPCKHPS",
		"UNPCKLPD",
		"UNPCKLPS",
		"VADDPD",
		"VADDPS",
		"VADDSD",
		"VADDSS",
		"VADDSUBPD",
		"VADDSUBPS",
		"VAESDEC",
		"VAESDECLAST",
		"VAESENC",
		"VAESENCLAST",
		"VAESIMC",
		"VAESKEYGENASSIST",
		"VALIGND",
		"VALIGNQ",
		"VANDNPD",
		"VANDNPS",
		"VANDPD",
		"VANDPS",
		"VBLENDMPD",
		"VBLENDMPS",
		"VBLENDPD",
		"VBLENDPS",
		"VBLENDVPD",
		"VBLENDVPS",
		"VBROADCASTF128",
		"VBROADCASTF32X2",
		"VBROADCASTF32X4",
		"VBROADCASTF32X8",
		"VBROADCASTF64X2",
		"VBROADCASTF64X4",
		"VBROADCASTI128",
		"VBROADCASTI32X2",
		"VBROADCASTI32X4",
		"VBROADCASTI32X8",
		"VBROADCASTI64X2",
		"VBROADCASTI64X4",
		"VBROADCASTSD",
		"VBROADCASTSS",
		"VCMPPD",
		"VCMPPS",
		"VCMPSD",
		"VCMPSS",
		"VCOMISD",
		"VCOMISS",
		"VCOMPRESSPD",
		"VCOMPRESSPS",
		"VCVTDQ2PD",
		"VCVTDQ2PS",
		"VCVTPD2DQ",
		"VCVTPD2PS",
		"VCVTPD2QQ",
		"VCVTPD2UDQ",
		"VCVTPD2UQQ",
		"VCVTPH2PS",
		"VCVTPS2DQ",
		"VCVTPS2PD",
		"VCVTPS2PH",
		"VCVTPS2QQ",
		"VCVTPS2UDQ",
		"VCVTPS2UQQ",
		"VCVTQQ2PD",
		"VCVTQQ2PS",
		"VCVTSD2SI",
		"VCVTSD2SS",
		"VCVTSD2USI",
		"VCVTSI2SD",
		"VCVTSI2SS",
		"VCVTSS2SD",
		"VCVTSS2SI",
		"VCVTSS2USI",
		"VCVTTPD2DQ",
		"VCVTTPD2QQ",
		"VCVTTPD2UDQ",
		"VCVTTPD2UQQ",
		"VCVTTPS2DQ",
		"VCVTTPS2QQ",
		"VCVTTPS2UDQ",
		"VCVTTPS2UQQ",
		"VCVTTSD2SI",
		"VCVTTSD2USI",
		"VCVTTSS2SI",
		"VCVTTSS2USI",
		"VCVTUDQ2PD",
		"VCVTUDQ2PS",
		"VCVTUQQ2PD",
		"VCVTUQQ2PS",
		"VCVTUSI2SD",
		"VCVTUSI2SS",
		"VDBPSADBW",
		"VDIVPD",
		"VDIVPS",
		"VDIVSD",
		"VDIVSS",
		"VDPPD",
		"VDPPS",
		"VEXP2PD",
		"VEXP2PS",
		"VEXPANDPD",
		"VEXPANDPS",
		"VEXTRACTF128",
		"VEXTRACTF32X4",
		"VEXTRACTF32X8",
		"VEXTRACTF64X2",
		"VEXTRACTF64X4",
		"VEXTRACTI128",
		"VEXTRACTI32X4",
		"VEXTRACTI32X8",
		"VEXTRACTI64X2",
		"VEXTRACTI64X4",
		"VEXTRACTPS",
		"VFIXUPIMMPD",
		"VFIXUPIMMPS",
		"VFIXUPIMMSD",
		"VFIXUPIMMSS",
		"VFMADD132PD",
		"VFMADD132PS",
		"VFMADD132SD",
		"VFMADD132SS",
		"VFMADD213PD",
		"VFMADD213PS",
		"VFMADD213SD",
		"VFMADD213SS",
		"VFMADD231PD",
		"VFMADD231PS",
		"VFMADD231SD",
		"VFMADD231SS",
		"VFMADDPD",
		"VFMADDPS",
		"VFMADDSD",
		"VFMADDSS",
		"VFMADDSUB132PD",
		"VFMADDSUB132PS",
		"VFMADDSUB213PD",
		"VFMADDSUB213PS",
		"VFMADDSUB231PD",
		"VFMADDSUB231PS",
		"VFMADDSUBPD",
		"VFMADDSUBPS",
		"VFMSUB132PD",
		"VFMSUB132PS",
		"VFMSUB132SD",
		"VFMSUB132SS",
		"VFMSUB213PD",
		"VFMSUB213PS",
		"VFMSUB213SD",
		"VFMSUB213SS",
		"VFMSUB231PD",
		"VFMSUB231PS",
		"VFMSUB231SD",
		"VFMSUB231SS",
		"VFMSUBADD132PD",
		"VFMSUBADD132PS",
		"VFMSUBADD213PD",
		"VFMSUBADD213PS",
		"VFMSUBADD231PD",
		"VFMSUBADD231PS",
		"VFMSUBADDPD",
		"VFMSUBADDPS",
		"VFMSUBPD",
		"VFMSUBPS",
		"VFMSUBSD",
		"VFMSUBSS",
		"VFNMADD132PD",
		"VFNMADD132PS",
		"VFNMADD132SD",
		"VFNMADD132SS",
		"VFNMADD213PD",
		"VFNMADD213PS",
		"VFNMADD213SD",
		"VFNMADD213SS",
		"VFNMADD231PD",
		"VFNMADD231PS",
		"VFNMADD231SD",
		"VFNMADD231SS",
		"VFNMADDPD",
		"VFNMADDPS",
		"VFNMADDSD",
		"VFNMADDSS",
		"VFNMSUB132PD",
		"VFNMSUB132PS",
		"VFNMSUB132SD",
		"VFNMSUB132SS",
		"VFNMSUB213PD",
		"VFNMSUB213PS",
		"VFNMSUB213SD",
		"VFNMSUB213SS",
		"VFNMSUB231PD",
		"VFNMSUB231PS",
		"VFNMSUB231SD",
		"VFNMSUB231SS",
		"VFNMSUBPD",
		"VFNMSUBPS",
		"VFNMSUBSD",
		"VFNMSUBSS",
		"VFPCLASSPD",
		"VFPCLASSPS",
		"VFPCLASSSD",
		"VFPCLASSSS",
		"VFRCZPD",
		"VFRCZPS",
		"VFRCZSD",
		"VFRCZSS",
		"VGATHERDPD",
		"VGATHERDPS",
		"VGATHERPF0DPD",
		"VGATHERPF0DPS",
		"VGATHERPF0QPD",
		"VGATHERPF0QPS",
		"VGATHERPF1DPD",
		"VGATHERPF1DPS",
		"VGATHERPF1QPD",
		"VGATHERPF1QPS",
		"VGATHERQPD",
		"VGATHERQPS",
		"VGETEXPPD",
		"VGETEXPPS",
		"VGETEXPSD",
		"VGETEXPSS",
		"VGETMANTPD",
		"VGETMANTPS",
		"VGETMANTSD",
		"VGETMANTSS",
		"VHADDPD",
		"VHADDPS",
		"VHSUBPD",
		"VHSUBPS",
		"VINSERTF128",
		"VINSERTF32X4",
		"VINSERTF32X8",
		"VINSERTF64X2",
		"VINSERTF64X4",
		"VINSERTI128",
		"VINSERTI32X4",
		"VINSERTI32X8",
		"VINSERTI64X2",
		"VINSERTI64X4",
		"VINSERTPS",
		"VLDDQU",
		"VLDMXCSR",
		"VMASKMOVDQU",
		"VMASKMOVPD",
		"VMASKMOVPS",
		"VMAXPD",
		"VMAXPS",
		"VMAXSD",
		"VMAXSS",
		"VMINPD",
		"VMINPS",
		"VMINSD",
		"VMINSS",
		"VMOVAPD",
		"VMOVAPS",
		"VMOVD",
		"VMOVDDUP",
		"VMOVDQA",
		"VMOVDQA32",
		"VMOVDQA64",
		"VMOVDQU",
		"VMOVDQU16",
		"VMOVDQU32",
		"VMOVDQU64",
		"VMOVDQU8",
		"VMOVHLPS",
		"VMOVHPD",
		"VMOVHPS",
		"VMOVLHPS",
		"VMOVLPD",
		"VMOVLPS",
		"VMOVMSKPD",
		"VMOVMSKPS",
		"VMOVNTDQ",
		"VMOVNTDQA",
		"VMOVNTPD",
		"VMOVNTPS",
		"VMOVQ",
		"VMOVSD",
		"VMOVSHDUP",
		"VMOVSLDUP",
		"VMOVSS",
		"VMOVUPD",
		"VMOVUPS",
		"VMPSADBW",
		"VMULPD",
		"VMULPS",
		"VMULSD",
		"VMULSS",
		"VORPD",
		"VORPS",
		"VPABSB",
		"VPABSD",
		"VPABSQ",
		"VPABSW",
		"VPACKSSDW",
		"VPACKSSWB",
		"VPACKUSDW",
		"VPACKUSWB",
		"VPADDB",
		"VPADDD",
		"VPADDQ",
		"VPADDSB",
		"VPADDSW",
		"VPADDUSB",
		"VPADDUSW",
		"VPADDW",
		"VPALIGNR",
		"VPAND",
		"VPANDD",
		"VPANDN",
		"VPANDND",
		"VPANDNQ",
		"VPANDQ",
		"VPAVGB",
		"VPAVGW",
		"VPBLENDD",
		"VPBLENDMB",
		"VPBLENDMD",
		"VPBLENDMQ",
		"VPBLENDMW",
		"VPBLENDVB",
		"VPBLENDW",
		"VPBROADCASTB",
		"VPBROADCASTD",
		"VPBROADCASTMB2Q",
		"VPBROADCASTMW2D",
		"VPBROADCASTQ",
		"VPBROADCASTW",
		"VPCLMULQDQ",
		"VPCMOV",
		"VPCMPB",
		"VPCMPD",
		"VPCMPEQB",
		"VPCMPEQD",
		"VPCMPEQQ",
		"VPCMPEQW",
		"VPCMPESTRI",
		"VPCMPESTRM",
		"VPCMPGTB",
		"VPCMPGTD",
		"VPCMPGTQ",
		"VPCMPGTW",
		"VPCMPISTRI",
		"VPCMPISTRM",
		"VPCMPQ",
		"VPCMPUB",
		"VPCMPUD",
		"VPCMPUQ",
		"VPCMPUW",
		"VPCMPW",
		"VPCOMB",
		"VPCOMD",
		"VPCOMPRESSD",
		"VPCOMPRESSQ",
		"VPCOMQ",
		"VPCOMUB",
		"VPCOMUD",
		"VPCOMUQ",
		"VPCOMUW",
		"VPCOMW",
		"VPCONFLICTD",
		"VPCONFLICTQ",
		"VPERM2F128",
		"VPERM2I128",
		"VPERMB",
		"VPERMD",
		"VPERMI2B",
		"VPERMI2D",
		"VPERMI2PD",
		"VPERMI2PS",
		"VPERMI2Q",
		"VPERMI2W",
		"VPERMIL2PD",
		"VPERMIL2PS",
		"VPERMILPD",
		"VPERMILPS",
		"VPERMPD",
		"VPERMPS",
		"VPERMQ",
		"VPERMT2B",
		"VPERMT2D",
		"VPERMT2PD",
		"VPERMT2PS",
		"VPERMT2Q",
		"VPERMT2W",
		"VPERMW",
		"VPEXPANDD",
		"VPEXPANDQ",
		"VPEXTRB",
		"VPEXTRD",
		"VPEXTRQ",
		"VPEXTRW",
		"VPGATHERDD",
		"VPGATHERDQ",
		"VPGATHERQD",
		"VPGATHERQQ",
		"VPHADDBD",
		"VPHADDBQ",
		"VPHADDBW",
		"VPHADDD",
		"VPHADDDQ",
		"VPHADDSW",
		"VPHADDUBD",
		"VPHADDUBQ",
		"VPHADDUBW",
		"VPHADDUDQ",
		"VPHADDUWD",
		"VPHADDUWQ",
		"VPHADDW",
		"VPHADDWD",
		"VPHADDWQ",
		"VPHMINPOSUW",
		"VPHSUBBW",
		"VPHSUBD",
		"VPHSUBDQ",
		"VPHSUBSW",
		"VPHSUBW",
		"VPHSUBWD",
		"VPINSRB",
		"VPINSRD",
		"VPINSRQ",
		"VPINSRW",
		"VPLZCNTD",
		"VPLZCNTQ",
		"VPMACSDD",
		"VPMACSDQH",
		"VPMACSDQL",
		"VPMACSSDD",
		"VPMACSSDQH",
		"VPMACSSDQL",
		"VPMACSSWD",
		"VPMACSSWW",
		"VPMACSWD",
		"VPMACSWW",
		"VPMADCSSWD",
		"VPMADCSWD",
		"VPMADD52HUQ",
		"VPMADD52LUQ",
		"VPMADDUBSW",
		"VPMADDWD",
		"VPMASKMOVD",
		"VPMASKMOVQ",
		"VPMAXSB",
		"VPMAXSD",
		"VPMAXSQ",
		"VPMAXSW",
		"VPMAXUB",
		"VPMAXUD",
		"VPMAXUQ",
		"VPMAXUW",
		"VPMINSB",
		"VPMINSD",
		"VPMINSQ",
		"VPMINSW",
		"VPMINUB",
		"VPMINUD",
		"VPMINUQ",
		"VPMINUW",
		"VPMOVB2M",
		"VPMOVD2M",
		"VPMOVDB",
		"VPMOVDW",
		"VPMOVM2B",
		"VPMOVM2D",
		"VPMOVM2Q",
		"VPMOVM2W",
		"VPMOVMSKB",
		"VPMOVQ2M",
		"VPMOVQB",
		"VPMOVQD",
		"VPMOVQW",
		"VPMOVSDB",
		"VPMOVSDW",
		"VPMOVSQB",
		"VPMOVSQD",
		"VPMOVSQW",
		"VPMOVSWB",
		"VPMOVSXBD",
		"VPMOVSXBQ",
		"VPMOVSXBW",
		"VPMOVSXDQ",
		"VPMOVSXWD",
		"VPMOVSXWQ",
		"VPMOVUSDB",
		"VPMOVUSDW",
		"VPMOVUSQB",
		"VPMOVUSQD",
		"VPMOVUSQW",
		"VPMOVUSWB",
		"VPMOVW2M",
		"VPMOVWB",
		"VPMOVZXBD",
		"VPMOVZXBQ",
		"VPMOVZXBW",
		"VPMOVZXDQ",
		"VPMOVZXWD",
		"VPMOVZXWQ",
		"VPMULDQ",
		"VPMULHRSW",
		"VPMULHUW",
		"VPMULHW",
		"VPMULLD",
		"VPMULLQ",
		"VPMULLW",
		"VPMULTISHIFTQB",
		"VPMULUDQ",
		"VPOPCNTD",
		"VPOPCNTQ",
		"VPOR",
		"VPORD",
		"VPORQ",
		"VPPERM",
		"VPROLD",
		"VPROLQ",
		"VPROLVD",
		"VPROLVQ",
		"VPRORD",
		"VPRORQ",
		"VPRORVD",
		"VPRORVQ",
		"VPROTB",
		"VPROTD",
		"VPROTQ",
		"VPROTW",
		"VPSADBW",
		"VPSCATTERDD",
		"VPSCATTERDQ",
		"VPSCATTERQD",
		"VPSCATTERQQ",
		"VPSHAB",
		"VPSHAD",
		"VPSHAQ",
		"VPSHAW",
		"VPSHLB",
		"VPSHLD",
		"VPSHLQ",
		"VPSHLW",
		"VPSHUFB",
		"VPSHUFD",
		"VPSHUFHW",
		"VPSHUFLW",
		"VPSIGNB",
		"VPSIGND",
		"VPSIGNW",
		"VPSLLD",
		"VPSLLDQ",
		"VPSLLQ",
		"VPSLLVD",
		"VPSLLVQ",
		"VPSLLVW",
		"VPSLLW",
		"VPSRAD",
		"VPSRAQ",
		"VPSRAVD",
		"VPSRAVQ",
		"VPSRAVW",
		"VPSRAW",
		"VPSRLD",
		"VPSRLDQ",
		"VPSRLQ",
		"VPSRLVD",
		"VPSRLVQ",
		"VPSRLVW",
		"VPSRLW",
		"VPSUBB",
		"VPSUBD",
		"VPSUBQ",
		"VPSUBSB",
		"VPSUBSW",
		"VPSUBUSB",
		"VPSUBUSW",
		"VPSUBW",
		"VPTERNLOGD",
		"VPTERNLOGQ",
		"VPTEST",
		"VPTESTMB",
		"VPTESTMD",
		"VPTESTMQ",
		"VPTESTMW",
		"VPTESTNMB",
		"VPTESTNMD",
		"VPTESTNMQ",
		"VPTESTNMW",
		"VPUNPCKHBW",
		"VPUNPCKHDQ",
		"VPUNPCKHQDQ",
		"VPUNPCKHWD",
		"VPUNPCKLBW",
		"VPUNPCKLDQ",
		"VPUNPCKLQDQ",
		"VPUNPCKLWD",
		"VPXOR",
		"VPXORD",
		"VPXORQ",
		"VRANGEPD",
		"VRANGEPS",
		"VRANGESD",
		"VRANGESS",
		"VRCP14PD",
		"VRCP14PS",
		"VRCP14SD",
		"VRCP14SS",
		"VRCP28PD",
		"VRCP28PS",
		"VRCP28SD",
		"VRCP28SS",
		"VRCPPS",
		"VRCPSS",
		"VREDUCEPD",
		"VREDUCEPS",
		"VREDUCESD",
		"VREDUCESS",
		"VRNDSCALEPD",
		"VRNDSCALEPS",
		"VRNDSCALESD",
		"VRNDSCALESS",
		"VROUNDPD",
		"VROUNDPS",
		"VROUNDSD",
		"VROUNDSS",
		"VRSQRT14PD",
		"VRSQRT14PS",
		"VRSQRT14SD",
		"VRSQRT14SS",
		"VRSQRT28PD",
		"VRSQRT28PS",
		"VRSQRT28SD",
		"VRSQRT28SS",
		"VRSQRTPS",
		"VRSQRTSS",
		"VSCALEFPD",
		"VSCALEFPS",
		"VSCALEFSD",
		"VSCALEFSS",
		"VSCATTERDPD",
		"VSCATTERDPS",
		"VSCATTERPF0DPD",
		"VSCATTERPF0DPS",
		"VSCATTERPF0QPD",
		"VSCATTERPF0QPS",
		"VSCATTERPF1DPD",
		"VSCATTERPF1DPS",
		"VSCATTERPF1QPD",
		"VSCATTERPF1QPS",
		"VSCATTERQPD",
		"VSCATTERQPS",
		"VSHUFF32X4",
		"VSHUFF64X2",
		"VSHUFI32X4",
		"VSHUFI64X2",
		"VSHUFPD",
		"VSHUFPS",
		"VSQRTPD",
		"VSQRTPS",
		"VSQRTSD",
		"VSQRTSS",
		"VSTMXCSR",
		"VSUBPD",
		"VSUBPS",
		"VSUBSD",
		"VSUBSS",
		"VTESTPD",
		"VTESTPS",
		"VUCOMISD",
		"VUCOMISS",
		"VUNPCKHPD",
		"VUNPCKHPS",
		"VUNPCKLPD",
		"VUNPCKLPS",
		"VXORPD",
		"VXORPS",
		"VZEROALL",
		"VZEROUPPER",
		"XADD",
		"XCHG",
		"XGETBV",
		"XLATB",
		"XOR",
		"XORPD",
		"XORPS"
	};

	/// <summary>
	/// Contains all instruction descriptions.
	/// </summary>
	constexpr std::array<std::string_view, static_cast<U64>(Instruction::$Count)> DESCRIPTIONS
	{
		"Add with Carry",
		"Unsigned Integer Addition of Two Operands with Carry Flag",
		"Add",
		"Add Packed Double-Precision Floating-Point Values",
		"Add Packed Single-Precision Floating-Point Values",
		"Add Scalar Double-Precision Floating-Point Values",
		"Add Scalar Single-Precision Floating-Point Values",
		"Packed Double-FP Add/Subtract",
		"Packed Single-FP Add/Subtract",
		"Unsigned Integer Addition of Two Operands with Overflow Flag",
		"Perform One Round of an AES Decryption Flow",
		"Perform Last Round of an AES Decryption Flow",
		"Perform One Round of an AES Encryption Flow",
		"Perform Last Round of an AES Encryption Flow",
		"Perform the AES InvMixColumn Transformation",
		"AES Round Key Generation Assist",
		"Logical AND",
		"Logical AND NOT",
		"Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values",
		"Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values",
		"Bitwise Logical AND of Packed Double-Precision Floating-Point Values",
		"Bitwise Logical AND of Packed Single-Precision Floating-Point Values",
		"Bit Field Extract",
		"Fill From Lowest Clear Bit",
		"Isolate Lowest Clear Bit",
		"Isolate Lowest Set Bit and Complement",
		"Mask From Lowest Clear Bit",
		"Set Lowest Clear Bit",
		"Blend Packed Double Precision Floating-Point Values",
		"Blend Packed Single Precision Floating-Point Values",
		"Variable Blend Packed Double Precision Floating-Point Values",
		"Variable Blend Packed Single Precision Floating-Point Values",
		"Fill From Lowest Set Bit",
		"Isolate Lowest Set Bit",
		"Isolate Lowest Set Bit and Complement",
		"Mask From Lowest Set Bit",
		"Reset Lowest Set Bit",
		"Bit Scan Forward",
		"Bit Scan Reverse",
		"Byte Swap",
		"Bit Test",
		"Bit Test and Complement",
		"Bit Test and Reset",
		"Bit Test and Set",
		"Zero High Bits Starting with Specified Bit Position",
		"Call Procedure",
		"Convert Byte to Word",
		"Convert Doubleword to Quadword",
		"Convert Doubleword to Quadword",
		"Clear Carry Flag",
		"Clear Direction Flag",
		"Flush Cache Line",
		"Flush Cache Line Optimized",
		"Cache Line Write Back",
		"Zero-out 64-bit Cache Line",
		"Complement Carry Flag",
		"Move if above (CF == 0 and ZF == 0)",
		"Move if above or equal (CF == 0)",
		"Move if below (CF == 1)",
		"Move if below or equal (CF == 1 or ZF == 1)",
		"Move if carry (CF == 1)",
		"Move if equal (ZF == 1)",
		"Move if greater (ZF == 0 and SF == OF)",
		"Move if greater or equal (SF == OF)",
		"Move if less (SF != OF)",
		"Move if less or equal (ZF == 1 or SF != OF)",
		"Move if not above (CF == 1 or ZF == 1)",
		"Move if not above or equal (CF == 1)",
		"Move if not below (CF == 0)",
		"Move if not below or equal (CF == 0 and ZF == 0)",
		"Move if not carry (CF == 0)",
		"Move if not equal (ZF == 0)",
		"Move if not greater (ZF == 1 or SF != OF)",
		"Move if not greater or equal (SF != OF)",
		"Move if not less (SF == OF)",
		"Move if not less or equal (ZF == 0 and SF == OF)",
		"Move if not overflow (OF == 0)",
		"Move if not parity (PF == 0)",
		"Move if not sign (SF == 0)",
		"Move if not zero (ZF == 0)",
		"Move if overflow (OF == 1)",
		"Move if parity (PF == 1)",
		"Move if parity even (PF == 1)",
		"Move if parity odd (PF == 0)",
		"Move if sign (SF == 1)",
		"Move if zero (ZF == 1)",
		"Compare Two Operands",
		"Compare Packed Double-Precision Floating-Point Values",
		"Compare Packed Single-Precision Floating-Point Values",
		"Compare Scalar Double-Precision Floating-Point Values",
		"Compare Scalar Single-Precision Floating-Point Values",
		"Compare and Exchange",
		"Compare and Exchange 16 Bytes",
		"Compare and Exchange 8 Bytes",
		"Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS",
		"Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS",
		"CPU Identification",
		"Convert Quadword to Octaword",
		"Accumulate CRC32 Value",
		"Convert Packed Dword Integers to Packed Double-Precision FP Values",
		"Convert Packed Dword Integers to Packed Single-Precision FP Values",
		"Convert Packed Double-Precision FP Values to Packed Dword Integers",
		"Convert Packed Double-Precision FP Values to Packed Dword Integers",
		"Convert Packed Double-Precision FP Values to Packed Single-Precision FP Values",
		"Convert Packed Dword Integers to Packed Double-Precision FP Values",
		"Convert Packed Dword Integers to Packed Single-Precision FP Values",
		"Convert Packed Single-Precision FP Values to Packed Dword Integers",
		"Convert Packed Single-Precision FP Values to Packed Double-Precision FP Values",
		"Convert Packed Single-Precision FP Values to Packed Dword Integers",
		"Convert Scalar Double-Precision FP Value to Integer",
		"Convert Scalar Double-Precision FP Value to Scalar Single-Precision FP Value",
		"Convert Dword Integer to Scalar Double-Precision FP Value",
		"Convert Dword Integer to Scalar Single-Precision FP Value",
		"Convert Scalar Single-Precision FP Value to Scalar Double-Precision FP Value",
		"Convert Scalar Single-Precision FP Value to Dword Integer",
		"Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers",
		"Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers",
		"Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers",
		"Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers",
		"Convert with Truncation Scalar Double-Precision FP Value to Signed Integer",
		"Convert with Truncation Scalar Single-Precision FP Value to Dword Integer",
		"Convert Word to Doubleword",
		"Convert Word to Doubleword",
		"Decrement by 1",
		"Unsigned Divide",
		"Divide Packed Double-Precision Floating-Point Values",
		"Divide Packed Single-Precision Floating-Point Values",
		"Divide Scalar Double-Precision Floating-Point Values",
		"Divide Scalar Single-Precision Floating-Point Values",
		"Dot Product of Packed Double Precision Floating-Point Values",
		"Dot Product of Packed Single Precision Floating-Point Values",
		"Exit MMX State",
		"Extract Packed Single Precision Floating-Point Value",
		"Extract Field",
		"Fast Exit Multimedia State",
		"Packed Double-FP Horizontal Add",
		"Packed Single-FP Horizontal Add",
		"Packed Double-FP Horizontal Subtract",
		"Packed Single-FP Horizontal Subtract",
		"Signed Divide",
		"Signed Multiply",
		"Increment by 1",
		"Insert Packed Single Precision Floating-Point Value",
		"Insert Field",
		"Call to Interrupt Procedure",
		"Jump if above (CF == 0 and ZF == 0)",
		"Jump if above or equal (CF == 0)",
		"Jump if below (CF == 1)",
		"Jump if below or equal (CF == 1 or ZF == 1)",
		"Jump if carry (CF == 1)",
		"Jump if equal (ZF == 1)",
		"Jump if ECX register is 0",
		"Jump if greater (ZF == 0 and SF == OF)",
		"Jump if greater or equal (SF == OF)",
		"Jump if less (SF != OF)",
		"Jump if less or equal (ZF == 1 or SF != OF)",
		"Jump Unconditionally",
		"Jump if not above (CF == 1 or ZF == 1)",
		"Jump if not above or equal (CF == 1)",
		"Jump if not below (CF == 0)",
		"Jump if not below or equal (CF == 0 and ZF == 0)",
		"Jump if not carry (CF == 0)",
		"Jump if not equal (ZF == 0)",
		"Jump if not greater (ZF == 1 or SF != OF)",
		"Jump if not greater or equal (SF != OF)",
		"Jump if not less (SF == OF)",
		"Jump if not less or equal (ZF == 0 and SF == OF)",
		"Jump if not overflow (OF == 0)",
		"Jump if not parity (PF == 0)",
		"Jump if not sign (SF == 0)",
		"Jump if not zero (ZF == 0)",
		"Jump if overflow (OF == 1)",
		"Jump if parity (PF == 1)",
		"Jump if parity even (PF == 1)",
		"Jump if parity odd (PF == 0)",
		"Jump if RCX register is 0",
		"Jump if sign (SF == 1)",
		"Jump if zero (ZF == 1)",
		"ADD Two 8-bit Masks",
		"ADD Two 32-bit Masks",
		"ADD Two 64-bit Masks",
		"ADD Two 16-bit Masks",
		"Bitwise Logical AND 8-bit Masks",
		"Bitwise Logical AND 32-bit Masks",
		"Bitwise Logical AND NOT 8-bit Masks",
		"Bitwise Logical AND NOT 32-bit Masks",
		"Bitwise Logical AND NOT 64-bit Masks",
		"Bitwise Logical AND NOT 16-bit Masks",
		"Bitwise Logical AND 64-bit Masks",
		"Bitwise Logical AND 16-bit Masks",
		"Move 8-bit Mask",
		"Move 32-bit Mask",
		"Move 64-bit Mask",
		"Move 16-bit Mask",
		"NOT 8-bit Mask Register",
		"NOT 32-bit Mask Register",
		"NOT 64-bit Mask Register",
		"NOT 16-bit Mask Register",
		"Bitwise Logical OR 8-bit Masks",
		"Bitwise Logical OR 32-bit Masks",
		"Bitwise Logical OR 64-bit Masks",
		"OR 8-bit Masks and Set Flags",
		"OR 32-bit Masks and Set Flags",
		"OR 64-bit Masks and Set Flags",
		"OR 16-bit Masks and Set Flags",
		"Bitwise Logical OR 16-bit Masks",
		"Shift Left 8-bit Masks",
		"Shift Left 32-bit Masks",
		"Shift Left 64-bit Masks",
		"Shift Left 16-bit Masks",
		"Shift Right 8-bit Masks",
		"Shift Right 32-bit Masks",
		"Shift Right 64-bit Masks",
		"Shift Right 16-bit Masks",
		"Bit Test 8-bit Masks and Set Flags",
		"Bit Test 32-bit Masks and Set Flags",
		"Bit Test 64-bit Masks and Set Flags",
		"Bit Test 16-bit Masks and Set Flags",
		"Unpack and Interleave 8-bit Masks",
		"Unpack and Interleave 32-bit Masks",
		"Unpack and Interleave 16-bit Masks",
		"Bitwise Logical XNOR 8-bit Masks",
		"Bitwise Logical XNOR 32-bit Masks",
		"Bitwise Logical XNOR 64-bit Masks",
		"Bitwise Logical XNOR 16-bit Masks",
		"Bitwise Logical XOR 8-bit Masks",
		"Bitwise Logical XOR 32-bit Masks",
		"Bitwise Logical XOR 64-bit Masks",
		"Bitwise Logical XOR 16-bit Masks",
		"Load Unaligned Integer 128 Bits",
		"Load MXCSR Register",
		"Load Effective Address",
		"Load Fence",
		"Count the Number of Leading Zero Bits",
		"Store Selected Bytes of Double Quadword",
		"Store Selected Bytes of Quadword",
		"Return Maximum Packed Double-Precision Floating-Point Values",
		"Return Maximum Packed Single-Precision Floating-Point Values",
		"Return Maximum Scalar Double-Precision Floating-Point Value",
		"Return Maximum Scalar Single-Precision Floating-Point Value",
		"Memory Fence",
		"Return Minimum Packed Double-Precision Floating-Point Values",
		"Return Minimum Packed Single-Precision Floating-Point Values",
		"Return Minimum Scalar Double-Precision Floating-Point Value",
		"Return Minimum Scalar Single-Precision Floating-Point Value",
		"Monitor a Linear Address Range",
		"Monitor a Linear Address Range with Timeout",
		"Move",
		"Move Aligned Packed Double-Precision Floating-Point Values",
		"Move Aligned Packed Single-Precision Floating-Point Values",
		"Move Data After Swapping Bytes",
		"Move Doubleword",
		"Move One Double-FP and Duplicate",
		"Move Quadword from XMM to MMX Technology Register",
		"Move Aligned Double Quadword",
		"Move Unaligned Double Quadword",
		"Move Packed Single-Precision Floating-Point Values High to Low",
		"Move High Packed Double-Precision Floating-Point Value",
		"Move High Packed Single-Precision Floating-Point Values",
		"Move Packed Single-Precision Floating-Point Values Low to High",
		"Move Low Packed Double-Precision Floating-Point Value",
		"Move Low Packed Single-Precision Floating-Point Values",
		"Extract Packed Double-Precision Floating-Point Sign Mask",
		"Extract Packed Single-Precision Floating-Point Sign Mask",
		"Store Double Quadword Using Non-Temporal Hint",
		"Load Double Quadword Non-Temporal Aligned Hint",
		"Store Doubleword Using Non-Temporal Hint",
		"Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint",
		"Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint",
		"Store of Quadword Using Non-Temporal Hint",
		"Store Scalar Double-Precision Floating-Point Values Using Non-Temporal Hint",
		"Store Scalar Single-Precision Floating-Point Values Using Non-Temporal Hint",
		"Move Quadword",
		"Move Quadword from MMX Technology to XMM Register",
		"Move Scalar Double-Precision Floating-Point Value",
		"Move Packed Single-FP High and Duplicate",
		"Move Packed Single-FP Low and Duplicate",
		"Move Scalar Single-Precision Floating-Point Values",
		"Move with Sign-Extension",
		"Move Doubleword to Quadword with Sign-Extension",
		"Move Unaligned Packed Double-Precision Floating-Point Values",
		"Move Unaligned Packed Single-Precision Floating-Point Values",
		"Move with Zero-Extend",
		"Compute Multiple Packed Sums of Absolute Difference",
		"Unsigned Multiply",
		"Multiply Packed Double-Precision Floating-Point Values",
		"Multiply Packed Single-Precision Floating-Point Values",
		"Multiply Scalar Double-Precision Floating-Point Values",
		"Multiply Scalar Single-Precision Floating-Point Values",
		"Unsigned Multiply Without Affecting Flags",
		"Monitor Wait",
		"Monitor Wait with Timeout",
		"Two's Complement Negation",
		"No Operation",
		"One's Complement Negation",
		"Logical Inclusive OR",
		"Bitwise Logical OR of Double-Precision Floating-Point Values",
		"Bitwise Logical OR of Single-Precision Floating-Point Values",
		"Packed Absolute Value of Byte Integers",
		"Packed Absolute Value of Doubleword Integers",
		"Packed Absolute Value of Word Integers",
		"Pack Doublewords into Words with Signed Saturation",
		"Pack Words into Bytes with Signed Saturation",
		"Pack Doublewords into Words with Unsigned Saturation",
		"Pack Words into Bytes with Unsigned Saturation",
		"Add Packed Byte Integers",
		"Add Packed Doubleword Integers",
		"Add Packed Quadword Integers",
		"Add Packed Signed Byte Integers with Signed Saturation",
		"Add Packed Signed Word Integers with Signed Saturation",
		"Add Packed Unsigned Byte Integers with Unsigned Saturation",
		"Add Packed Unsigned Word Integers with Unsigned Saturation",
		"Add Packed Word Integers",
		"Packed Align Right",
		"Packed Bitwise Logical AND",
		"Packed Bitwise Logical AND NOT",
		"Spin Loop Hint",
		"Average Packed Byte Integers",
		"Average Packed Byte Integers",
		"Average Packed Word Integers",
		"Variable Blend Packed Bytes",
		"Blend Packed Words",
		"Carry-Less Quadword Multiplication",
		"Compare Packed Byte Data for Equality",
		"Compare Packed Doubleword Data for Equality",
		"Compare Packed Quadword Data for Equality",
		"Compare Packed Word Data for Equality",
		"Packed Compare Explicit Length Strings, Return Index",
		"Packed Compare Explicit Length Strings, Return Mask",
		"Compare Packed Signed Byte Integers for Greater Than",
		"Compare Packed Signed Doubleword Integers for Greater Than",
		"Compare Packed Data for Greater Than",
		"Compare Packed Signed Word Integers for Greater Than",
		"Packed Compare Implicit Length Strings, Return Index",
		"Packed Compare Implicit Length Strings, Return Mask",
		"Parallel Bits Deposit",
		"Parallel Bits Extract",
		"Extract Byte",
		"Extract Doubleword",
		"Extract Quadword",
		"Extract Word",
		"Packed Floating-Point to Integer Doubleword Converson",
		"Packed Floating-Point to Integer Word Conversion",
		"Packed Floating-Point Accumulate",
		"Packed Floating-Point Add",
		"Packed Floating-Point Compare for Equal",
		"Packed Floating-Point Compare for Greater or Equal",
		"Packed Floating-Point Compare for Greater Than",
		"Packed Floating-Point Maximum",
		"Packed Floating-Point Minimum",
		"Packed Floating-Point Multiply",
		"Packed Floating-Point Negative Accumulate",
		"Packed Floating-Point Positive-Negative Accumulate",
		"Packed Floating-Point Reciprocal Approximation",
		"Packed Floating-Point Reciprocal Iteration 1",
		"Packed Floating-Point Reciprocal Iteration 2",
		"Packed Floating-Point Reciprocal Square Root Iteration 1",
		"Packed Floating-Point Reciprocal Square Root Approximation",
		"Packed Floating-Point Subtract",
		"Packed Floating-Point Subtract Reverse",
		"Packed Horizontal Add Doubleword Integer",
		"Packed Horizontal Add Signed Word Integers with Signed Saturation",
		"Packed Horizontal Add Word Integers",
		"Packed Horizontal Minimum of Unsigned Word Integers",
		"Packed Horizontal Subtract Doubleword Integers",
		"Packed Horizontal Subtract Signed Word Integers with Signed Saturation",
		"Packed Horizontal Subtract Word Integers",
		"Packed Integer to Floating-Point Doubleword Conversion",
		"Packed Integer to Floating-Point Word Conversion",
		"Insert Byte",
		"Insert Doubleword",
		"Insert Quadword",
		"Insert Word",
		"Multiply and Add Packed Signed and Unsigned Byte Integers",
		"Multiply and Add Packed Signed Word Integers",
		"Maximum of Packed Signed Byte Integers",
		"Maximum of Packed Signed Doubleword Integers",
		"Maximum of Packed Signed Word Integers",
		"Maximum of Packed Unsigned Byte Integers",
		"Maximum of Packed Unsigned Doubleword Integers",
		"Maximum of Packed Unsigned Word Integers",
		"Minimum of Packed Signed Byte Integers",
		"Minimum of Packed Signed Doubleword Integers",
		"Minimum of Packed Signed Word Integers",
		"Minimum of Packed Unsigned Byte Integers",
		"Minimum of Packed Unsigned Doubleword Integers",
		"Minimum of Packed Unsigned Word Integers",
		"Move Byte Mask",
		"Move Packed Byte Integers to Doubleword Integers with Sign Extension",
		"Move Packed Byte Integers to Quadword Integers with Sign Extension",
		"Move Packed Byte Integers to Word Integers with Sign Extension",
		"Move Packed Doubleword Integers to Quadword Integers with Sign Extension",
		"Move Packed Word Integers to Doubleword Integers with Sign Extension",
		"Move Packed Word Integers to Quadword Integers with Sign Extension",
		"Move Packed Byte Integers to Doubleword Integers with Zero Extension",
		"Move Packed Byte Integers to Quadword Integers with Zero Extension",
		"Move Packed Byte Integers to Word Integers with Zero Extension",
		"Move Packed Doubleword Integers to Quadword Integers with Zero Extension",
		"Move Packed Word Integers to Doubleword Integers with Zero Extension",
		"Move Packed Word Integers to Quadword Integers with Zero Extension",
		"Multiply Packed Signed Doubleword Integers and Store Quadword Result",
		"Packed Multiply Signed Word Integers and Store High Result with Round and Scale",
		"Packed Multiply High Rounded Word",
		"Multiply Packed Unsigned Word Integers and Store High Result",
		"Multiply Packed Signed Word Integers and Store High Result",
		"Multiply Packed Signed Doubleword Integers and Store Low Result",
		"Multiply Packed Signed Word Integers and Store Low Result",
		"Multiply Packed Unsigned Doubleword Integers",
		"Pop a Value from the Stack",
		"Count of Number of Bits Set to 1",
		"Packed Bitwise Logical OR",
		"Prefetch Data into Caches",
		"Prefetch Data Into Caches using NTA Hint",
		"Prefetch Data Into Caches using T0 Hint",
		"Prefetch Data Into Caches using T1 Hint",
		"Prefetch Data Into Caches using T2 Hint",
		"Prefetch Data into Caches in Anticipation of a Write",
		"Prefetch Vector Data Into Caches with Intent to Write and T1 Hint",
		"Compute Sum of Absolute Differences",
		"Packed Shuffle Bytes",
		"Shuffle Packed Doublewords",
		"Shuffle Packed High Words",
		"Shuffle Packed Low Words",
		"Shuffle Packed Words",
		"Packed Sign of Byte Integers",
		"Packed Sign of Doubleword Integers",
		"Packed Sign of Word Integers",
		"Shift Packed Doubleword Data Left Logical",
		"Shift Packed Double Quadword Left Logical",
		"Shift Packed Quadword Data Left Logical",
		"Shift Packed Word Data Left Logical",
		"Shift Packed Doubleword Data Right Arithmetic",
		"Shift Packed Word Data Right Arithmetic",
		"Shift Packed Doubleword Data Right Logical",
		"Shift Packed Double Quadword Right Logical",
		"Shift Packed Quadword Data Right Logical",
		"Shift Packed Word Data Right Logical",
		"Subtract Packed Byte Integers",
		"Subtract Packed Doubleword Integers",
		"Subtract Packed Quadword Integers",
		"Subtract Packed Signed Byte Integers with Signed Saturation",
		"Subtract Packed Signed Word Integers with Signed Saturation",
		"Subtract Packed Unsigned Byte Integers with Unsigned Saturation",
		"Subtract Packed Unsigned Word Integers with Unsigned Saturation",
		"Subtract Packed Word Integers",
		"Packed Swap Doubleword",
		"Packed Logical Compare",
		"Unpack and Interleave High-Order Bytes into Words",
		"Unpack and Interleave High-Order Doublewords into Quadwords",
		"Unpack and Interleave High-Order Quadwords into Double Quadwords",
		"Unpack and Interleave High-Order Words into Doublewords",
		"Unpack and Interleave Low-Order Bytes into Words",
		"Unpack and Interleave Low-Order Doublewords into Quadwords",
		"Unpack and Interleave Low-Order Quadwords into Double Quadwords",
		"Unpack and Interleave Low-Order Words into Doublewords",
		"Push Value Onto the Stack",
		"Packed Bitwise Logical Exclusive OR",
		"Rotate Left through Carry Flag",
		"Compute Approximate Reciprocals of Packed Single-Precision Floating-Point Values",
		"Compute Approximate Reciprocal of Scalar Single-Precision Floating-Point Values",
		"Rotate Right through Carry Flag",
		"Read Random Number",
		"Read Random SEED",
		"Read Time-Stamp Counter",
		"Read Time-Stamp Counter and Processor ID",
		"Return from Procedure",
		"Rotate Left",
		"Rotate Right",
		"Rotate Right Logical Without Affecting Flags",
		"Round Packed Double Precision Floating-Point Values",
		"Round Packed Single Precision Floating-Point Values",
		"Round Scalar Double Precision Floating-Point Values",
		"Round Scalar Single Precision Floating-Point Values",
		"Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values",
		"Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value",
		"Arithmetic Shift Left",
		"Arithmetic Shift Right",
		"Arithmetic Shift Right Without Affecting Flags",
		"Subtract with Borrow",
		"Set byte if above (CF == 0 and ZF == 0)",
		"Set byte if above or equal (CF == 0)",
		"Set byte if below (CF == 1)",
		"Set byte if below or equal (CF == 1 or ZF == 1)",
		"Set byte if carry (CF == 1)",
		"Set byte if equal (ZF == 1)",
		"Set byte if greater (ZF == 0 and SF == OF)",
		"Set byte if greater or equal (SF == OF)",
		"Set byte if less (SF != OF)",
		"Set byte if less or equal (ZF == 1 or SF != OF)",
		"Set byte if not above (CF == 1 or ZF == 1)",
		"Set byte if not above or equal (CF == 1)",
		"Set byte if not below (CF == 0)",
		"Set byte if not below or equal (CF == 0 and ZF == 0)",
		"Set byte if not carry (CF == 0)",
		"Set byte if not equal (ZF == 0)",
		"Set byte if not greater (ZF == 1 or SF != OF)",
		"Set byte if not greater or equal (SF != OF)",
		"Set byte if not less (SF == OF)",
		"Set byte if not less or equal (ZF == 0 and SF == OF)",
		"Set byte if not overflow (OF == 0)",
		"Set byte if not parity (PF == 0)",
		"Set byte if not sign (SF == 0)",
		"Set byte if not zero (ZF == 0)",
		"Set byte if overflow (OF == 1)",
		"Set byte if parity (PF == 1)",
		"Set byte if parity even (PF == 1)",
		"Set byte if parity odd (PF == 0)",
		"Set byte if sign (SF == 1)",
		"Set byte if zero (ZF == 1)",
		"Store Fence",
		"Perform an Intermediate Calculation for the Next Four SHA1 Message Doublewords",
		"Perform a Final Calculation for the Next Four SHA1 Message Doublewords",
		"Calculate SHA1 State Variable E after Four Rounds",
		"Perform Four Rounds of SHA1 Operation",
		"Perform an Intermediate Calculation for the Next Four SHA256 Message Doublewords",
		"Perform a Final Calculation for the Next Four SHA256 Message Doublewords",
		"Perform Two Rounds of SHA256 Operation",
		"Logical Shift Left",
		"Integer Double Precision Shift Left",
		"Logical Shift Left Without Affecting Flags",
		"Logical Shift Right",
		"Integer Double Precision Shift Right",
		"Logical Shift Right Without Affecting Flags",
		"Shuffle Packed Double-Precision Floating-Point Values",
		"Shuffle Packed Single-Precision Floating-Point Values",
		"Compute Square Roots of Packed Double-Precision Floating-Point Values",
		"Compute Square Roots of Packed Single-Precision Floating-Point Values",
		"Compute Square Root of Scalar Double-Precision Floating-Point Value",
		"Compute Square Root of Scalar Single-Precision Floating-Point Value",
		"Set Carry Flag",
		"Set Direction Flag",
		"Store MXCSR Register State",
		"Subtract",
		"Subtract Packed Double-Precision Floating-Point Values",
		"Subtract Packed Single-Precision Floating-Point Values",
		"Subtract Scalar Double-Precision Floating-Point Values",
		"Subtract Scalar Single-Precision Floating-Point Values",
		"Fast System Call",
		"Inverse Mask From Trailing Ones",
		"Logical Compare",
		"Count the Number of Trailing Zero Bits",
		"Mask From Trailing Zeros",
		"Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS",
		"Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS",
		"Undefined Instruction",
		"Unpack and Interleave High Packed Double-Precision Floating-Point Values",
		"Unpack and Interleave High Packed Single-Precision Floating-Point Values",
		"Unpack and Interleave Low Packed Double-Precision Floating-Point Values",
		"Unpack and Interleave Low Packed Single-Precision Floating-Point Values",
		"Add Packed Double-Precision Floating-Point Values",
		"Add Packed Single-Precision Floating-Point Values",
		"Add Scalar Double-Precision Floating-Point Values",
		"Add Scalar Single-Precision Floating-Point Values",
		"Packed Double-FP Add/Subtract",
		"Packed Single-FP Add/Subtract",
		"Perform One Round of an AES Decryption Flow",
		"Perform Last Round of an AES Decryption Flow",
		"Perform One Round of an AES Encryption Flow",
		"Perform Last Round of an AES Encryption Flow",
		"Perform the AES InvMixColumn Transformation",
		"AES Round Key Generation Assist",
		"Align Doubleword Vectors",
		"Align Quadword Vectors",
		"Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values",
		"Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values",
		"Bitwise Logical AND of Packed Double-Precision Floating-Point Values",
		"Bitwise Logical AND of Packed Single-Precision Floating-Point Values",
		"Blend Packed Double-Precision Floating-Point Vectors Using an OpMask Control",
		"Blend Packed Single-Precision Floating-Point Vectors Using an OpMask Control",
		"Blend Packed Double Precision Floating-Point Values",
		"Blend Packed Single Precision Floating-Point Values",
		"Variable Blend Packed Double Precision Floating-Point Values",
		"Variable Blend Packed Single Precision Floating-Point Values",
		"Broadcast 128 Bit of Floating-Point Data",
		"Broadcast Two Single-Precision Floating-Point Elements",
		"Broadcast Four Single-Precision Floating-Point Elements",
		"Broadcast Eight Single-Precision Floating-Point Elements",
		"Broadcast Two Double-Precision Floating-Point Elements",
		"Broadcast Four Double-Precision Floating-Point Elements",
		"Broadcast 128 Bits of Integer Data",
		"Broadcast Two Doubleword Elements",
		"Broadcast Four Doubleword Elements",
		"Broadcast Eight Doubleword Elements",
		"Broadcast Two Quadword Elements",
		"Broadcast Four Quadword Elements",
		"Broadcast Double-Precision Floating-Point Element",
		"Broadcast Single-Precision Floating-Point Element",
		"Compare Packed Double-Precision Floating-Point Values",
		"Compare Packed Single-Precision Floating-Point Values",
		"Compare Scalar Double-Precision Floating-Point Values",
		"Compare Scalar Single-Precision Floating-Point Values",
		"Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS",
		"Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS",
		"Store Sparse Packed Double-Precision Floating-Point Values into Dense Memory/Register",
		"Store Sparse Packed Single-Precision Floating-Point Values into Dense Memory/Register",
		"Convert Packed Dword Integers to Packed Double-Precision FP Values",
		"Convert Packed Dword Integers to Packed Single-Precision FP Values",
		"Convert Packed Double-Precision FP Values to Packed Dword Integers",
		"Convert Packed Double-Precision FP Values to Packed Single-Precision FP Values",
		"Convert Packed Double-Precision Floating-Point Values to Packed Quadword Integers",
		"Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers",
		"Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers",
		"Convert Half-Precision FP Values to Single-Precision FP Values",
		"Convert Packed Single-Precision FP Values to Packed Dword Integers",
		"Convert Packed Single-Precision FP Values to Packed Double-Precision FP Values",
		"Convert Single-Precision FP value to Half-Precision FP value",
		"Convert Packed Single Precision Floating-Point Values to Packed Singed Quadword Integer Values",
		"Convert Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values",
		"Convert Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values",
		"Convert Packed Quadword Integers to Packed Double-Precision Floating-Point Values",
		"Convert Packed Quadword Integers to Packed Single-Precision Floating-Point Values",
		"Convert Scalar Double-Precision FP Value to Integer",
		"Convert Scalar Double-Precision FP Value to Scalar Single-Precision FP Value",
		"Convert Scalar Double-Precision Floating-Point Value to Unsigned Doubleword Integer",
		"Convert Dword Integer to Scalar Double-Precision FP Value",
		"Convert Dword Integer to Scalar Single-Precision FP Value",
		"Convert Scalar Single-Precision FP Value to Scalar Double-Precision FP Value",
		"Convert Scalar Single-Precision FP Value to Dword Integer",
		"Convert Scalar Single-Precision Floating-Point Value to Unsigned Doubleword Integer",
		"Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers",
		"Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Quadword Integers",
		"Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers",
		"Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers",
		"Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers",
		"Convert with Truncation Packed Single Precision Floating-Point Values to Packed Singed Quadword Integer Values",
		"Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values",
		"Convert with Truncation Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values",
		"Convert with Truncation Scalar Double-Precision FP Value to Signed Integer",
		"Convert with Truncation Scalar Double-Precision Floating-Point Value to Unsigned Integer",
		"Convert with Truncation Scalar Single-Precision FP Value to Dword Integer",
		"Convert with Truncation Scalar Single-Precision Floating-Point Value to Unsigned Integer",
		"Convert Packed Unsigned Doubleword Integers to Packed Double-Precision Floating-Point Values",
		"Convert Packed Unsigned Doubleword Integers to Packed Single-Precision Floating-Point Values",
		"Convert Packed Unsigned Quadword Integers to Packed Double-Precision Floating-Point Values",
		"Convert Packed Unsigned Quadword Integers to Packed Single-Precision Floating-Point Values",
		"Convert Unsigned Integer to Scalar Double-Precision Floating-Point Value",
		"Convert Unsigned Integer to Scalar Single-Precision Floating-Point Value",
		"Double Block Packed Sum-Absolute-Differences on Unsigned Bytes",
		"Divide Packed Double-Precision Floating-Point Values",
		"Divide Packed Single-Precision Floating-Point Values",
		"Divide Scalar Double-Precision Floating-Point Values",
		"Divide Scalar Single-Precision Floating-Point Values",
		"Dot Product of Packed Double Precision Floating-Point Values",
		"Dot Product of Packed Single Precision Floating-Point Values",
		"Approximation to the Exponential 2^x of Packed Double-Precision Floating-Point Values with Less Than 2^-23 Relative Error",
		"Approximation to the Exponential 2^x of Packed Single-Precision Floating-Point Values with Less Than 2^-23 Relative Error",
		"Load Sparse Packed Double-Precision Floating-Point Values from Dense Memory",
		"Load Sparse Packed Single-Precision Floating-Point Values from Dense Memory",
		"Extract Packed Floating-Point Values",
		"Extract 128 Bits of Packed Single-Precision Floating-Point Values",
		"Extract 256 Bits of Packed Single-Precision Floating-Point Values",
		"Extract 128 Bits of Packed Double-Precision Floating-Point Values",
		"Extract 256 Bits of Packed Double-Precision Floating-Point Values",
		"Extract Packed Integer Values",
		"Extract 128 Bits of Packed Doubleword Integer Values",
		"Extract 256 Bits of Packed Doubleword Integer Values",
		"Extract 128 Bits of Packed Quadword Integer Values",
		"Extract 256 Bits of Packed Quadword Integer Values",
		"Extract Packed Single Precision Floating-Point Value",
		"Fix Up Special Packed Double-Precision Floating-Point Values",
		"Fix Up Special Packed Single-Precision Floating-Point Values",
		"Fix Up Special Scalar Double-Precision Floating-Point Value",
		"Fix Up Special Scalar Single-Precision Floating-Point Value",
		"Fused Multiply-Add of Packed Double-Precision Floating-Point Values",
		"Fused Multiply-Add of Packed Single-Precision Floating-Point Values",
		"Fused Multiply-Add of Scalar Double-Precision Floating-Point Values",
		"Fused Multiply-Add of Scalar Single-Precision Floating-Point Values",
		"Fused Multiply-Add of Packed Double-Precision Floating-Point Values",
		"Fused Multiply-Add of Packed Single-Precision Floating-Point Values",
		"Fused Multiply-Add of Scalar Double-Precision Floating-Point Values",
		"Fused Multiply-Add of Scalar Single-Precision Floating-Point Values",
		"Fused Multiply-Add of Packed Double-Precision Floating-Point Values",
		"Fused Multiply-Add of Packed Single-Precision Floating-Point Values",
		"Fused Multiply-Add of Scalar Double-Precision Floating-Point Values",
		"Fused Multiply-Add of Scalar Single-Precision Floating-Point Values",
		"Fused Multiply-Add of Packed Double-Precision Floating-Point Values",
		"Fused Multiply-Add of Packed Single-Precision Floating-Point Values",
		"Fused Multiply-Add of Scalar Double-Precision Floating-Point Values",
		"Fused Multiply-Add of Scalar Single-Precision Floating-Point Values",
		"Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values",
		"Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values",
		"Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values",
		"Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values",
		"Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values",
		"Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values",
		"Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values",
		"Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values",
		"Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values",
		"Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values",
		"Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values",
		"Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values",
		"Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values",
		"Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values",
		"Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values",
		"Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values",
		"Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values",
		"Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values",
		"Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values",
		"Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values",
		"Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values",
		"Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values",
		"Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values",
		"Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values",
		"Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values",
		"Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values",
		"Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values",
		"Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values",
		"Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values",
		"Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values",
		"Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values",
		"Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values",
		"Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values",
		"Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values",
		"Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values",
		"Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values",
		"Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values",
		"Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values",
		"Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values",
		"Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values",
		"Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values",
		"Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values",
		"Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values",
		"Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values",
		"Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values",
		"Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values",
		"Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values",
		"Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values",
		"Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values",
		"Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values",
		"Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values",
		"Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values",
		"Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values",
		"Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values",
		"Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values",
		"Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values",
		"Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values",
		"Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values",
		"Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values",
		"Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values",
		"Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values",
		"Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values",
		"Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values",
		"Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values",
		"Test Class of Packed Double-Precision Floating-Point Values",
		"Test Class of Packed Single-Precision Floating-Point Values",
		"Test Class of Scalar Double-Precision Floating-Point Value",
		"Test Class of Scalar Single-Precision Floating-Point Value",
		"Extract Fraction Packed Double-Precision Floating-Point",
		"Extract Fraction Packed Single-Precision Floating-Point",
		"Extract Fraction Scalar Double-Precision Floating-Point",
		"Extract Fraction Scalar Single-Precision Floating Point",
		"Gather Packed Double-Precision Floating-Point Values Using Signed Doubleword Indices",
		"Gather Packed Single-Precision Floating-Point Values Using Signed Doubleword Indices",
		"Sparse Prefetch Packed Double-Precision Floating-Point Data Values with Signed Doubleword Indices Using T0 Hint",
		"Sparse Prefetch Packed Single-Precision Floating-Point Data Values with Signed Doubleword Indices Using T0 Hint",
		"Sparse Prefetch Packed Double-Precision Floating-Point Data Values with Signed Quadword Indices Using T0 Hint",
		"Sparse Prefetch Packed Single-Precision Floating-Point Data Values with Signed Quadword Indices Using T0 Hint",
		"Sparse Prefetch Packed Double-Precision Floating-Point Data Values with Signed Doubleword Indices Using T1 Hint",
		"Sparse Prefetch Packed Single-Precision Floating-Point Data Values with Signed Doubleword Indices Using T1 Hint",
		"Sparse Prefetch Packed Double-Precision Floating-Point Data Values with Signed Quadword Indices Using T1 Hint",
		"Sparse Prefetch Packed Single-Precision Floating-Point Data Values with Signed Quadword Indices Using T1 Hint",
		"Gather Packed Double-Precision Floating-Point Values Using Signed Quadword Indices",
		"Gather Packed Single-Precision Floating-Point Values Using Signed Quadword Indices",
		"Extract Exponents of Packed Double-Precision Floating-Point Values as Double-Precision Floating-Point Values",
		"Extract Exponents of Packed Single-Precision Floating-Point Values as Single-Precision Floating-Point Values",
		"Extract Exponent of Scalar Double-Precision Floating-Point Value as Double-Precision Floating-Point Value",
		"Extract Exponent of Scalar Single-Precision Floating-Point Value as Single-Precision Floating-Point Value",
		"Extract Normalized Mantissas from Packed Double-Precision Floating-Point Values",
		"Extract Normalized Mantissas from Packed Single-Precision Floating-Point Values",
		"Extract Normalized Mantissa from Scalar Double-Precision Floating-Point Value",
		"Extract Normalized Mantissa from Scalar Single-Precision Floating-Point Value",
		"Packed Double-FP Horizontal Add",
		"Packed Single-FP Horizontal Add",
		"Packed Double-FP Horizontal Subtract",
		"Packed Single-FP Horizontal Subtract",
		"Insert Packed Floating-Point Values",
		"Insert 128 Bits of Packed Single-Precision Floating-Point Values",
		"Insert 256 Bits of Packed Single-Precision Floating-Point Values",
		"Insert 128 Bits of Packed Double-Precision Floating-Point Values",
		"Insert 256 Bits of Packed Double-Precision Floating-Point Values",
		"Insert Packed Integer Values",
		"Insert 128 Bits of Packed Doubleword Integer Values",
		"Insert 256 Bits of Packed Doubleword Integer Values",
		"Insert 128 Bits of Packed Quadword Integer Values",
		"Insert 256 Bits of Packed Quadword Integer Values",
		"Insert Packed Single Precision Floating-Point Value",
		"Load Unaligned Integer 128 Bits",
		"Load MXCSR Register",
		"Store Selected Bytes of Double Quadword",
		"Conditional Move Packed Double-Precision Floating-Point Values",
		"Conditional Move Packed Single-Precision Floating-Point Values",
		"Return Maximum Packed Double-Precision Floating-Point Values",
		"Return Maximum Packed Single-Precision Floating-Point Values",
		"Return Maximum Scalar Double-Precision Floating-Point Value",
		"Return Maximum Scalar Single-Precision Floating-Point Value",
		"Return Minimum Packed Double-Precision Floating-Point Values",
		"Return Minimum Packed Single-Precision Floating-Point Values",
		"Return Minimum Scalar Double-Precision Floating-Point Value",
		"Return Minimum Scalar Single-Precision Floating-Point Value",
		"Move Aligned Packed Double-Precision Floating-Point Values",
		"Move Aligned Packed Single-Precision Floating-Point Values",
		"Move Doubleword",
		"Move One Double-FP and Duplicate",
		"Move Aligned Double Quadword",
		"Move Aligned Doubleword Values",
		"Move Aligned Quadword Values",
		"Move Unaligned Double Quadword",
		"Move Unaligned Word Values",
		"Move Unaligned Doubleword Values",
		"Move Unaligned Quadword Values",
		"Move Unaligned Byte Values",
		"Move Packed Single-Precision Floating-Point Values High to Low",
		"Move High Packed Double-Precision Floating-Point Value",
		"Move High Packed Single-Precision Floating-Point Values",
		"Move Packed Single-Precision Floating-Point Values Low to High",
		"Move Low Packed Double-Precision Floating-Point Value",
		"Move Low Packed Single-Precision Floating-Point Values",
		"Extract Packed Double-Precision Floating-Point Sign Mask",
		"Extract Packed Single-Precision Floating-Point Sign Mask",
		"Store Double Quadword Using Non-Temporal Hint",
		"Load Double Quadword Non-Temporal Aligned Hint",
		"Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint",
		"Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint",
		"Move Quadword",
		"Move Scalar Double-Precision Floating-Point Value",
		"Move Packed Single-FP High and Duplicate",
		"Move Packed Single-FP Low and Duplicate",
		"Move Scalar Single-Precision Floating-Point Values",
		"Move Unaligned Packed Double-Precision Floating-Point Values",
		"Move Unaligned Packed Single-Precision Floating-Point Values",
		"Compute Multiple Packed Sums of Absolute Difference",
		"Multiply Packed Double-Precision Floating-Point Values",
		"Multiply Packed Single-Precision Floating-Point Values",
		"Multiply Scalar Double-Precision Floating-Point Values",
		"Multiply Scalar Single-Precision Floating-Point Values",
		"Bitwise Logical OR of Double-Precision Floating-Point Values",
		"Bitwise Logical OR of Single-Precision Floating-Point Values",
		"Packed Absolute Value of Byte Integers",
		"Packed Absolute Value of Doubleword Integers",
		"Packed Absolute Value of Quadword Integers",
		"Packed Absolute Value of Word Integers",
		"Pack Doublewords into Words with Signed Saturation",
		"Pack Words into Bytes with Signed Saturation",
		"Pack Doublewords into Words with Unsigned Saturation",
		"Pack Words into Bytes with Unsigned Saturation",
		"Add Packed Byte Integers",
		"Add Packed Doubleword Integers",
		"Add Packed Quadword Integers",
		"Add Packed Signed Byte Integers with Signed Saturation",
		"Add Packed Signed Word Integers with Signed Saturation",
		"Add Packed Unsigned Byte Integers with Unsigned Saturation",
		"Add Packed Unsigned Word Integers with Unsigned Saturation",
		"Add Packed Word Integers",
		"Packed Align Right",
		"Packed Bitwise Logical AND",
		"Bitwise Logical AND of Packed Doubleword Integers",
		"Packed Bitwise Logical AND NOT",
		"Bitwise Logical AND NOT of Packed Doubleword Integers",
		"Bitwise Logical AND NOT of Packed Quadword Integers",
		"Bitwise Logical AND of Packed Quadword Integers",
		"Average Packed Byte Integers",
		"Average Packed Word Integers",
		"Blend Packed Doublewords",
		"Blend Byte Vectors Using an OpMask Control",
		"Blend Doubleword Vectors Using an OpMask Control",
		"Blend Quadword Vectors Using an OpMask Control",
		"Blend Word Vectors Using an OpMask Control",
		"Variable Blend Packed Bytes",
		"Blend Packed Words",
		"Broadcast Byte Integer",
		"Broadcast Doubleword Integer",
		"Broadcast Low Byte of Mask Register to Packed Quadword Values",
		"Broadcast Low Word of Mask Register to Packed Doubleword Values",
		"Broadcast Quadword Integer",
		"Broadcast Word Integer",
		"Carry-Less Quadword Multiplication",
		"Packed Conditional Move",
		"Compare Packed Signed Byte Values",
		"Compare Packed Signed Doubleword Values",
		"Compare Packed Byte Data for Equality",
		"Compare Packed Doubleword Data for Equality",
		"Compare Packed Quadword Data for Equality",
		"Compare Packed Word Data for Equality",
		"Packed Compare Explicit Length Strings, Return Index",
		"Packed Compare Explicit Length Strings, Return Mask",
		"Compare Packed Signed Byte Integers for Greater Than",
		"Compare Packed Signed Doubleword Integers for Greater Than",
		"Compare Packed Data for Greater Than",
		"Compare Packed Signed Word Integers for Greater Than",
		"Packed Compare Implicit Length Strings, Return Index",
		"Packed Compare Implicit Length Strings, Return Mask",
		"Compare Packed Signed Quadword Values",
		"Compare Packed Unsigned Byte Values",
		"Compare Packed Unsigned Doubleword Values",
		"Compare Packed Unsigned Quadword Values",
		"Compare Packed Unsigned Word Values",
		"Compare Packed Signed Word Values",
		"Compare Packed Signed Byte Integers",
		"Compare Packed Signed Doubleword Integers",
		"Store Sparse Packed Doubleword Integer Values into Dense Memory/Register",
		"Store Sparse Packed Quadword Integer Values into Dense Memory/Register",
		"Compare Packed Signed Quadword Integers",
		"Compare Packed Unsigned Byte Integers",
		"Compare Packed Unsigned Doubleword Integers",
		"Compare Packed Unsigned Quadword Integers",
		"Compare Packed Unsigned Word Integers",
		"Compare Packed Signed Word Integers",
		"Detect Conflicts Within a Vector of Packed Doubleword Values into Dense Memory/Register",
		"Detect Conflicts Within a Vector of Packed Quadword Values into Dense Memory/Register",
		"Permute Floating-Point Values",
		"Permute 128-Bit Integer Values",
		"Permute Byte Integers",
		"Permute Doubleword Integers",
		"Full Permute of Bytes From Two Tables Overwriting the Index",
		"Full Permute of Doublewords From Two Tables Overwriting the Index",
		"Full Permute of Double-Precision Floating-Point Values From Two Tables Overwriting the Index",
		"Full Permute of Single-Precision Floating-Point Values From Two Tables Overwriting the Index",
		"Full Permute of Quadwords From Two Tables Overwriting the Index",
		"Full Permute of Words From Two Tables Overwriting the Index",
		"Permute Two-Source Double-Precision Floating-Point Vectors",
		"Permute Two-Source Single-Precision Floating-Point Vectors",
		"Permute Double-Precision Floating-Point Values",
		"Permute Single-Precision Floating-Point Values",
		"Permute Double-Precision Floating-Point Elements",
		"Permute Single-Precision Floating-Point Elements",
		"Permute Quadword Integers",
		"Full Permute of Bytes From Two Tables Overwriting a Table",
		"Full Permute of Doublewords From Two Tables Overwriting a Table",
		"Full Permute of Double-Precision Floating-Point Values From Two Tables Overwriting a Table",
		"Full Permute of Single-Precision Floating-Point Values From Two Tables Overwriting a Table",
		"Full Permute of Quadwords From Two Tables Overwriting a Table",
		"Full Permute of Words From Two Tables Overwriting a Table",
		"Permute Word Integers",
		"Load Sparse Packed Doubleword Integer Values from Dense Memory/Register",
		"Load Sparse Packed Quadword Integer Values from Dense Memory/Register",
		"Extract Byte",
		"Extract Doubleword",
		"Extract Quadword",
		"Extract Word",
		"Gather Packed Doubleword Values Using Signed Doubleword Indices",
		"Gather Packed Quadword Values Using Signed Doubleword Indices",
		"Gather Packed Doubleword Values Using Signed Quadword Indices",
		"Gather Packed Quadword Values Using Signed Quadword Indices",
		"Packed Horizontal Add Signed Byte to Signed Doubleword",
		"Packed Horizontal Add Signed Byte to Signed Quadword",
		"Packed Horizontal Add Signed Byte to Signed Word",
		"Packed Horizontal Add Doubleword Integer",
		"Packed Horizontal Add Signed Doubleword to Signed Quadword",
		"Packed Horizontal Add Signed Word Integers with Signed Saturation",
		"Packed Horizontal Add Unsigned Byte to Doubleword",
		"Packed Horizontal Add Unsigned Byte to Quadword",
		"Packed Horizontal Add Unsigned Byte to Word",
		"Packed Horizontal Add Unsigned Doubleword to Quadword",
		"Packed Horizontal Add Unsigned Word to Doubleword",
		"Packed Horizontal Add Unsigned Word to Quadword",
		"Packed Horizontal Add Word Integers",
		"Packed Horizontal Add Signed Word to Signed Doubleword",
		"Packed Horizontal Add Signed Word to Signed Quadword",
		"Packed Horizontal Minimum of Unsigned Word Integers",
		"Packed Horizontal Subtract Signed Byte to Signed Word",
		"Packed Horizontal Subtract Doubleword Integers",
		"Packed Horizontal Subtract Signed Doubleword to Signed Quadword",
		"Packed Horizontal Subtract Signed Word Integers with Signed Saturation",
		"Packed Horizontal Subtract Word Integers",
		"Packed Horizontal Subtract Signed Word to Signed Doubleword",
		"Insert Byte",
		"Insert Doubleword",
		"Insert Quadword",
		"Insert Word",
		"Count the Number of Leading Zero Bits for Packed Doubleword Values",
		"Count the Number of Leading Zero Bits for Packed Quadword Values",
		"Packed Multiply Accumulate Signed Doubleword to Signed Doubleword",
		"Packed Multiply Accumulate Signed High Doubleword to Signed Quadword",
		"Packed Multiply Accumulate Signed Low Doubleword to Signed Quadword",
		"Packed Multiply Accumulate with Saturation Signed Doubleword to Signed Doubleword",
		"Packed Multiply Accumulate with Saturation Signed High Doubleword to Signed Quadword",
		"Packed Multiply Accumulate with Saturation Signed Low Doubleword to Signed Quadword",
		"Packed Multiply Accumulate with Saturation Signed Word to Signed Doubleword",
		"Packed Multiply Accumulate with Saturation Signed Word to Signed Word",
		"Packed Multiply Accumulate Signed Word to Signed Doubleword",
		"Packed Multiply Accumulate Signed Word to Signed Word",
		"Packed Multiply Add Accumulate with Saturation Signed Word to Signed Doubleword",
		"Packed Multiply Add Accumulate Signed Word to Signed Doubleword",
		"Packed Multiply of Unsigned 52-bit Unsigned Integers and Add High 52-bit Products to Quadword Accumulators",
		"Packed Multiply of Unsigned 52-bit Integers and Add the Low 52-bit Products to Quadword Accumulators",
		"Multiply and Add Packed Signed and Unsigned Byte Integers",
		"Multiply and Add Packed Signed Word Integers",
		"Conditional Move Packed Doubleword Integers",
		"Conditional Move Packed Quadword Integers",
		"Maximum of Packed Signed Byte Integers",
		"Maximum of Packed Signed Doubleword Integers",
		"Maximum of Packed Signed Quadword Integers",
		"Maximum of Packed Signed Word Integers",
		"Maximum of Packed Unsigned Byte Integers",
		"Maximum of Packed Unsigned Doubleword Integers",
		"Maximum of Packed Unsigned Quadword Integers",
		"Maximum of Packed Unsigned Word Integers",
		"Minimum of Packed Signed Byte Integers",
		"Minimum of Packed Signed Doubleword Integers",
		"Minimum of Packed Signed Quadword Integers",
		"Minimum of Packed Signed Word Integers",
		"Minimum of Packed Unsigned Byte Integers",
		"Minimum of Packed Unsigned Doubleword Integers",
		"Minimum of Packed Unsigned Quadword Integers",
		"Minimum of Packed Unsigned Word Integers",
		"Move Signs of Packed Byte Integers to Mask Register",
		"Move Signs of Packed Doubleword Integers to Mask Register",
		"Down Convert Packed Doubleword Values to Byte Values with Truncation",
		"Down Convert Packed Doubleword Values to Word Values with Truncation",
		"Expand Bits of Mask Register to Packed Byte Integers",
		"Expand Bits of Mask Register to Packed Doubleword Integers",
		"Expand Bits of Mask Register to Packed Quadword Integers",
		"Expand Bits of Mask Register to Packed Word Integers",
		"Move Byte Mask",
		"Move Signs of Packed Quadword Integers to Mask Register",
		"Down Convert Packed Quadword Values to Byte Values with Truncation",
		"Down Convert Packed Quadword Values to Doubleword Values with Truncation",
		"Down Convert Packed Quadword Values to Word Values with Truncation",
		"Down Convert Packed Doubleword Values to Byte Values with Signed Saturation",
		"Down Convert Packed Doubleword Values to Word Values with Signed Saturation",
		"Down Convert Packed Quadword Values to Byte Values with Signed Saturation",
		"Down Convert Packed Quadword Values to Doubleword Values with Signed Saturation",
		"Down Convert Packed Quadword Values to Word Values with Signed Saturation",
		"Down Convert Packed Word Values to Byte Values with Signed Saturation",
		"Move Packed Byte Integers to Doubleword Integers with Sign Extension",
		"Move Packed Byte Integers to Quadword Integers with Sign Extension",
		"Move Packed Byte Integers to Word Integers with Sign Extension",
		"Move Packed Doubleword Integers to Quadword Integers with Sign Extension",
		"Move Packed Word Integers to Doubleword Integers with Sign Extension",
		"Move Packed Word Integers to Quadword Integers with Sign Extension",
		"Down Convert Packed Doubleword Values to Byte Values with Unsigned Saturation",
		"Down Convert Packed Doubleword Values to Word Values with Unsigned Saturation",
		"Down Convert Packed Quadword Values to Byte Values with Unsigned Saturation",
		"Down Convert Packed Quadword Values to Doubleword Values with Unsigned Saturation",
		"Down Convert Packed Quadword Values to Word Values with Unsigned Saturation",
		"Down Convert Packed Word Values to Byte Values with Unsigned Saturation",
		"Move Signs of Packed Word Integers to Mask Register",
		"Down Convert Packed Word Values to Byte Values with Truncation",
		"Move Packed Byte Integers to Doubleword Integers with Zero Extension",
		"Move Packed Byte Integers to Quadword Integers with Zero Extension",
		"Move Packed Byte Integers to Word Integers with Zero Extension",
		"Move Packed Doubleword Integers to Quadword Integers with Zero Extension",
		"Move Packed Word Integers to Doubleword Integers with Zero Extension",
		"Move Packed Word Integers to Quadword Integers with Zero Extension",
		"Multiply Packed Signed Doubleword Integers and Store Quadword Result",
		"Packed Multiply Signed Word Integers and Store High Result with Round and Scale",
		"Multiply Packed Unsigned Word Integers and Store High Result",
		"Multiply Packed Signed Word Integers and Store High Result",
		"Multiply Packed Signed Doubleword Integers and Store Low Result",
		"Multiply Packed Signed Quadword Integers and Store Low Result",
		"Multiply Packed Signed Word Integers and Store Low Result",
		"Select Packed Unaligned Bytes from Quadword Sources",
		"Multiply Packed Unsigned Doubleword Integers",
		"Packed Population Count for Doubleword Integers",
		"Packed Population Count for Quadword Integers",
		"Packed Bitwise Logical OR",
		"Bitwise Logical OR of Packed Doubleword Integers",
		"Bitwise Logical OR of Packed Quadword Integers",
		"Packed Permute Bytes",
		"Rotate Packed Doubleword Left",
		"Rotate Packed Quadword Left",
		"Variable Rotate Packed Doubleword Left",
		"Variable Rotate Packed Quadword Left",
		"Rotate Packed Doubleword Right",
		"Rotate Packed Quadword Right",
		"Variable Rotate Packed Doubleword Right",
		"Variable Rotate Packed Quadword Right",
		"Packed Rotate Bytes",
		"Packed Rotate Doublewords",
		"Packed Rotate Quadwords",
		"Packed Rotate Words",
		"Compute Sum of Absolute Differences",
		"Scatter Packed Doubleword Values with Signed Doubleword Indices",
		"Scatter Packed Quadword Values with Signed Doubleword Indices",
		"Scatter Packed Doubleword Values with Signed Quadword Indices",
		"Scatter Packed Quadword Values with Signed Quadword Indices",
		"Packed Shift Arithmetic Bytes",
		"Packed Shift Arithmetic Doublewords",
		"Packed Shift Arithmetic Quadwords",
		"Packed Shift Arithmetic Words",
		"Packed Shift Logical Bytes",
		"Packed Shift Logical Doublewords",
		"Packed Shift Logical Quadwords",
		"Packed Shift Logical Words",
		"Packed Shuffle Bytes",
		"Shuffle Packed Doublewords",
		"Shuffle Packed High Words",
		"Shuffle Packed Low Words",
		"Packed Sign of Byte Integers",
		"Packed Sign of Doubleword Integers",
		"Packed Sign of Word Integers",
		"Shift Packed Doubleword Data Left Logical",
		"Shift Packed Double Quadword Left Logical",
		"Shift Packed Quadword Data Left Logical",
		"Variable Shift Packed Doubleword Data Left Logical",
		"Variable Shift Packed Quadword Data Left Logical",
		"Variable Shift Packed Word Data Left Logical",
		"Shift Packed Word Data Left Logical",
		"Shift Packed Doubleword Data Right Arithmetic",
		"Shift Packed Quadword Data Right Arithmetic",
		"Variable Shift Packed Doubleword Data Right Arithmetic",
		"Variable Shift Packed Quadword Data Right Arithmetic",
		"Variable Shift Packed Word Data Right Arithmetic",
		"Shift Packed Word Data Right Arithmetic",
		"Shift Packed Doubleword Data Right Logical",
		"Shift Packed Double Quadword Right Logical",
		"Shift Packed Quadword Data Right Logical",
		"Variable Shift Packed Doubleword Data Right Logical",
		"Variable Shift Packed Quadword Data Right Logical",
		"Variable Shift Packed Word Data Right Logical",
		"Shift Packed Word Data Right Logical",
		"Subtract Packed Byte Integers",
		"Subtract Packed Doubleword Integers",
		"Subtract Packed Quadword Integers",
		"Subtract Packed Signed Byte Integers with Signed Saturation",
		"Subtract Packed Signed Word Integers with Signed Saturation",
		"Subtract Packed Unsigned Byte Integers with Unsigned Saturation",
		"Subtract Packed Unsigned Word Integers with Unsigned Saturation",
		"Subtract Packed Word Integers",
		"Bitwise Ternary Logical Operation on Doubleword Values",
		"Bitwise Ternary Logical Operation on Quadword Values",
		"Packed Logical Compare",
		"Logical AND of Packed Byte Integer Values and Set Mask",
		"Logical AND of Packed Doubleword Integer Values and Set Mask",
		"Logical AND of Packed Quadword Integer Values and Set Mask",
		"Logical AND of Packed Word Integer Values and Set Mask",
		"Logical NAND of Packed Byte Integer Values and Set Mask",
		"Logical NAND of Packed Doubleword Integer Values and Set Mask",
		"Logical NAND of Packed Quadword Integer Values and Set Mask",
		"Logical NAND of Packed Word Integer Values and Set Mask",
		"Unpack and Interleave High-Order Bytes into Words",
		"Unpack and Interleave High-Order Doublewords into Quadwords",
		"Unpack and Interleave High-Order Quadwords into Double Quadwords",
		"Unpack and Interleave High-Order Words into Doublewords",
		"Unpack and Interleave Low-Order Bytes into Words",
		"Unpack and Interleave Low-Order Doublewords into Quadwords",
		"Unpack and Interleave Low-Order Quadwords into Double Quadwords",
		"Unpack and Interleave Low-Order Words into Doublewords",
		"Packed Bitwise Logical Exclusive OR",
		"Bitwise Logical Exclusive OR of Packed Doubleword Integers",
		"Bitwise Logical Exclusive OR of Packed Quadword Integers",
		"Range Restriction Calculation For Packed Pairs of Double-Precision Floating-Point Values",
		"Range Restriction Calculation For Packed Pairs of Single-Precision Floating-Point Values",
		"Range Restriction Calculation For a pair of Scalar Double-Precision Floating-Point Values",
		"Range Restriction Calculation For a pair of Scalar Single-Precision Floating-Point Values",
		"Compute Approximate Reciprocals of Packed Double-Precision Floating-Point Values",
		"Compute Approximate Reciprocals of Packed Single-Precision Floating-Point Values",
		"Compute Approximate Reciprocal of a Scalar Double-Precision Floating-Point Value",
		"Compute Approximate Reciprocal of a Scalar Single-Precision Floating-Point Value",
		"Approximation to the Reciprocal of Packed Double-Precision Floating-Point Values with Less Than 2^-28 Relative Error",
		"Approximation to the Reciprocal of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error",
		"Approximation to the Reciprocal of a Scalar Double-Precision Floating-Point Value with Less Than 2^-28 Relative Error",
		"Approximation to the Reciprocal of a Scalar Single-Precision Floating-Point Value with Less Than 2^-28 Relative Error",
		"Compute Approximate Reciprocals of Packed Single-Precision Floating-Point Values",
		"Compute Approximate Reciprocal of Scalar Single-Precision Floating-Point Values",
		"Perform Reduction Transformation on Packed Double-Precision Floating-Point Values",
		"Perform Reduction Transformation on Packed Single-Precision Floating-Point Values",
		"Perform Reduction Transformation on a Scalar Double-Precision Floating-Point Value",
		"Perform Reduction Transformation on a Scalar Single-Precision Floating-Point Value",
		"Round Packed Double-Precision Floating-Point Values To Include A Given Number Of Fraction Bits",
		"Round Packed Single-Precision Floating-Point Values To Include A Given Number Of Fraction Bits",
		"Round Scalar Double-Precision Floating-Point Value To Include A Given Number Of Fraction Bits",
		"Round Scalar Single-Precision Floating-Point Value To Include A Given Number Of Fraction Bits",
		"Round Packed Double Precision Floating-Point Values",
		"Round Packed Single Precision Floating-Point Values",
		"Round Scalar Double Precision Floating-Point Values",
		"Round Scalar Single Precision Floating-Point Values",
		"Compute Approximate Reciprocals of Square Roots of Packed Double-Precision Floating-Point Values",
		"Compute Approximate Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values",
		"Compute Approximate Reciprocal of a Square Root of a Scalar Double-Precision Floating-Point Value",
		"Compute Approximate Reciprocal of a Square Root of a Scalar Single-Precision Floating-Point Value",
		"Approximation to the Reciprocal Square Root of Packed Double-Precision Floating-Point Values with Less Than 2^-28 Relative Error",
		"Approximation to the Reciprocal Square Root of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error",
		"Approximation to the Reciprocal Square Root of a Scalar Double-Precision Floating-Point Value with Less Than 2^-28 Relative Error",
		"Approximation to the Reciprocal Square Root of a Scalar Single-Precision Floating-Point Value with Less Than 2^-28 Relative Error",
		"Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values",
		"Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value",
		"Scale Packed Double-Precision Floating-Point Values With Double-Precision Floating-Point Values",
		"Scale Packed Single-Precision Floating-Point Values With Single-Precision Floating-Point Values",
		"Scale Scalar Double-Precision Floating-Point Value With a Double-Precision Floating-Point Value",
		"Scale Scalar Single-Precision Floating-Point Value With a Single-Precision Floating-Point Value",
		"Scatter Packed Double-Precision Floating-Point Values with Signed Doubleword Indices",
		"Scatter Packed Single-Precision Floating-Point Values with Signed Doubleword Indices",
		"Sparse Prefetch Packed Double-Precision Floating-Point Data Values with Signed Doubleword Indices Using T0 Hint with Intent to Write",
		"Sparse Prefetch Packed Single-Precision Floating-Point Data Values with Signed Doubleword Indices Using T0 Hint with Intent to Write",
		"Sparse Prefetch Packed Double-Precision Floating-Point Data Values with Signed Quadword Indices Using T0 Hint with Intent to Write",
		"Sparse Prefetch Packed Single-Precision Floating-Point Data Values with Signed Quadword Indices Using T0 Hint with Intent to Write",
		"Sparse Prefetch Packed Double-Precision Floating-Point Data Values with Signed Doubleword Indices Using T1 Hint with Intent to Write",
		"Sparse Prefetch Packed Single-Precision Floating-Point Data Values with Signed Doubleword Indices Using T1 Hint with Intent to Write",
		"Sparse Prefetch Packed Double-Precision Floating-Point Data Values with Signed Quadword Indices Using T1 Hint with Intent to Write",
		"Sparse Prefetch Packed Single-Precision Floating-Point Data Values with Signed Quadword Indices Using T1 Hint with Intent to Write",
		"Scatter Packed Double-Precision Floating-Point Values with Signed Quadword Indices",
		"Scatter Packed Single-Precision Floating-Point Values with Signed Quadword Indices",
		"Shuffle 128-Bit Packed Single-Precision Floating-Point Values",
		"Shuffle 128-Bit Packed Double-Precision Floating-Point Values",
		"Shuffle 128-Bit Packed Doubleword Integer Values",
		"Shuffle 128-Bit Packed Quadword Integer Values",
		"Shuffle Packed Double-Precision Floating-Point Values",
		"Shuffle Packed Single-Precision Floating-Point Values",
		"Compute Square Roots of Packed Double-Precision Floating-Point Values",
		"Compute Square Roots of Packed Single-Precision Floating-Point Values",
		"Compute Square Root of Scalar Double-Precision Floating-Point Value",
		"Compute Square Root of Scalar Single-Precision Floating-Point Value",
		"Store MXCSR Register State",
		"Subtract Packed Double-Precision Floating-Point Values",
		"Subtract Packed Single-Precision Floating-Point Values",
		"Subtract Scalar Double-Precision Floating-Point Values",
		"Subtract Scalar Single-Precision Floating-Point Values",
		"Packed Double-Precision Floating-Point Bit Test",
		"Packed Single-Precision Floating-Point Bit Test",
		"Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS",
		"Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS",
		"Unpack and Interleave High Packed Double-Precision Floating-Point Values",
		"Unpack and Interleave High Packed Single-Precision Floating-Point Values",
		"Unpack and Interleave Low Packed Double-Precision Floating-Point Values",
		"Unpack and Interleave Low Packed Single-Precision Floating-Point Values",
		"Bitwise Logical XOR for Double-Precision Floating-Point Values",
		"Bitwise Logical XOR for Single-Precision Floating-Point Values",
		"Zero All YMM Registers",
		"Zero Upper Bits of YMM Registers",
		"Exchange and Add",
		"Exchange Register/Memory with Register",
		"Get Value of Extended Control Register",
		"Table Look-up Translation",
		"Logical Exclusive OR",
		"Bitwise Logical XOR for Double-Precision Floating-Point Values",
		"Bitwise Logical XOR for Single-Precision Floating-Point Values"
	};
}
