
Gemini.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004088  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e90  08004228  08004228  00005228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050b8  080050b8  00007070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080050b8  080050b8  000060b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080050c0  080050c0  00007070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050c0  080050c0  000060c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080050c4  080050c4  000060c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  080050c8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e0  20000070  08005138  00007070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000450  08005138  00007450  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a70c  00000000  00000000  000070a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c83  00000000  00000000  000117ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000990  00000000  00000000  00013430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00016e19  00000000  00000000  00013dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000bdb6  00000000  00000000  0002abd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000891f6  00000000  00000000  0003698f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000bfb85  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000736  00000000  00000000  000bfbc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002f30  00000000  00000000  000c0300  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  000c3230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004210 	.word	0x08004210

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08004210 	.word	0x08004210

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 80005b0:	f001 f8ec 	bl	800178c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b4:	f000 f80e 	bl	80005d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b8:	f000 f8fe 	bl	80007b8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005bc:	f000 f876 	bl	80006ac <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80005c0:	f000 f89e 	bl	8000700 <MX_SPI1_Init>
  MX_ADC1_Init();
 80005c4:	f000 f8d2 	bl	800076c <MX_ADC1_Init>
  ST7735_Init();
 80005c8:	f000 fc86 	bl	8000ed8 <ST7735_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  Snake_Game_Start();
 80005cc:	f000 fbaa 	bl	8000d24 <Snake_Game_Start>
  while (1) {
 80005d0:	bf00      	nop
 80005d2:	e7fd      	b.n	80005d0 <main+0x24>

080005d4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b094      	sub	sp, #80	@ 0x50
 80005d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005da:	f107 0320 	add.w	r3, r7, #32
 80005de:	2230      	movs	r2, #48	@ 0x30
 80005e0:	2100      	movs	r1, #0
 80005e2:	4618      	mov	r0, r3
 80005e4:	f002 ff7b 	bl	80034de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e8:	f107 030c 	add.w	r3, r7, #12
 80005ec:	2200      	movs	r2, #0
 80005ee:	601a      	str	r2, [r3, #0]
 80005f0:	605a      	str	r2, [r3, #4]
 80005f2:	609a      	str	r2, [r3, #8]
 80005f4:	60da      	str	r2, [r3, #12]
 80005f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005f8:	2300      	movs	r3, #0
 80005fa:	60bb      	str	r3, [r7, #8]
 80005fc:	4b29      	ldr	r3, [pc, #164]	@ (80006a4 <SystemClock_Config+0xd0>)
 80005fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000600:	4a28      	ldr	r2, [pc, #160]	@ (80006a4 <SystemClock_Config+0xd0>)
 8000602:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000606:	6413      	str	r3, [r2, #64]	@ 0x40
 8000608:	4b26      	ldr	r3, [pc, #152]	@ (80006a4 <SystemClock_Config+0xd0>)
 800060a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800060c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000610:	60bb      	str	r3, [r7, #8]
 8000612:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000614:	2300      	movs	r3, #0
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	4b23      	ldr	r3, [pc, #140]	@ (80006a8 <SystemClock_Config+0xd4>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000620:	4a21      	ldr	r2, [pc, #132]	@ (80006a8 <SystemClock_Config+0xd4>)
 8000622:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000626:	6013      	str	r3, [r2, #0]
 8000628:	4b1f      	ldr	r3, [pc, #124]	@ (80006a8 <SystemClock_Config+0xd4>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000630:	607b      	str	r3, [r7, #4]
 8000632:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000634:	2302      	movs	r3, #2
 8000636:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000638:	2301      	movs	r3, #1
 800063a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800063c:	2310      	movs	r3, #16
 800063e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000640:	2302      	movs	r3, #2
 8000642:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000644:	2300      	movs	r3, #0
 8000646:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000648:	2310      	movs	r3, #16
 800064a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800064c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000650:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000652:	2304      	movs	r3, #4
 8000654:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000656:	2307      	movs	r3, #7
 8000658:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800065a:	f107 0320 	add.w	r3, r7, #32
 800065e:	4618      	mov	r0, r3
 8000660:	f001 fbc6 	bl	8001df0 <HAL_RCC_OscConfig>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d001      	beq.n	800066e <SystemClock_Config+0x9a>
    Error_Handler();
 800066a:	f000 f975 	bl	8000958 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 800066e:	230f      	movs	r3, #15
 8000670:	60fb      	str	r3, [r7, #12]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000672:	2302      	movs	r3, #2
 8000674:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000676:	2300      	movs	r3, #0
 8000678:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800067a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800067e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000680:	2300      	movs	r3, #0
 8000682:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000684:	f107 030c 	add.w	r3, r7, #12
 8000688:	2102      	movs	r1, #2
 800068a:	4618      	mov	r0, r3
 800068c:	f001 fe28 	bl	80022e0 <HAL_RCC_ClockConfig>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <SystemClock_Config+0xc6>
    Error_Handler();
 8000696:	f000 f95f 	bl	8000958 <Error_Handler>
  }
}
 800069a:	bf00      	nop
 800069c:	3750      	adds	r7, #80	@ 0x50
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	40023800 	.word	0x40023800
 80006a8:	40007000 	.word	0x40007000

080006ac <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006b0:	4b11      	ldr	r3, [pc, #68]	@ (80006f8 <MX_USART2_UART_Init+0x4c>)
 80006b2:	4a12      	ldr	r2, [pc, #72]	@ (80006fc <MX_USART2_UART_Init+0x50>)
 80006b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006b6:	4b10      	ldr	r3, [pc, #64]	@ (80006f8 <MX_USART2_UART_Init+0x4c>)
 80006b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006be:	4b0e      	ldr	r3, [pc, #56]	@ (80006f8 <MX_USART2_UART_Init+0x4c>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006c4:	4b0c      	ldr	r3, [pc, #48]	@ (80006f8 <MX_USART2_UART_Init+0x4c>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006ca:	4b0b      	ldr	r3, [pc, #44]	@ (80006f8 <MX_USART2_UART_Init+0x4c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006d0:	4b09      	ldr	r3, [pc, #36]	@ (80006f8 <MX_USART2_UART_Init+0x4c>)
 80006d2:	220c      	movs	r2, #12
 80006d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006d6:	4b08      	ldr	r3, [pc, #32]	@ (80006f8 <MX_USART2_UART_Init+0x4c>)
 80006d8:	2200      	movs	r2, #0
 80006da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006dc:	4b06      	ldr	r3, [pc, #24]	@ (80006f8 <MX_USART2_UART_Init+0x4c>)
 80006de:	2200      	movs	r2, #0
 80006e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) {
 80006e2:	4805      	ldr	r0, [pc, #20]	@ (80006f8 <MX_USART2_UART_Init+0x4c>)
 80006e4:	f002 fac6 	bl	8002c74 <HAL_UART_Init>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <MX_USART2_UART_Init+0x46>
    Error_Handler();
 80006ee:	f000 f933 	bl	8000958 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */
}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	200000e4 	.word	0x200000e4
 80006fc:	40004400 	.word	0x40004400

08000700 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000704:	4b17      	ldr	r3, [pc, #92]	@ (8000764 <MX_SPI1_Init+0x64>)
 8000706:	4a18      	ldr	r2, [pc, #96]	@ (8000768 <MX_SPI1_Init+0x68>)
 8000708:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800070a:	4b16      	ldr	r3, [pc, #88]	@ (8000764 <MX_SPI1_Init+0x64>)
 800070c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000710:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000712:	4b14      	ldr	r3, [pc, #80]	@ (8000764 <MX_SPI1_Init+0x64>)
 8000714:	2200      	movs	r2, #0
 8000716:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000718:	4b12      	ldr	r3, [pc, #72]	@ (8000764 <MX_SPI1_Init+0x64>)
 800071a:	2200      	movs	r2, #0
 800071c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800071e:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <MX_SPI1_Init+0x64>)
 8000720:	2200      	movs	r2, #0
 8000722:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000724:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <MX_SPI1_Init+0x64>)
 8000726:	2200      	movs	r2, #0
 8000728:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800072a:	4b0e      	ldr	r3, [pc, #56]	@ (8000764 <MX_SPI1_Init+0x64>)
 800072c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000730:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000732:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <MX_SPI1_Init+0x64>)
 8000734:	2220      	movs	r2, #32
 8000736:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000738:	4b0a      	ldr	r3, [pc, #40]	@ (8000764 <MX_SPI1_Init+0x64>)
 800073a:	2200      	movs	r2, #0
 800073c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800073e:	4b09      	ldr	r3, [pc, #36]	@ (8000764 <MX_SPI1_Init+0x64>)
 8000740:	2200      	movs	r2, #0
 8000742:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000744:	4b07      	ldr	r3, [pc, #28]	@ (8000764 <MX_SPI1_Init+0x64>)
 8000746:	2200      	movs	r2, #0
 8000748:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800074a:	4b06      	ldr	r3, [pc, #24]	@ (8000764 <MX_SPI1_Init+0x64>)
 800074c:	220a      	movs	r2, #10
 800074e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000750:	4804      	ldr	r0, [pc, #16]	@ (8000764 <MX_SPI1_Init+0x64>)
 8000752:	f001 ffe5 	bl	8002720 <HAL_SPI_Init>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <MX_SPI1_Init+0x60>
    Error_Handler();
 800075c:	f000 f8fc 	bl	8000958 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */
}
 8000760:	bf00      	nop
 8000762:	bd80      	pop	{r7, pc}
 8000764:	2000008c 	.word	0x2000008c
 8000768:	40013000 	.word	0x40013000

0800076c <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
  // 1. Enable ADC1 Clock
  __HAL_RCC_ADC1_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	607b      	str	r3, [r7, #4]
 8000776:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <MX_ADC1_Init+0x44>)
 8000778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800077a:	4a0d      	ldr	r2, [pc, #52]	@ (80007b0 <MX_ADC1_Init+0x44>)
 800077c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000780:	6453      	str	r3, [r2, #68]	@ 0x44
 8000782:	4b0b      	ldr	r3, [pc, #44]	@ (80007b0 <MX_ADC1_Init+0x44>)
 8000784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000786:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]
  // 2. Configure PA0 as Analog (Already done in MX_GPIO_Init, ensuring here)
  // GPIOA->MODER |= GPIO_MODER_MODE0; // 11 for Analog mode

  // 3. Configure ADC1
  // Reset ADC1
  ADC1->CR2 = 0;
 800078e:	4b09      	ldr	r3, [pc, #36]	@ (80007b4 <MX_ADC1_Init+0x48>)
 8000790:	2200      	movs	r2, #0
 8000792:	609a      	str	r2, [r3, #8]

  // Enable ADC (ADON)
  ADC1->CR2 |= ADC_CR2_ADON;
 8000794:	4b07      	ldr	r3, [pc, #28]	@ (80007b4 <MX_ADC1_Init+0x48>)
 8000796:	689b      	ldr	r3, [r3, #8]
 8000798:	4a06      	ldr	r2, [pc, #24]	@ (80007b4 <MX_ADC1_Init+0x48>)
 800079a:	f043 0301 	orr.w	r3, r3, #1
 800079e:	6093      	str	r3, [r2, #8]

  // Wait a bit for stability
  HAL_Delay(1);
 80007a0:	2001      	movs	r0, #1
 80007a2:	f001 f865 	bl	8001870 <HAL_Delay>
}
 80007a6:	bf00      	nop
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	40023800 	.word	0x40023800
 80007b4:	40012000 	.word	0x40012000

080007b8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b08a      	sub	sp, #40	@ 0x28
 80007bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007be:	f107 0314 	add.w	r3, r7, #20
 80007c2:	2200      	movs	r2, #0
 80007c4:	601a      	str	r2, [r3, #0]
 80007c6:	605a      	str	r2, [r3, #4]
 80007c8:	609a      	str	r2, [r3, #8]
 80007ca:	60da      	str	r2, [r3, #12]
 80007cc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	613b      	str	r3, [r7, #16]
 80007d2:	4b5d      	ldr	r3, [pc, #372]	@ (8000948 <MX_GPIO_Init+0x190>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d6:	4a5c      	ldr	r2, [pc, #368]	@ (8000948 <MX_GPIO_Init+0x190>)
 80007d8:	f043 0304 	orr.w	r3, r3, #4
 80007dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007de:	4b5a      	ldr	r3, [pc, #360]	@ (8000948 <MX_GPIO_Init+0x190>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	f003 0304 	and.w	r3, r3, #4
 80007e6:	613b      	str	r3, [r7, #16]
 80007e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	60fb      	str	r3, [r7, #12]
 80007ee:	4b56      	ldr	r3, [pc, #344]	@ (8000948 <MX_GPIO_Init+0x190>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f2:	4a55      	ldr	r2, [pc, #340]	@ (8000948 <MX_GPIO_Init+0x190>)
 80007f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007fa:	4b53      	ldr	r3, [pc, #332]	@ (8000948 <MX_GPIO_Init+0x190>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000802:	60fb      	str	r3, [r7, #12]
 8000804:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	60bb      	str	r3, [r7, #8]
 800080a:	4b4f      	ldr	r3, [pc, #316]	@ (8000948 <MX_GPIO_Init+0x190>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	4a4e      	ldr	r2, [pc, #312]	@ (8000948 <MX_GPIO_Init+0x190>)
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	6313      	str	r3, [r2, #48]	@ 0x30
 8000816:	4b4c      	ldr	r3, [pc, #304]	@ (8000948 <MX_GPIO_Init+0x190>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	f003 0301 	and.w	r3, r3, #1
 800081e:	60bb      	str	r3, [r7, #8]
 8000820:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	607b      	str	r3, [r7, #4]
 8000826:	4b48      	ldr	r3, [pc, #288]	@ (8000948 <MX_GPIO_Init+0x190>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082a:	4a47      	ldr	r2, [pc, #284]	@ (8000948 <MX_GPIO_Init+0x190>)
 800082c:	f043 0302 	orr.w	r3, r3, #2
 8000830:	6313      	str	r3, [r2, #48]	@ 0x30
 8000832:	4b45      	ldr	r3, [pc, #276]	@ (8000948 <MX_GPIO_Init+0x190>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000836:	f003 0302 	and.w	r3, r3, #2
 800083a:	607b      	str	r3, [r7, #4]
 800083c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 800083e:	2201      	movs	r2, #1
 8000840:	2140      	movs	r1, #64	@ 0x40
 8000842:	4842      	ldr	r0, [pc, #264]	@ (800094c <MX_GPIO_Init+0x194>)
 8000844:	f001 faba 	bl	8001dbc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8000848:	2201      	movs	r2, #1
 800084a:	2180      	movs	r1, #128	@ 0x80
 800084c:	4840      	ldr	r0, [pc, #256]	@ (8000950 <MX_GPIO_Init+0x198>)
 800084e:	f001 fab5 	bl	8001dbc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8000852:	2200      	movs	r2, #0
 8000854:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000858:	483e      	ldr	r0, [pc, #248]	@ (8000954 <MX_GPIO_Init+0x19c>)
 800085a:	f001 faaf 	bl	8001dbc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800085e:	2200      	movs	r2, #0
 8000860:	2110      	movs	r1, #16
 8000862:	483c      	ldr	r0, [pc, #240]	@ (8000954 <MX_GPIO_Init+0x19c>)
 8000864:	f001 faaa 	bl	8001dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000868:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800086c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800086e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000872:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000878:	f107 0314 	add.w	r3, r7, #20
 800087c:	4619      	mov	r1, r3
 800087e:	4834      	ldr	r0, [pc, #208]	@ (8000950 <MX_GPIO_Init+0x198>)
 8000880:	f001 f900 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : ST7735_CS_Pin */
  GPIO_InitStruct.Pin = ST7735_CS_Pin;
 8000884:	2340      	movs	r3, #64	@ 0x40
 8000886:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000888:	2301      	movs	r3, #1
 800088a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	2300      	movs	r3, #0
 800088e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000890:	2300      	movs	r3, #0
 8000892:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ST7735_CS_GPIO_Port, &GPIO_InitStruct);
 8000894:	f107 0314 	add.w	r3, r7, #20
 8000898:	4619      	mov	r1, r3
 800089a:	482c      	ldr	r0, [pc, #176]	@ (800094c <MX_GPIO_Init+0x194>)
 800089c:	f001 f8f2 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : ST7735_RES_Pin */
  GPIO_InitStruct.Pin = ST7735_RES_Pin;
 80008a0:	2380      	movs	r3, #128	@ 0x80
 80008a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a4:	2301      	movs	r3, #1
 80008a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ac:	2300      	movs	r3, #0
 80008ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ST7735_RES_GPIO_Port, &GPIO_InitStruct);
 80008b0:	f107 0314 	add.w	r3, r7, #20
 80008b4:	4619      	mov	r1, r3
 80008b6:	4826      	ldr	r0, [pc, #152]	@ (8000950 <MX_GPIO_Init+0x198>)
 80008b8:	f001 f8e4 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : ST7735_DC_Pin */
  GPIO_InitStruct.Pin = ST7735_DC_Pin;
 80008bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80008c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c2:	2301      	movs	r3, #1
 80008c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ca:	2300      	movs	r3, #0
 80008cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ST7735_DC_GPIO_Port, &GPIO_InitStruct);
 80008ce:	f107 0314 	add.w	r3, r7, #20
 80008d2:	4619      	mov	r1, r3
 80008d4:	481f      	ldr	r0, [pc, #124]	@ (8000954 <MX_GPIO_Init+0x19c>)
 80008d6:	f001 f8d5 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 (Buzzer) */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80008da:	2310      	movs	r3, #16
 80008dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008de:	2301      	movs	r3, #1
 80008e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e6:	2300      	movs	r3, #0
 80008e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ea:	f107 0314 	add.w	r3, r7, #20
 80008ee:	4619      	mov	r1, r3
 80008f0:	4818      	ldr	r0, [pc, #96]	@ (8000954 <MX_GPIO_Init+0x19c>)
 80008f2:	f001 f8c7 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 (Rotation Sensor) */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80008f6:	2301      	movs	r3, #1
 80008f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008fa:	2303      	movs	r3, #3
 80008fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000902:	f107 0314 	add.w	r3, r7, #20
 8000906:	4619      	mov	r1, r3
 8000908:	4812      	ldr	r0, [pc, #72]	@ (8000954 <MX_GPIO_Init+0x19c>)
 800090a:	f001 f8bb 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 (LEFT), PB9 (RIGHT) */
  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 800090e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000912:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000914:	2300      	movs	r3, #0
 8000916:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000918:	2302      	movs	r3, #2
 800091a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800091c:	f107 0314 	add.w	r3, r7, #20
 8000920:	4619      	mov	r1, r3
 8000922:	480a      	ldr	r0, [pc, #40]	@ (800094c <MX_GPIO_Init+0x194>)
 8000924:	f001 f8ae 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 (DOWN), PC6 (UP) */
  GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8000928:	2360      	movs	r3, #96	@ 0x60
 800092a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800092c:	2300      	movs	r3, #0
 800092e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000930:	2302      	movs	r3, #2
 8000932:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000934:	f107 0314 	add.w	r3, r7, #20
 8000938:	4619      	mov	r1, r3
 800093a:	4805      	ldr	r0, [pc, #20]	@ (8000950 <MX_GPIO_Init+0x198>)
 800093c:	f001 f8a2 	bl	8001a84 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000940:	bf00      	nop
 8000942:	3728      	adds	r7, #40	@ 0x28
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	40023800 	.word	0x40023800
 800094c:	40020400 	.word	0x40020400
 8000950:	40020800 	.word	0x40020800
 8000954:	40020000 	.word	0x40020000

08000958 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800095c:	b672      	cpsid	i
}
 800095e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8000960:	bf00      	nop
 8000962:	e7fd      	b.n	8000960 <Error_Handler+0x8>

08000964 <SpawnApple>:
static Snake snake;
static Point apple;
static bool game_over;

// Helper to spawn apple in a valid location
static void SpawnApple() {
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
  bool valid;
  do {
    valid = true;
 800096a:	2301      	movs	r3, #1
 800096c:	71fb      	strb	r3, [r7, #7]
    // Simple random generation
    apple.x = rand() % GRID_WIDTH;
 800096e:	f002 fc73 	bl	8003258 <rand>
 8000972:	4602      	mov	r2, r0
 8000974:	4b24      	ldr	r3, [pc, #144]	@ (8000a08 <SpawnApple+0xa4>)
 8000976:	fb83 1302 	smull	r1, r3, r3, r2
 800097a:	10d9      	asrs	r1, r3, #3
 800097c:	17d3      	asrs	r3, r2, #31
 800097e:	1ac9      	subs	r1, r1, r3
 8000980:	460b      	mov	r3, r1
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	440b      	add	r3, r1
 8000986:	009b      	lsls	r3, r3, #2
 8000988:	1ad1      	subs	r1, r2, r3
 800098a:	b24a      	sxtb	r2, r1
 800098c:	4b1f      	ldr	r3, [pc, #124]	@ (8000a0c <SpawnApple+0xa8>)
 800098e:	701a      	strb	r2, [r3, #0]
    apple.y = rand() % GRID_HEIGHT;
 8000990:	f002 fc62 	bl	8003258 <rand>
 8000994:	4603      	mov	r3, r0
 8000996:	425a      	negs	r2, r3
 8000998:	f003 030f 	and.w	r3, r3, #15
 800099c:	f002 020f 	and.w	r2, r2, #15
 80009a0:	bf58      	it	pl
 80009a2:	4253      	negpl	r3, r2
 80009a4:	b25a      	sxtb	r2, r3
 80009a6:	4b19      	ldr	r3, [pc, #100]	@ (8000a0c <SpawnApple+0xa8>)
 80009a8:	705a      	strb	r2, [r3, #1]

    // Check if apple spawned on snake
    for (int i = 0; i < snake.length; i++) {
 80009aa:	2300      	movs	r3, #0
 80009ac:	603b      	str	r3, [r7, #0]
 80009ae:	e019      	b.n	80009e4 <SpawnApple+0x80>
      if (snake.body[i].x == apple.x && snake.body[i].y == apple.y) {
 80009b0:	4a17      	ldr	r2, [pc, #92]	@ (8000a10 <SpawnApple+0xac>)
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	f912 2013 	ldrsb.w	r2, [r2, r3, lsl #1]
 80009b8:	4b14      	ldr	r3, [pc, #80]	@ (8000a0c <SpawnApple+0xa8>)
 80009ba:	f993 3000 	ldrsb.w	r3, [r3]
 80009be:	429a      	cmp	r2, r3
 80009c0:	d10d      	bne.n	80009de <SpawnApple+0x7a>
 80009c2:	4a13      	ldr	r2, [pc, #76]	@ (8000a10 <SpawnApple+0xac>)
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	005b      	lsls	r3, r3, #1
 80009c8:	4413      	add	r3, r2
 80009ca:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80009ce:	4b0f      	ldr	r3, [pc, #60]	@ (8000a0c <SpawnApple+0xa8>)
 80009d0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80009d4:	429a      	cmp	r2, r3
 80009d6:	d102      	bne.n	80009de <SpawnApple+0x7a>
        valid = false;
 80009d8:	2300      	movs	r3, #0
 80009da:	71fb      	strb	r3, [r7, #7]
        break;
 80009dc:	e009      	b.n	80009f2 <SpawnApple+0x8e>
    for (int i = 0; i < snake.length; i++) {
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	3301      	adds	r3, #1
 80009e2:	603b      	str	r3, [r7, #0]
 80009e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000a10 <SpawnApple+0xac>)
 80009e6:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 80009ea:	461a      	mov	r2, r3
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	4293      	cmp	r3, r2
 80009f0:	dbde      	blt.n	80009b0 <SpawnApple+0x4c>
      }
    }
  } while (!valid);
 80009f2:	79fb      	ldrb	r3, [r7, #7]
 80009f4:	f083 0301 	eor.w	r3, r3, #1
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d1b5      	bne.n	800096a <SpawnApple+0x6>
}
 80009fe:	bf00      	nop
 8000a00:	bf00      	nop
 8000a02:	3708      	adds	r7, #8
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	66666667 	.word	0x66666667
 8000a0c:	200001f8 	.word	0x200001f8
 8000a10:	2000012c 	.word	0x2000012c

08000a14 <InitGame>:

// Initialize Game State
static void InitGame() {
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  snake.length = 3;
 8000a18:	4b19      	ldr	r3, [pc, #100]	@ (8000a80 <InitGame+0x6c>)
 8000a1a:	2203      	movs	r2, #3
 8000a1c:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
  snake.dir = DIR_RIGHT;
 8000a20:	4b17      	ldr	r3, [pc, #92]	@ (8000a80 <InitGame+0x6c>)
 8000a22:	2203      	movs	r2, #3
 8000a24:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
  snake.body[0].x = GRID_WIDTH / 2;
 8000a28:	4b15      	ldr	r3, [pc, #84]	@ (8000a80 <InitGame+0x6c>)
 8000a2a:	220a      	movs	r2, #10
 8000a2c:	701a      	strb	r2, [r3, #0]
  snake.body[0].y = GRID_HEIGHT / 2;
 8000a2e:	4b14      	ldr	r3, [pc, #80]	@ (8000a80 <InitGame+0x6c>)
 8000a30:	2208      	movs	r2, #8
 8000a32:	705a      	strb	r2, [r3, #1]
  snake.body[1].x = snake.body[0].x - 1;
 8000a34:	4b12      	ldr	r3, [pc, #72]	@ (8000a80 <InitGame+0x6c>)
 8000a36:	f993 3000 	ldrsb.w	r3, [r3]
 8000a3a:	b2db      	uxtb	r3, r3
 8000a3c:	3b01      	subs	r3, #1
 8000a3e:	b2db      	uxtb	r3, r3
 8000a40:	b25a      	sxtb	r2, r3
 8000a42:	4b0f      	ldr	r3, [pc, #60]	@ (8000a80 <InitGame+0x6c>)
 8000a44:	709a      	strb	r2, [r3, #2]
  snake.body[1].y = snake.body[0].y;
 8000a46:	4b0e      	ldr	r3, [pc, #56]	@ (8000a80 <InitGame+0x6c>)
 8000a48:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a80 <InitGame+0x6c>)
 8000a4e:	70da      	strb	r2, [r3, #3]
  snake.body[2].x = snake.body[0].x - 2;
 8000a50:	4b0b      	ldr	r3, [pc, #44]	@ (8000a80 <InitGame+0x6c>)
 8000a52:	f993 3000 	ldrsb.w	r3, [r3]
 8000a56:	b2db      	uxtb	r3, r3
 8000a58:	3b02      	subs	r3, #2
 8000a5a:	b2db      	uxtb	r3, r3
 8000a5c:	b25a      	sxtb	r2, r3
 8000a5e:	4b08      	ldr	r3, [pc, #32]	@ (8000a80 <InitGame+0x6c>)
 8000a60:	711a      	strb	r2, [r3, #4]
  snake.body[2].y = snake.body[0].y;
 8000a62:	4b07      	ldr	r3, [pc, #28]	@ (8000a80 <InitGame+0x6c>)
 8000a64:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8000a68:	4b05      	ldr	r3, [pc, #20]	@ (8000a80 <InitGame+0x6c>)
 8000a6a:	715a      	strb	r2, [r3, #5]

  SpawnApple();
 8000a6c:	f7ff ff7a 	bl	8000964 <SpawnApple>
  game_over = false;
 8000a70:	4b04      	ldr	r3, [pc, #16]	@ (8000a84 <InitGame+0x70>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	701a      	strb	r2, [r3, #0]

  ST7735_FillScreen(COLOR_BG);
 8000a76:	2000      	movs	r0, #0
 8000a78:	f000 fc8c 	bl	8001394 <ST7735_FillScreen>
}
 8000a7c:	bf00      	nop
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	2000012c 	.word	0x2000012c
 8000a84:	200001fa 	.word	0x200001fa

08000a88 <ProcessInput>:

// Read Inputs
static void ProcessInput() {
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  // Check buttons (assuming Active HIGH / Pull-Down)
  // You might need debounce, but for now strict polling
  if (HAL_GPIO_ReadPin(BTN_UP_PORT, BTN_UP_PIN) == GPIO_PIN_SET &&
 8000a8c:	2140      	movs	r1, #64	@ 0x40
 8000a8e:	4823      	ldr	r0, [pc, #140]	@ (8000b1c <ProcessInput+0x94>)
 8000a90:	f001 f97c 	bl	8001d8c <HAL_GPIO_ReadPin>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b01      	cmp	r3, #1
 8000a98:	d109      	bne.n	8000aae <ProcessInput+0x26>
      snake.dir != DIR_DOWN) {
 8000a9a:	4b21      	ldr	r3, [pc, #132]	@ (8000b20 <ProcessInput+0x98>)
 8000a9c:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
  if (HAL_GPIO_ReadPin(BTN_UP_PORT, BTN_UP_PIN) == GPIO_PIN_SET &&
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d004      	beq.n	8000aae <ProcessInput+0x26>
    snake.dir = DIR_UP;
 8000aa4:	4b1e      	ldr	r3, [pc, #120]	@ (8000b20 <ProcessInput+0x98>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
 8000aac:	e034      	b.n	8000b18 <ProcessInput+0x90>
  } else if (HAL_GPIO_ReadPin(BTN_DOWN_PORT, BTN_DOWN_PIN) == GPIO_PIN_SET &&
 8000aae:	2120      	movs	r1, #32
 8000ab0:	481a      	ldr	r0, [pc, #104]	@ (8000b1c <ProcessInput+0x94>)
 8000ab2:	f001 f96b 	bl	8001d8c <HAL_GPIO_ReadPin>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	d109      	bne.n	8000ad0 <ProcessInput+0x48>
             snake.dir != DIR_UP) {
 8000abc:	4b18      	ldr	r3, [pc, #96]	@ (8000b20 <ProcessInput+0x98>)
 8000abe:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
  } else if (HAL_GPIO_ReadPin(BTN_DOWN_PORT, BTN_DOWN_PIN) == GPIO_PIN_SET &&
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d004      	beq.n	8000ad0 <ProcessInput+0x48>
    snake.dir = DIR_DOWN;
 8000ac6:	4b16      	ldr	r3, [pc, #88]	@ (8000b20 <ProcessInput+0x98>)
 8000ac8:	2201      	movs	r2, #1
 8000aca:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
 8000ace:	e023      	b.n	8000b18 <ProcessInput+0x90>
  } else if (HAL_GPIO_ReadPin(BTN_LEFT_PORT, BTN_LEFT_PIN) == GPIO_PIN_SET &&
 8000ad0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ad4:	4813      	ldr	r0, [pc, #76]	@ (8000b24 <ProcessInput+0x9c>)
 8000ad6:	f001 f959 	bl	8001d8c <HAL_GPIO_ReadPin>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d109      	bne.n	8000af4 <ProcessInput+0x6c>
             snake.dir != DIR_RIGHT) {
 8000ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b20 <ProcessInput+0x98>)
 8000ae2:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
  } else if (HAL_GPIO_ReadPin(BTN_LEFT_PORT, BTN_LEFT_PIN) == GPIO_PIN_SET &&
 8000ae6:	2b03      	cmp	r3, #3
 8000ae8:	d004      	beq.n	8000af4 <ProcessInput+0x6c>
    snake.dir = DIR_LEFT;
 8000aea:	4b0d      	ldr	r3, [pc, #52]	@ (8000b20 <ProcessInput+0x98>)
 8000aec:	2202      	movs	r2, #2
 8000aee:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
 8000af2:	e011      	b.n	8000b18 <ProcessInput+0x90>
  } else if (HAL_GPIO_ReadPin(BTN_RIGHT_PORT, BTN_RIGHT_PIN) == GPIO_PIN_SET &&
 8000af4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000af8:	480a      	ldr	r0, [pc, #40]	@ (8000b24 <ProcessInput+0x9c>)
 8000afa:	f001 f947 	bl	8001d8c <HAL_GPIO_ReadPin>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d109      	bne.n	8000b18 <ProcessInput+0x90>
             snake.dir != DIR_LEFT) {
 8000b04:	4b06      	ldr	r3, [pc, #24]	@ (8000b20 <ProcessInput+0x98>)
 8000b06:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
  } else if (HAL_GPIO_ReadPin(BTN_RIGHT_PORT, BTN_RIGHT_PIN) == GPIO_PIN_SET &&
 8000b0a:	2b02      	cmp	r3, #2
 8000b0c:	d004      	beq.n	8000b18 <ProcessInput+0x90>
    snake.dir = DIR_RIGHT;
 8000b0e:	4b04      	ldr	r3, [pc, #16]	@ (8000b20 <ProcessInput+0x98>)
 8000b10:	2203      	movs	r2, #3
 8000b12:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
  }
}
 8000b16:	e7ff      	b.n	8000b18 <ProcessInput+0x90>
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40020800 	.word	0x40020800
 8000b20:	2000012c 	.word	0x2000012c
 8000b24:	40020400 	.word	0x40020400

08000b28 <UpdateAndDraw>:

static void UpdateAndDraw() {
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b086      	sub	sp, #24
 8000b2c:	af02      	add	r7, sp, #8
  Point new_head = snake.body[0];
 8000b2e:	4b7a      	ldr	r3, [pc, #488]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000b30:	881b      	ldrh	r3, [r3, #0]
 8000b32:	80bb      	strh	r3, [r7, #4]

  switch (snake.dir) {
 8000b34:	4b78      	ldr	r3, [pc, #480]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000b36:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8000b3a:	2b03      	cmp	r3, #3
 8000b3c:	d82a      	bhi.n	8000b94 <UpdateAndDraw+0x6c>
 8000b3e:	a201      	add	r2, pc, #4	@ (adr r2, 8000b44 <UpdateAndDraw+0x1c>)
 8000b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b44:	08000b55 	.word	0x08000b55
 8000b48:	08000b65 	.word	0x08000b65
 8000b4c:	08000b75 	.word	0x08000b75
 8000b50:	08000b85 	.word	0x08000b85
  case DIR_UP:
    new_head.y--;
 8000b54:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000b58:	b2db      	uxtb	r3, r3
 8000b5a:	3b01      	subs	r3, #1
 8000b5c:	b2db      	uxtb	r3, r3
 8000b5e:	b25b      	sxtb	r3, r3
 8000b60:	717b      	strb	r3, [r7, #5]
    break;
 8000b62:	e017      	b.n	8000b94 <UpdateAndDraw+0x6c>
  case DIR_DOWN:
    new_head.y++;
 8000b64:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	3301      	adds	r3, #1
 8000b6c:	b2db      	uxtb	r3, r3
 8000b6e:	b25b      	sxtb	r3, r3
 8000b70:	717b      	strb	r3, [r7, #5]
    break;
 8000b72:	e00f      	b.n	8000b94 <UpdateAndDraw+0x6c>
  case DIR_LEFT:
    new_head.x--;
 8000b74:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	3b01      	subs	r3, #1
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	b25b      	sxtb	r3, r3
 8000b80:	713b      	strb	r3, [r7, #4]
    break;
 8000b82:	e007      	b.n	8000b94 <UpdateAndDraw+0x6c>
  case DIR_RIGHT:
    new_head.x++;
 8000b84:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	b2db      	uxtb	r3, r3
 8000b8e:	b25b      	sxtb	r3, r3
 8000b90:	713b      	strb	r3, [r7, #4]
    break;
 8000b92:	bf00      	nop
  }

  // Check Wall Collision
  if (new_head.x < 0 || new_head.x >= GRID_WIDTH || new_head.y < 0 ||
 8000b94:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	db0b      	blt.n	8000bb4 <UpdateAndDraw+0x8c>
 8000b9c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000ba0:	2b13      	cmp	r3, #19
 8000ba2:	dc07      	bgt.n	8000bb4 <UpdateAndDraw+0x8c>
 8000ba4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	db03      	blt.n	8000bb4 <UpdateAndDraw+0x8c>
      new_head.y >= GRID_HEIGHT) {
 8000bac:	f997 3005 	ldrsb.w	r3, [r7, #5]
  if (new_head.x < 0 || new_head.x >= GRID_WIDTH || new_head.y < 0 ||
 8000bb0:	2b0f      	cmp	r3, #15
 8000bb2:	dd03      	ble.n	8000bbc <UpdateAndDraw+0x94>
    game_over = true;
 8000bb4:	4b59      	ldr	r3, [pc, #356]	@ (8000d1c <UpdateAndDraw+0x1f4>)
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	701a      	strb	r2, [r3, #0]
    return;
 8000bba:	e0a9      	b.n	8000d10 <UpdateAndDraw+0x1e8>
  }

  // Check Self Collision
  for (int i = 0; i < snake.length; i++) {
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	e018      	b.n	8000bf4 <UpdateAndDraw+0xcc>
    if (new_head.x == snake.body[i].x && new_head.y == snake.body[i].y) {
 8000bc2:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8000bc6:	4954      	ldr	r1, [pc, #336]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	f911 3013 	ldrsb.w	r3, [r1, r3, lsl #1]
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d10d      	bne.n	8000bee <UpdateAndDraw+0xc6>
 8000bd2:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8000bd6:	4950      	ldr	r1, [pc, #320]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	005b      	lsls	r3, r3, #1
 8000bdc:	440b      	add	r3, r1
 8000bde:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000be2:	429a      	cmp	r2, r3
 8000be4:	d103      	bne.n	8000bee <UpdateAndDraw+0xc6>
      game_over = true;
 8000be6:	4b4d      	ldr	r3, [pc, #308]	@ (8000d1c <UpdateAndDraw+0x1f4>)
 8000be8:	2201      	movs	r2, #1
 8000bea:	701a      	strb	r2, [r3, #0]
      return;
 8000bec:	e090      	b.n	8000d10 <UpdateAndDraw+0x1e8>
  for (int i = 0; i < snake.length; i++) {
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	60fb      	str	r3, [r7, #12]
 8000bf4:	4b48      	ldr	r3, [pc, #288]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000bf6:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	dbdf      	blt.n	8000bc2 <UpdateAndDraw+0x9a>
    }
  }

  // Render Apple
  ST7735_FillRectangle(OFFSET_X + apple.x * GRID_SIZE,
 8000c02:	4b47      	ldr	r3, [pc, #284]	@ (8000d20 <UpdateAndDraw+0x1f8>)
 8000c04:	f993 3000 	ldrsb.w	r3, [r3]
 8000c08:	b29b      	uxth	r3, r3
 8000c0a:	00db      	lsls	r3, r3, #3
 8000c0c:	b298      	uxth	r0, r3
                       OFFSET_Y + apple.y * GRID_SIZE, GRID_SIZE, GRID_SIZE,
 8000c0e:	4b44      	ldr	r3, [pc, #272]	@ (8000d20 <UpdateAndDraw+0x1f8>)
 8000c10:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000c14:	b29b      	uxth	r3, r3
  ST7735_FillRectangle(OFFSET_X + apple.x * GRID_SIZE,
 8000c16:	00db      	lsls	r3, r3, #3
 8000c18:	b299      	uxth	r1, r3
 8000c1a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000c1e:	9300      	str	r3, [sp, #0]
 8000c20:	2308      	movs	r3, #8
 8000c22:	2208      	movs	r2, #8
 8000c24:	f000 fb2e 	bl	8001284 <ST7735_FillRectangle>
                       COLOR_APPLE);

  // Erase Tail if not eating
  bool ate = (new_head.x == apple.x && new_head.y == apple.y);
 8000c28:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8000c2c:	4b3c      	ldr	r3, [pc, #240]	@ (8000d20 <UpdateAndDraw+0x1f8>)
 8000c2e:	f993 3000 	ldrsb.w	r3, [r3]
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d108      	bne.n	8000c48 <UpdateAndDraw+0x120>
 8000c36:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8000c3a:	4b39      	ldr	r3, [pc, #228]	@ (8000d20 <UpdateAndDraw+0x1f8>)
 8000c3c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	d101      	bne.n	8000c48 <UpdateAndDraw+0x120>
 8000c44:	2301      	movs	r3, #1
 8000c46:	e000      	b.n	8000c4a <UpdateAndDraw+0x122>
 8000c48:	2300      	movs	r3, #0
 8000c4a:	71fb      	strb	r3, [r7, #7]
 8000c4c:	79fb      	ldrb	r3, [r7, #7]
 8000c4e:	f003 0301 	and.w	r3, r3, #1
 8000c52:	71fb      	strb	r3, [r7, #7]
  if (!ate) {
 8000c54:	79fb      	ldrb	r3, [r7, #7]
 8000c56:	f083 0301 	eor.w	r3, r3, #1
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d01b      	beq.n	8000c98 <UpdateAndDraw+0x170>
    ST7735_FillRectangle(OFFSET_X + snake.body[snake.length - 1].x * GRID_SIZE,
 8000c60:	4b2d      	ldr	r3, [pc, #180]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000c62:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8000c66:	3b01      	subs	r3, #1
 8000c68:	4a2b      	ldr	r2, [pc, #172]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000c6a:	f912 3013 	ldrsb.w	r3, [r2, r3, lsl #1]
 8000c6e:	b29b      	uxth	r3, r3
 8000c70:	00db      	lsls	r3, r3, #3
 8000c72:	b298      	uxth	r0, r3
                         OFFSET_Y + snake.body[snake.length - 1].y * GRID_SIZE,
 8000c74:	4b28      	ldr	r3, [pc, #160]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000c76:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8000c7a:	3b01      	subs	r3, #1
 8000c7c:	4a26      	ldr	r2, [pc, #152]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	4413      	add	r3, r2
 8000c82:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000c86:	b29b      	uxth	r3, r3
    ST7735_FillRectangle(OFFSET_X + snake.body[snake.length - 1].x * GRID_SIZE,
 8000c88:	00db      	lsls	r3, r3, #3
 8000c8a:	b299      	uxth	r1, r3
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	9300      	str	r3, [sp, #0]
 8000c90:	2308      	movs	r3, #8
 8000c92:	2208      	movs	r2, #8
 8000c94:	f000 faf6 	bl	8001284 <ST7735_FillRectangle>
                         GRID_SIZE, GRID_SIZE, COLOR_BG);
  }

  // Move Body
  for (int i = snake.length; i > 0; i--) {
 8000c98:	4b1f      	ldr	r3, [pc, #124]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000c9a:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8000c9e:	60bb      	str	r3, [r7, #8]
 8000ca0:	e00b      	b.n	8000cba <UpdateAndDraw+0x192>
    snake.body[i] = snake.body[i - 1];
 8000ca2:	68bb      	ldr	r3, [r7, #8]
 8000ca4:	1e5a      	subs	r2, r3, #1
 8000ca6:	491c      	ldr	r1, [pc, #112]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	481b      	ldr	r0, [pc, #108]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000cac:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 8000cb0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
  for (int i = snake.length; i > 0; i--) {
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	3b01      	subs	r3, #1
 8000cb8:	60bb      	str	r3, [r7, #8]
 8000cba:	68bb      	ldr	r3, [r7, #8]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	dcf0      	bgt.n	8000ca2 <UpdateAndDraw+0x17a>
  }
  snake.body[0] = new_head;
 8000cc0:	4a15      	ldr	r2, [pc, #84]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000cc2:	88bb      	ldrh	r3, [r7, #4]
 8000cc4:	8013      	strh	r3, [r2, #0]

  // Draw New Head
  ST7735_FillRectangle(OFFSET_X + snake.body[0].x * GRID_SIZE,
 8000cc6:	4b14      	ldr	r3, [pc, #80]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000cc8:	f993 3000 	ldrsb.w	r3, [r3]
 8000ccc:	b29b      	uxth	r3, r3
 8000cce:	00db      	lsls	r3, r3, #3
 8000cd0:	b298      	uxth	r0, r3
                       OFFSET_Y + snake.body[0].y * GRID_SIZE, GRID_SIZE,
 8000cd2:	4b11      	ldr	r3, [pc, #68]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000cd4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000cd8:	b29b      	uxth	r3, r3
  ST7735_FillRectangle(OFFSET_X + snake.body[0].x * GRID_SIZE,
 8000cda:	00db      	lsls	r3, r3, #3
 8000cdc:	b299      	uxth	r1, r3
 8000cde:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000ce2:	9300      	str	r3, [sp, #0]
 8000ce4:	2308      	movs	r3, #8
 8000ce6:	2208      	movs	r2, #8
 8000ce8:	f000 facc 	bl	8001284 <ST7735_FillRectangle>
                       GRID_SIZE, COLOR_SNAKE);

  if (ate) {
 8000cec:	79fb      	ldrb	r3, [r7, #7]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d00e      	beq.n	8000d10 <UpdateAndDraw+0x1e8>
    if (snake.length < MAX_SNAKE_LENGTH) {
 8000cf2:	4b09      	ldr	r3, [pc, #36]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000cf4:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8000cf8:	2b63      	cmp	r3, #99	@ 0x63
 8000cfa:	d807      	bhi.n	8000d0c <UpdateAndDraw+0x1e4>
      snake.length++;
 8000cfc:	4b06      	ldr	r3, [pc, #24]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000cfe:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8000d02:	3301      	adds	r3, #1
 8000d04:	b2da      	uxtb	r2, r3
 8000d06:	4b04      	ldr	r3, [pc, #16]	@ (8000d18 <UpdateAndDraw+0x1f0>)
 8000d08:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
    }
    SpawnApple();
 8000d0c:	f7ff fe2a 	bl	8000964 <SpawnApple>
  }
}
 8000d10:	3710      	adds	r7, #16
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	2000012c 	.word	0x2000012c
 8000d1c:	200001fa 	.word	0x200001fa
 8000d20:	200001f8 	.word	0x200001f8

08000d24 <Snake_Game_Start>:

void Snake_Game_Start(void) {
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b088      	sub	sp, #32
 8000d28:	af04      	add	r7, sp, #16
  // Seed random (better ways exist, but HAL_GetTick is basically 0 at start
  // unless we wait)
  srand(HAL_GetTick());
 8000d2a:	f000 fd95 	bl	8001858 <HAL_GetTick>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	4618      	mov	r0, r3
 8000d32:	f002 fa63 	bl	80031fc <srand>

  InitGame();
 8000d36:	f7ff fe6d 	bl	8000a14 <InitGame>

  while (1) {
    ProcessInput();
 8000d3a:	f7ff fea5 	bl	8000a88 <ProcessInput>

    if (!game_over) {
 8000d3e:	4b2c      	ldr	r3, [pc, #176]	@ (8000df0 <Snake_Game_Start+0xcc>)
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	f083 0301 	eor.w	r3, r3, #1
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d002      	beq.n	8000d52 <Snake_Game_Start+0x2e>
      UpdateAndDraw();
 8000d4c:	f7ff feec 	bl	8000b28 <UpdateAndDraw>
 8000d50:	e022      	b.n	8000d98 <Snake_Game_Start+0x74>
    } else {
      // Game Over: Buzzer beep for 2 seconds
      // Turn Buzzer ON (PA4 High)
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000d52:	2201      	movs	r2, #1
 8000d54:	2110      	movs	r1, #16
 8000d56:	4827      	ldr	r0, [pc, #156]	@ (8000df4 <Snake_Game_Start+0xd0>)
 8000d58:	f001 f830 	bl	8001dbc <HAL_GPIO_WritePin>

      // Screen Flash Red
      ST7735_FillScreen(ST7735_RED);
 8000d5c:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8000d60:	f000 fb18 	bl	8001394 <ST7735_FillScreen>

      // Draw Game Over Text
      ST7735_WriteString(15, 70, "GAME OVER", Font_11x18, ST7735_WHITE,
 8000d64:	4b24      	ldr	r3, [pc, #144]	@ (8000df8 <Snake_Game_Start+0xd4>)
 8000d66:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8000d6a:	9202      	str	r2, [sp, #8]
 8000d6c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d70:	9201      	str	r2, [sp, #4]
 8000d72:	685a      	ldr	r2, [r3, #4]
 8000d74:	9200      	str	r2, [sp, #0]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a20      	ldr	r2, [pc, #128]	@ (8000dfc <Snake_Game_Start+0xd8>)
 8000d7a:	2146      	movs	r1, #70	@ 0x46
 8000d7c:	200f      	movs	r0, #15
 8000d7e:	f000 fa03 	bl	8001188 <ST7735_WriteString>
                         ST7735_RED);

      // Wait 2 seconds
      HAL_Delay(2000);
 8000d82:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000d86:	f000 fd73 	bl	8001870 <HAL_Delay>

      // Turn Buzzer OFF (PA4 Low)
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2110      	movs	r1, #16
 8000d8e:	4819      	ldr	r0, [pc, #100]	@ (8000df4 <Snake_Game_Start+0xd0>)
 8000d90:	f001 f814 	bl	8001dbc <HAL_GPIO_WritePin>

      InitGame();
 8000d94:	f7ff fe3e 	bl	8000a14 <InitGame>
    }

    // Dynamic Speed Control via Rotation Sensor (ADC1 Channel 0 - Registers)
    // 1. Start Conversion via SWSTART
    ADC1->CR2 |= ADC_CR2_SWSTART;
 8000d98:	4b19      	ldr	r3, [pc, #100]	@ (8000e00 <Snake_Game_Start+0xdc>)
 8000d9a:	689b      	ldr	r3, [r3, #8]
 8000d9c:	4a18      	ldr	r2, [pc, #96]	@ (8000e00 <Snake_Game_Start+0xdc>)
 8000d9e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000da2:	6093      	str	r3, [r2, #8]

    // 2. Wait for EOC (End of Conversion)
    // Simple timeout loop
    uint32_t timeout = 1000;
 8000da4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000da8:	60fb      	str	r3, [r7, #12]
    while (!(ADC1->SR & ADC_SR_EOC) && timeout > 0) {
 8000daa:	e002      	b.n	8000db2 <Snake_Game_Start+0x8e>
      timeout--;
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	3b01      	subs	r3, #1
 8000db0:	60fb      	str	r3, [r7, #12]
    while (!(ADC1->SR & ADC_SR_EOC) && timeout > 0) {
 8000db2:	4b13      	ldr	r3, [pc, #76]	@ (8000e00 <Snake_Game_Start+0xdc>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f003 0302 	and.w	r3, r3, #2
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d102      	bne.n	8000dc4 <Snake_Game_Start+0xa0>
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d1f3      	bne.n	8000dac <Snake_Game_Start+0x88>
    }

    if (timeout > 0) {
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d00e      	beq.n	8000de8 <Snake_Game_Start+0xc4>
      uint32_t adc_val = ADC1->DR;
 8000dca:	4b0d      	ldr	r3, [pc, #52]	@ (8000e00 <Snake_Game_Start+0xdc>)
 8000dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dce:	60bb      	str	r3, [r7, #8]
      // Map 0-4095 to Delay 200ms-50ms
      uint32_t delay = 200 - (adc_val * 150 / 4096);
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	2296      	movs	r2, #150	@ 0x96
 8000dd4:	fb02 f303 	mul.w	r3, r2, r3
 8000dd8:	0b1b      	lsrs	r3, r3, #12
 8000dda:	f1c3 03c8 	rsb	r3, r3, #200	@ 0xc8
 8000dde:	607b      	str	r3, [r7, #4]
      HAL_Delay(delay);
 8000de0:	6878      	ldr	r0, [r7, #4]
 8000de2:	f000 fd45 	bl	8001870 <HAL_Delay>
 8000de6:	e7a8      	b.n	8000d3a <Snake_Game_Start+0x16>
    } else {
      HAL_Delay(100);
 8000de8:	2064      	movs	r0, #100	@ 0x64
 8000dea:	f000 fd41 	bl	8001870 <HAL_Delay>
  while (1) {
 8000dee:	e7a4      	b.n	8000d3a <Snake_Game_Start+0x16>
 8000df0:	200001fa 	.word	0x200001fa
 8000df4:	40020000 	.word	0x40020000
 8000df8:	20000000 	.word	0x20000000
 8000dfc:	08004228 	.word	0x08004228
 8000e00:	40012000 	.word	0x40012000

08000e04 <ST7735_WriteCommand>:
#define ST7735_CMD_RDID2 0xDB
#define ST7735_CMD_RDID3 0xDC
#define ST7735_CMD_GMCTRP1 0xE0
#define ST7735_CMD_GMCTRN1 0xE1

static void ST7735_WriteCommand(uint8_t cmd) {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e14:	4806      	ldr	r0, [pc, #24]	@ (8000e30 <ST7735_WriteCommand+0x2c>)
 8000e16:	f000 ffd1 	bl	8001dbc <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000e1a:	1df9      	adds	r1, r7, #7
 8000e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e20:	2201      	movs	r2, #1
 8000e22:	4804      	ldr	r0, [pc, #16]	@ (8000e34 <ST7735_WriteCommand+0x30>)
 8000e24:	f001 fd05 	bl	8002832 <HAL_SPI_Transmit>
}
 8000e28:	bf00      	nop
 8000e2a:	3708      	adds	r7, #8
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	40020000 	.word	0x40020000
 8000e34:	2000008c 	.word	0x2000008c

08000e38 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t *buff, size_t buff_size) {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	6039      	str	r1, [r7, #0]
  HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8000e42:	2201      	movs	r2, #1
 8000e44:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e48:	4807      	ldr	r0, [pc, #28]	@ (8000e68 <ST7735_WriteData+0x30>)
 8000e4a:	f000 ffb7 	bl	8001dbc <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	b29a      	uxth	r2, r3
 8000e52:	f04f 33ff 	mov.w	r3, #4294967295
 8000e56:	6879      	ldr	r1, [r7, #4]
 8000e58:	4804      	ldr	r0, [pc, #16]	@ (8000e6c <ST7735_WriteData+0x34>)
 8000e5a:	f001 fcea 	bl	8002832 <HAL_SPI_Transmit>
}
 8000e5e:	bf00      	nop
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	40020000 	.word	0x40020000
 8000e6c:	2000008c 	.word	0x2000008c

08000e70 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1,
                                    uint8_t y1) {
 8000e70:	b590      	push	{r4, r7, lr}
 8000e72:	b085      	sub	sp, #20
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	4604      	mov	r4, r0
 8000e78:	4608      	mov	r0, r1
 8000e7a:	4611      	mov	r1, r2
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	4623      	mov	r3, r4
 8000e80:	71fb      	strb	r3, [r7, #7]
 8000e82:	4603      	mov	r3, r0
 8000e84:	71bb      	strb	r3, [r7, #6]
 8000e86:	460b      	mov	r3, r1
 8000e88:	717b      	strb	r3, [r7, #5]
 8000e8a:	4613      	mov	r3, r2
 8000e8c:	713b      	strb	r3, [r7, #4]
  // column address set
  ST7735_WriteCommand(ST7735_CMD_CASET);
 8000e8e:	202a      	movs	r0, #42	@ 0x2a
 8000e90:	f7ff ffb8 	bl	8000e04 <ST7735_WriteCommand>
  uint8_t data[] = {0x00, x0, 0x00, x1};
 8000e94:	2300      	movs	r3, #0
 8000e96:	733b      	strb	r3, [r7, #12]
 8000e98:	79fb      	ldrb	r3, [r7, #7]
 8000e9a:	737b      	strb	r3, [r7, #13]
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	73bb      	strb	r3, [r7, #14]
 8000ea0:	797b      	ldrb	r3, [r7, #5]
 8000ea2:	73fb      	strb	r3, [r7, #15]
  ST7735_WriteData(data, sizeof(data));
 8000ea4:	f107 030c 	add.w	r3, r7, #12
 8000ea8:	2104      	movs	r1, #4
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f7ff ffc4 	bl	8000e38 <ST7735_WriteData>

  // row address set
  ST7735_WriteCommand(ST7735_CMD_RASET);
 8000eb0:	202b      	movs	r0, #43	@ 0x2b
 8000eb2:	f7ff ffa7 	bl	8000e04 <ST7735_WriteCommand>
  data[1] = y0;
 8000eb6:	79bb      	ldrb	r3, [r7, #6]
 8000eb8:	737b      	strb	r3, [r7, #13]
  data[3] = y1;
 8000eba:	793b      	ldrb	r3, [r7, #4]
 8000ebc:	73fb      	strb	r3, [r7, #15]
  ST7735_WriteData(data, sizeof(data));
 8000ebe:	f107 030c 	add.w	r3, r7, #12
 8000ec2:	2104      	movs	r1, #4
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f7ff ffb7 	bl	8000e38 <ST7735_WriteData>

  // write to RAM
  ST7735_WriteCommand(ST7735_CMD_RAMWR);
 8000eca:	202c      	movs	r0, #44	@ 0x2c
 8000ecc:	f7ff ff9a 	bl	8000e04 <ST7735_WriteCommand>
}
 8000ed0:	bf00      	nop
 8000ed2:	3714      	adds	r7, #20
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd90      	pop	{r4, r7, pc}

08000ed8 <ST7735_Init>:

void ST7735_Init(void) {
 8000ed8:	b590      	push	{r4, r7, lr}
 8000eda:	b097      	sub	sp, #92	@ 0x5c
 8000edc:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	2140      	movs	r1, #64	@ 0x40
 8000ee2:	4884      	ldr	r0, [pc, #528]	@ (80010f4 <ST7735_Init+0x21c>)
 8000ee4:	f000 ff6a 	bl	8001dbc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2180      	movs	r1, #128	@ 0x80
 8000eec:	4882      	ldr	r0, [pc, #520]	@ (80010f8 <ST7735_Init+0x220>)
 8000eee:	f000 ff65 	bl	8001dbc <HAL_GPIO_WritePin>
  HAL_Delay(ST7735_DEL_TIME);
 8000ef2:	200a      	movs	r0, #10
 8000ef4:	f000 fcbc 	bl	8001870 <HAL_Delay>
  HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8000ef8:	2201      	movs	r2, #1
 8000efa:	2180      	movs	r1, #128	@ 0x80
 8000efc:	487e      	ldr	r0, [pc, #504]	@ (80010f8 <ST7735_Init+0x220>)
 8000efe:	f000 ff5d 	bl	8001dbc <HAL_GPIO_WritePin>
  HAL_Delay(ST7735_DEL_TIME);
 8000f02:	200a      	movs	r0, #10
 8000f04:	f000 fcb4 	bl	8001870 <HAL_Delay>

  ST7735_WriteCommand(ST7735_CMD_SWRESET);
 8000f08:	2001      	movs	r0, #1
 8000f0a:	f7ff ff7b 	bl	8000e04 <ST7735_WriteCommand>
  HAL_Delay(150);
 8000f0e:	2096      	movs	r0, #150	@ 0x96
 8000f10:	f000 fcae 	bl	8001870 <HAL_Delay>
  ST7735_WriteCommand(ST7735_CMD_SLPOUT);
 8000f14:	2011      	movs	r0, #17
 8000f16:	f7ff ff75 	bl	8000e04 <ST7735_WriteCommand>
  HAL_Delay(500);
 8000f1a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f1e:	f000 fca7 	bl	8001870 <HAL_Delay>

  // FRMCTR1
  ST7735_WriteCommand(ST7735_CMD_FRMCTR1);
 8000f22:	20b1      	movs	r0, #177	@ 0xb1
 8000f24:	f7ff ff6e 	bl	8000e04 <ST7735_WriteCommand>
  uint8_t data1[] = {0x01, 0x2C, 0x2D};
 8000f28:	4a74      	ldr	r2, [pc, #464]	@ (80010fc <ST7735_Init+0x224>)
 8000f2a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f2e:	6812      	ldr	r2, [r2, #0]
 8000f30:	4611      	mov	r1, r2
 8000f32:	8019      	strh	r1, [r3, #0]
 8000f34:	3302      	adds	r3, #2
 8000f36:	0c12      	lsrs	r2, r2, #16
 8000f38:	701a      	strb	r2, [r3, #0]
  ST7735_WriteData(data1, sizeof(data1));
 8000f3a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f3e:	2103      	movs	r1, #3
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff ff79 	bl	8000e38 <ST7735_WriteData>

  // FRMCTR2
  ST7735_WriteCommand(ST7735_CMD_FRMCTR2);
 8000f46:	20b2      	movs	r0, #178	@ 0xb2
 8000f48:	f7ff ff5c 	bl	8000e04 <ST7735_WriteCommand>
  ST7735_WriteData(data1, sizeof(data1));
 8000f4c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f50:	2103      	movs	r1, #3
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff ff70 	bl	8000e38 <ST7735_WriteData>

  // FRMCTR3
  ST7735_WriteCommand(ST7735_CMD_FRMCTR3);
 8000f58:	20b3      	movs	r0, #179	@ 0xb3
 8000f5a:	f7ff ff53 	bl	8000e04 <ST7735_WriteCommand>
  uint8_t data2[] = {0x01, 0x2C, 0x2D, 0x01, 0x2C, 0x2D};
 8000f5e:	4a68      	ldr	r2, [pc, #416]	@ (8001100 <ST7735_Init+0x228>)
 8000f60:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000f64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f68:	6018      	str	r0, [r3, #0]
 8000f6a:	3304      	adds	r3, #4
 8000f6c:	8019      	strh	r1, [r3, #0]
  ST7735_WriteData(data2, sizeof(data2));
 8000f6e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000f72:	2106      	movs	r1, #6
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff ff5f 	bl	8000e38 <ST7735_WriteData>

  // INVCTR
  ST7735_WriteCommand(ST7735_CMD_INVCTR);
 8000f7a:	20b4      	movs	r0, #180	@ 0xb4
 8000f7c:	f7ff ff42 	bl	8000e04 <ST7735_WriteCommand>
  uint8_t data3[] = {0x07};
 8000f80:	2307      	movs	r3, #7
 8000f82:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  ST7735_WriteData(data3, sizeof(data3));
 8000f86:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000f8a:	2101      	movs	r1, #1
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f7ff ff53 	bl	8000e38 <ST7735_WriteData>

  // PWCTR1
  ST7735_WriteCommand(ST7735_CMD_PWCTR1);
 8000f92:	20c0      	movs	r0, #192	@ 0xc0
 8000f94:	f7ff ff36 	bl	8000e04 <ST7735_WriteCommand>
  uint8_t data4[] = {0xA2, 0x02, 0x84};
 8000f98:	4a5a      	ldr	r2, [pc, #360]	@ (8001104 <ST7735_Init+0x22c>)
 8000f9a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000f9e:	6812      	ldr	r2, [r2, #0]
 8000fa0:	4611      	mov	r1, r2
 8000fa2:	8019      	strh	r1, [r3, #0]
 8000fa4:	3302      	adds	r3, #2
 8000fa6:	0c12      	lsrs	r2, r2, #16
 8000fa8:	701a      	strb	r2, [r3, #0]
  ST7735_WriteData(data4, sizeof(data4));
 8000faa:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000fae:	2103      	movs	r1, #3
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff ff41 	bl	8000e38 <ST7735_WriteData>

  // PWCTR2
  ST7735_WriteCommand(ST7735_CMD_PWCTR2);
 8000fb6:	20c1      	movs	r0, #193	@ 0xc1
 8000fb8:	f7ff ff24 	bl	8000e04 <ST7735_WriteCommand>
  uint8_t data5[] = {0xC5};
 8000fbc:	23c5      	movs	r3, #197	@ 0xc5
 8000fbe:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
  ST7735_WriteData(data5, sizeof(data5));
 8000fc2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff ff35 	bl	8000e38 <ST7735_WriteData>

  // PWCTR3
  ST7735_WriteCommand(ST7735_CMD_PWCTR3);
 8000fce:	20c2      	movs	r0, #194	@ 0xc2
 8000fd0:	f7ff ff18 	bl	8000e04 <ST7735_WriteCommand>
  uint8_t data6[] = {0x0A, 0x00};
 8000fd4:	230a      	movs	r3, #10
 8000fd6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ST7735_WriteData(data6, sizeof(data6));
 8000fd8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000fdc:	2102      	movs	r1, #2
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff ff2a 	bl	8000e38 <ST7735_WriteData>

  // PWCTR4
  ST7735_WriteCommand(ST7735_CMD_PWCTR4);
 8000fe4:	20c3      	movs	r0, #195	@ 0xc3
 8000fe6:	f7ff ff0d 	bl	8000e04 <ST7735_WriteCommand>
  uint8_t data7[] = {0x8A, 0x2A};
 8000fea:	f642 238a 	movw	r3, #10890	@ 0x2a8a
 8000fee:	873b      	strh	r3, [r7, #56]	@ 0x38
  ST7735_WriteData(data7, sizeof(data7));
 8000ff0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ff4:	2102      	movs	r1, #2
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff ff1e 	bl	8000e38 <ST7735_WriteData>

  // PWCTR5
  ST7735_WriteCommand(ST7735_CMD_PWCTR5);
 8000ffc:	20c4      	movs	r0, #196	@ 0xc4
 8000ffe:	f7ff ff01 	bl	8000e04 <ST7735_WriteCommand>
  uint8_t data8[] = {0x8A, 0xEE};
 8001002:	f64e 638a 	movw	r3, #61066	@ 0xee8a
 8001006:	86bb      	strh	r3, [r7, #52]	@ 0x34
  ST7735_WriteData(data8, sizeof(data8));
 8001008:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800100c:	2102      	movs	r1, #2
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff ff12 	bl	8000e38 <ST7735_WriteData>

  // VMCTR1
  ST7735_WriteCommand(ST7735_CMD_VMCTR1);
 8001014:	20c5      	movs	r0, #197	@ 0xc5
 8001016:	f7ff fef5 	bl	8000e04 <ST7735_WriteCommand>
  uint8_t data9[] = {0x0E};
 800101a:	230e      	movs	r3, #14
 800101c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  ST7735_WriteData(data9, sizeof(data9));
 8001020:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001024:	2101      	movs	r1, #1
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff ff06 	bl	8000e38 <ST7735_WriteData>

  // INVOFF
  ST7735_WriteCommand(ST7735_CMD_INVOFF);
 800102c:	2020      	movs	r0, #32
 800102e:	f7ff fee9 	bl	8000e04 <ST7735_WriteCommand>

  // MADCTL
  ST7735_WriteCommand(ST7735_CMD_MADCTL);
 8001032:	2036      	movs	r0, #54	@ 0x36
 8001034:	f7ff fee6 	bl	8000e04 <ST7735_WriteCommand>
  uint8_t data10[] = {0xA8}; // Landscape (MY=1, MV=1, BGR=1)
 8001038:	23a8      	movs	r3, #168	@ 0xa8
 800103a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  ST7735_WriteData(data10, sizeof(data10));
 800103e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001042:	2101      	movs	r1, #1
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff fef7 	bl	8000e38 <ST7735_WriteData>

  // COLMOD
  ST7735_WriteCommand(ST7735_CMD_COLMOD);
 800104a:	203a      	movs	r0, #58	@ 0x3a
 800104c:	f7ff feda 	bl	8000e04 <ST7735_WriteCommand>
  uint8_t data11[] = {0x05};
 8001050:	2305      	movs	r3, #5
 8001052:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  ST7735_WriteData(data11, sizeof(data11));
 8001056:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800105a:	2101      	movs	r1, #1
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff feeb 	bl	8000e38 <ST7735_WriteData>

  // CASET
  ST7735_WriteCommand(ST7735_CMD_CASET);
 8001062:	202a      	movs	r0, #42	@ 0x2a
 8001064:	f7ff fece 	bl	8000e04 <ST7735_WriteCommand>
  uint8_t data12[] = {0x00, 0x00, 0x00, 0x7F};
 8001068:	f04f 43fe 	mov.w	r3, #2130706432	@ 0x7f000000
 800106c:	627b      	str	r3, [r7, #36]	@ 0x24
  ST7735_WriteData(data12, sizeof(data12));
 800106e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001072:	2104      	movs	r1, #4
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff fedf 	bl	8000e38 <ST7735_WriteData>

  // RASET
  ST7735_WriteCommand(ST7735_CMD_RASET);
 800107a:	202b      	movs	r0, #43	@ 0x2b
 800107c:	f7ff fec2 	bl	8000e04 <ST7735_WriteCommand>
  uint8_t data13[] = {0x00, 0x00, 0x00, 0x9F};
 8001080:	f04f 431f 	mov.w	r3, #2667577344	@ 0x9f000000
 8001084:	623b      	str	r3, [r7, #32]
  ST7735_WriteData(data13, sizeof(data13));
 8001086:	f107 0320 	add.w	r3, r7, #32
 800108a:	2104      	movs	r1, #4
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff fed3 	bl	8000e38 <ST7735_WriteData>

  // GMCTRP1
  ST7735_WriteCommand(ST7735_CMD_GMCTRP1);
 8001092:	20e0      	movs	r0, #224	@ 0xe0
 8001094:	f7ff feb6 	bl	8000e04 <ST7735_WriteCommand>
  uint8_t data14[] = {0x02, 0x1c, 0x07, 0x12, 0x37, 0x32, 0x29, 0x2d,
 8001098:	4b1b      	ldr	r3, [pc, #108]	@ (8001108 <ST7735_Init+0x230>)
 800109a:	f107 0410 	add.w	r4, r7, #16
 800109e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                      0x29, 0x25, 0x2B, 0x39, 0x00, 0x01, 0x03, 0x10};
  ST7735_WriteData(data14, sizeof(data14));
 80010a4:	f107 0310 	add.w	r3, r7, #16
 80010a8:	2110      	movs	r1, #16
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff fec4 	bl	8000e38 <ST7735_WriteData>

  // GMCTRN1
  ST7735_WriteCommand(ST7735_CMD_GMCTRN1);
 80010b0:	20e1      	movs	r0, #225	@ 0xe1
 80010b2:	f7ff fea7 	bl	8000e04 <ST7735_WriteCommand>
  uint8_t data15[] = {0x03, 0x1d, 0x07, 0x06, 0x2E, 0x2C, 0x29, 0x2D,
 80010b6:	4b15      	ldr	r3, [pc, #84]	@ (800110c <ST7735_Init+0x234>)
 80010b8:	463c      	mov	r4, r7
 80010ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                      0x2E, 0x2E, 0x37, 0x3F, 0x00, 0x00, 0x02, 0x10};
  ST7735_WriteData(data15, sizeof(data15));
 80010c0:	463b      	mov	r3, r7
 80010c2:	2110      	movs	r1, #16
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff feb7 	bl	8000e38 <ST7735_WriteData>

  // NORON
  ST7735_WriteCommand(ST7735_CMD_NORON);
 80010ca:	2013      	movs	r0, #19
 80010cc:	f7ff fe9a 	bl	8000e04 <ST7735_WriteCommand>
  HAL_Delay(10);
 80010d0:	200a      	movs	r0, #10
 80010d2:	f000 fbcd 	bl	8001870 <HAL_Delay>

  // DISPON
  ST7735_WriteCommand(ST7735_CMD_DISPON);
 80010d6:	2029      	movs	r0, #41	@ 0x29
 80010d8:	f7ff fe94 	bl	8000e04 <ST7735_WriteCommand>
  HAL_Delay(100);
 80010dc:	2064      	movs	r0, #100	@ 0x64
 80010de:	f000 fbc7 	bl	8001870 <HAL_Delay>

  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 80010e2:	2201      	movs	r2, #1
 80010e4:	2140      	movs	r1, #64	@ 0x40
 80010e6:	4803      	ldr	r0, [pc, #12]	@ (80010f4 <ST7735_Init+0x21c>)
 80010e8:	f000 fe68 	bl	8001dbc <HAL_GPIO_WritePin>
}
 80010ec:	bf00      	nop
 80010ee:	375c      	adds	r7, #92	@ 0x5c
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd90      	pop	{r4, r7, pc}
 80010f4:	40020400 	.word	0x40020400
 80010f8:	40020800 	.word	0x40020800
 80010fc:	08004234 	.word	0x08004234
 8001100:	08004238 	.word	0x08004238
 8001104:	08004240 	.word	0x08004240
 8001108:	08004244 	.word	0x08004244
 800110c:	08004254 	.word	0x08004254

08001110 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	80fb      	strh	r3, [r7, #6]
 800111a:	460b      	mov	r3, r1
 800111c:	80bb      	strh	r3, [r7, #4]
 800111e:	4613      	mov	r3, r2
 8001120:	807b      	strh	r3, [r7, #2]
  if ((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT))
 8001122:	88fb      	ldrh	r3, [r7, #6]
 8001124:	2b9f      	cmp	r3, #159	@ 0x9f
 8001126:	d829      	bhi.n	800117c <ST7735_DrawPixel+0x6c>
 8001128:	88bb      	ldrh	r3, [r7, #4]
 800112a:	2b7f      	cmp	r3, #127	@ 0x7f
 800112c:	d826      	bhi.n	800117c <ST7735_DrawPixel+0x6c>
    return;

  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 800112e:	2200      	movs	r2, #0
 8001130:	2140      	movs	r1, #64	@ 0x40
 8001132:	4814      	ldr	r0, [pc, #80]	@ (8001184 <ST7735_DrawPixel+0x74>)
 8001134:	f000 fe42 	bl	8001dbc <HAL_GPIO_WritePin>

  ST7735_SetAddressWindow(x, y, x + 1, y + 1);
 8001138:	88fb      	ldrh	r3, [r7, #6]
 800113a:	b2d8      	uxtb	r0, r3
 800113c:	88bb      	ldrh	r3, [r7, #4]
 800113e:	b2d9      	uxtb	r1, r3
 8001140:	88fb      	ldrh	r3, [r7, #6]
 8001142:	b2db      	uxtb	r3, r3
 8001144:	3301      	adds	r3, #1
 8001146:	b2da      	uxtb	r2, r3
 8001148:	88bb      	ldrh	r3, [r7, #4]
 800114a:	b2db      	uxtb	r3, r3
 800114c:	3301      	adds	r3, #1
 800114e:	b2db      	uxtb	r3, r3
 8001150:	f7ff fe8e 	bl	8000e70 <ST7735_SetAddressWindow>
  uint8_t data[] = {color >> 8, color & 0xFF};
 8001154:	887b      	ldrh	r3, [r7, #2]
 8001156:	0a1b      	lsrs	r3, r3, #8
 8001158:	b29b      	uxth	r3, r3
 800115a:	b2db      	uxtb	r3, r3
 800115c:	733b      	strb	r3, [r7, #12]
 800115e:	887b      	ldrh	r3, [r7, #2]
 8001160:	b2db      	uxtb	r3, r3
 8001162:	737b      	strb	r3, [r7, #13]
  ST7735_WriteData(data, sizeof(data));
 8001164:	f107 030c 	add.w	r3, r7, #12
 8001168:	2102      	movs	r1, #2
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff fe64 	bl	8000e38 <ST7735_WriteData>

  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8001170:	2201      	movs	r2, #1
 8001172:	2140      	movs	r1, #64	@ 0x40
 8001174:	4803      	ldr	r0, [pc, #12]	@ (8001184 <ST7735_DrawPixel+0x74>)
 8001176:	f000 fe21 	bl	8001dbc <HAL_GPIO_WritePin>
 800117a:	e000      	b.n	800117e <ST7735_DrawPixel+0x6e>
    return;
 800117c:	bf00      	nop
}
 800117e:	3710      	adds	r7, #16
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	40020400 	.word	0x40020400

08001188 <ST7735_WriteString>:

void ST7735_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font,
                        uint16_t color, uint16_t bgcolor) {
 8001188:	b082      	sub	sp, #8
 800118a:	b580      	push	{r7, lr}
 800118c:	b084      	sub	sp, #16
 800118e:	af00      	add	r7, sp, #0
 8001190:	603a      	str	r2, [r7, #0]
 8001192:	61fb      	str	r3, [r7, #28]
 8001194:	4603      	mov	r3, r0
 8001196:	80fb      	strh	r3, [r7, #6]
 8001198:	460b      	mov	r3, r1
 800119a:	80bb      	strh	r3, [r7, #4]
  uint16_t i, j;
  while (*str) {
 800119c:	e064      	b.n	8001268 <ST7735_WriteString+0xe0>
    if (x + font.width >= ST7735_WIDTH) {
 800119e:	88fb      	ldrh	r3, [r7, #6]
 80011a0:	7f3a      	ldrb	r2, [r7, #28]
 80011a2:	4413      	add	r3, r2
 80011a4:	2b9f      	cmp	r3, #159	@ 0x9f
 80011a6:	dd13      	ble.n	80011d0 <ST7735_WriteString+0x48>
      x = 0;
 80011a8:	2300      	movs	r3, #0
 80011aa:	80fb      	strh	r3, [r7, #6]
      y += font.height;
 80011ac:	7f7b      	ldrb	r3, [r7, #29]
 80011ae:	461a      	mov	r2, r3
 80011b0:	88bb      	ldrh	r3, [r7, #4]
 80011b2:	4413      	add	r3, r2
 80011b4:	80bb      	strh	r3, [r7, #4]
      if (y + font.height >= ST7735_HEIGHT) {
 80011b6:	88bb      	ldrh	r3, [r7, #4]
 80011b8:	7f7a      	ldrb	r2, [r7, #29]
 80011ba:	4413      	add	r3, r2
 80011bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80011be:	dc58      	bgt.n	8001272 <ST7735_WriteString+0xea>
        break;
      }

      if (*str == ' ') {
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	2b20      	cmp	r3, #32
 80011c6:	d103      	bne.n	80011d0 <ST7735_WriteString+0x48>
        // skip spaces in the beginning of the new line
        str++;
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	3301      	adds	r3, #1
 80011cc:	603b      	str	r3, [r7, #0]
        continue;
 80011ce:	e04b      	b.n	8001268 <ST7735_WriteString+0xe0>
      }
    }

    for (i = 0; i < font.height; i++) {
 80011d0:	2300      	movs	r3, #0
 80011d2:	81fb      	strh	r3, [r7, #14]
 80011d4:	e03b      	b.n	800124e <ST7735_WriteString+0xc6>
      uint32_t b = font.data[(str[0] - 32) * font.height + i];
 80011d6:	6a3a      	ldr	r2, [r7, #32]
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	3b20      	subs	r3, #32
 80011de:	7f79      	ldrb	r1, [r7, #29]
 80011e0:	fb03 f101 	mul.w	r1, r3, r1
 80011e4:	89fb      	ldrh	r3, [r7, #14]
 80011e6:	440b      	add	r3, r1
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	4413      	add	r3, r2
 80011ec:	881b      	ldrh	r3, [r3, #0]
 80011ee:	60bb      	str	r3, [r7, #8]
      for (j = 0; j < font.width; j++) {
 80011f0:	2300      	movs	r3, #0
 80011f2:	81bb      	strh	r3, [r7, #12]
 80011f4:	e023      	b.n	800123e <ST7735_WriteString+0xb6>
        if ((b << j) & 0x8000) {
 80011f6:	89bb      	ldrh	r3, [r7, #12]
 80011f8:	68ba      	ldr	r2, [r7, #8]
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001202:	2b00      	cmp	r3, #0
 8001204:	d00c      	beq.n	8001220 <ST7735_WriteString+0x98>
          ST7735_DrawPixel(x + j, y + i, color);
 8001206:	88fa      	ldrh	r2, [r7, #6]
 8001208:	89bb      	ldrh	r3, [r7, #12]
 800120a:	4413      	add	r3, r2
 800120c:	b298      	uxth	r0, r3
 800120e:	88ba      	ldrh	r2, [r7, #4]
 8001210:	89fb      	ldrh	r3, [r7, #14]
 8001212:	4413      	add	r3, r2
 8001214:	b29b      	uxth	r3, r3
 8001216:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001218:	4619      	mov	r1, r3
 800121a:	f7ff ff79 	bl	8001110 <ST7735_DrawPixel>
 800121e:	e00b      	b.n	8001238 <ST7735_WriteString+0xb0>
        } else {
          ST7735_DrawPixel(x + j, y + i, bgcolor);
 8001220:	88fa      	ldrh	r2, [r7, #6]
 8001222:	89bb      	ldrh	r3, [r7, #12]
 8001224:	4413      	add	r3, r2
 8001226:	b298      	uxth	r0, r3
 8001228:	88ba      	ldrh	r2, [r7, #4]
 800122a:	89fb      	ldrh	r3, [r7, #14]
 800122c:	4413      	add	r3, r2
 800122e:	b29b      	uxth	r3, r3
 8001230:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001232:	4619      	mov	r1, r3
 8001234:	f7ff ff6c 	bl	8001110 <ST7735_DrawPixel>
      for (j = 0; j < font.width; j++) {
 8001238:	89bb      	ldrh	r3, [r7, #12]
 800123a:	3301      	adds	r3, #1
 800123c:	81bb      	strh	r3, [r7, #12]
 800123e:	7f3b      	ldrb	r3, [r7, #28]
 8001240:	461a      	mov	r2, r3
 8001242:	89bb      	ldrh	r3, [r7, #12]
 8001244:	4293      	cmp	r3, r2
 8001246:	d3d6      	bcc.n	80011f6 <ST7735_WriteString+0x6e>
    for (i = 0; i < font.height; i++) {
 8001248:	89fb      	ldrh	r3, [r7, #14]
 800124a:	3301      	adds	r3, #1
 800124c:	81fb      	strh	r3, [r7, #14]
 800124e:	7f7b      	ldrb	r3, [r7, #29]
 8001250:	461a      	mov	r2, r3
 8001252:	89fb      	ldrh	r3, [r7, #14]
 8001254:	4293      	cmp	r3, r2
 8001256:	d3be      	bcc.n	80011d6 <ST7735_WriteString+0x4e>
        }
      }
    }
    x += font.width;
 8001258:	7f3b      	ldrb	r3, [r7, #28]
 800125a:	461a      	mov	r2, r3
 800125c:	88fb      	ldrh	r3, [r7, #6]
 800125e:	4413      	add	r3, r2
 8001260:	80fb      	strh	r3, [r7, #6]
    str++;
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	3301      	adds	r3, #1
 8001266:	603b      	str	r3, [r7, #0]
  while (*str) {
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d196      	bne.n	800119e <ST7735_WriteString+0x16>
  }
}
 8001270:	e000      	b.n	8001274 <ST7735_WriteString+0xec>
        break;
 8001272:	bf00      	nop
}
 8001274:	bf00      	nop
 8001276:	3710      	adds	r7, #16
 8001278:	46bd      	mov	sp, r7
 800127a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800127e:	b002      	add	sp, #8
 8001280:	4770      	bx	lr
	...

08001284 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h,
                          uint16_t color) {
 8001284:	b590      	push	{r4, r7, lr}
 8001286:	b085      	sub	sp, #20
 8001288:	af00      	add	r7, sp, #0
 800128a:	4604      	mov	r4, r0
 800128c:	4608      	mov	r0, r1
 800128e:	4611      	mov	r1, r2
 8001290:	461a      	mov	r2, r3
 8001292:	4623      	mov	r3, r4
 8001294:	80fb      	strh	r3, [r7, #6]
 8001296:	4603      	mov	r3, r0
 8001298:	80bb      	strh	r3, [r7, #4]
 800129a:	460b      	mov	r3, r1
 800129c:	807b      	strh	r3, [r7, #2]
 800129e:	4613      	mov	r3, r2
 80012a0:	803b      	strh	r3, [r7, #0]
  if ((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT))
 80012a2:	88fb      	ldrh	r3, [r7, #6]
 80012a4:	2b9f      	cmp	r3, #159	@ 0x9f
 80012a6:	d868      	bhi.n	800137a <ST7735_FillRectangle+0xf6>
 80012a8:	88bb      	ldrh	r3, [r7, #4]
 80012aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80012ac:	d865      	bhi.n	800137a <ST7735_FillRectangle+0xf6>
    return;
  if ((x + w) > ST7735_WIDTH)
 80012ae:	88fa      	ldrh	r2, [r7, #6]
 80012b0:	887b      	ldrh	r3, [r7, #2]
 80012b2:	4413      	add	r3, r2
 80012b4:	2ba0      	cmp	r3, #160	@ 0xa0
 80012b6:	dd03      	ble.n	80012c0 <ST7735_FillRectangle+0x3c>
    w = ST7735_WIDTH - x;
 80012b8:	88fb      	ldrh	r3, [r7, #6]
 80012ba:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 80012be:	807b      	strh	r3, [r7, #2]
  if ((y + h) > ST7735_HEIGHT)
 80012c0:	88ba      	ldrh	r2, [r7, #4]
 80012c2:	883b      	ldrh	r3, [r7, #0]
 80012c4:	4413      	add	r3, r2
 80012c6:	2b80      	cmp	r3, #128	@ 0x80
 80012c8:	dd03      	ble.n	80012d2 <ST7735_FillRectangle+0x4e>
    h = ST7735_HEIGHT - y;
 80012ca:	88bb      	ldrh	r3, [r7, #4]
 80012cc:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80012d0:	803b      	strh	r3, [r7, #0]

  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 80012d2:	2200      	movs	r2, #0
 80012d4:	2140      	movs	r1, #64	@ 0x40
 80012d6:	482b      	ldr	r0, [pc, #172]	@ (8001384 <ST7735_FillRectangle+0x100>)
 80012d8:	f000 fd70 	bl	8001dbc <HAL_GPIO_WritePin>
  ST7735_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 80012dc:	88fb      	ldrh	r3, [r7, #6]
 80012de:	b2d8      	uxtb	r0, r3
 80012e0:	88bb      	ldrh	r3, [r7, #4]
 80012e2:	b2d9      	uxtb	r1, r3
 80012e4:	88fb      	ldrh	r3, [r7, #6]
 80012e6:	b2da      	uxtb	r2, r3
 80012e8:	887b      	ldrh	r3, [r7, #2]
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	4413      	add	r3, r2
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	3b01      	subs	r3, #1
 80012f2:	b2dc      	uxtb	r4, r3
 80012f4:	88bb      	ldrh	r3, [r7, #4]
 80012f6:	b2da      	uxtb	r2, r3
 80012f8:	883b      	ldrh	r3, [r7, #0]
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	4413      	add	r3, r2
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	3b01      	subs	r3, #1
 8001302:	b2db      	uxtb	r3, r3
 8001304:	4622      	mov	r2, r4
 8001306:	f7ff fdb3 	bl	8000e70 <ST7735_SetAddressWindow>

  HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 800130a:	2201      	movs	r2, #1
 800130c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001310:	481d      	ldr	r0, [pc, #116]	@ (8001388 <ST7735_FillRectangle+0x104>)
 8001312:	f000 fd53 	bl	8001dbc <HAL_GPIO_WritePin>

  // Optimize: Use a buffer for the line data to reduce SPI overhead
  // Max width is 128, so 256 bytes max.
  static uint8_t line_buffer[256];
  for (int i = 0; i < w; i++) {
 8001316:	2300      	movs	r3, #0
 8001318:	60fb      	str	r3, [r7, #12]
 800131a:	e011      	b.n	8001340 <ST7735_FillRectangle+0xbc>
    line_buffer[2 * i] = color >> 8;
 800131c:	8c3b      	ldrh	r3, [r7, #32]
 800131e:	0a1b      	lsrs	r3, r3, #8
 8001320:	b29a      	uxth	r2, r3
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	b2d1      	uxtb	r1, r2
 8001328:	4a18      	ldr	r2, [pc, #96]	@ (800138c <ST7735_FillRectangle+0x108>)
 800132a:	54d1      	strb	r1, [r2, r3]
    line_buffer[2 * i + 1] = color & 0xFF;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	3301      	adds	r3, #1
 8001332:	8c3a      	ldrh	r2, [r7, #32]
 8001334:	b2d1      	uxtb	r1, r2
 8001336:	4a15      	ldr	r2, [pc, #84]	@ (800138c <ST7735_FillRectangle+0x108>)
 8001338:	54d1      	strb	r1, [r2, r3]
  for (int i = 0; i < w; i++) {
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	3301      	adds	r3, #1
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	887b      	ldrh	r3, [r7, #2]
 8001342:	68fa      	ldr	r2, [r7, #12]
 8001344:	429a      	cmp	r2, r3
 8001346:	dbe9      	blt.n	800131c <ST7735_FillRectangle+0x98>
  }

  for (int j = 0; j < h; j++) {
 8001348:	2300      	movs	r3, #0
 800134a:	60bb      	str	r3, [r7, #8]
 800134c:	e00b      	b.n	8001366 <ST7735_FillRectangle+0xe2>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, line_buffer, w * 2, HAL_MAX_DELAY);
 800134e:	887b      	ldrh	r3, [r7, #2]
 8001350:	005b      	lsls	r3, r3, #1
 8001352:	b29a      	uxth	r2, r3
 8001354:	f04f 33ff 	mov.w	r3, #4294967295
 8001358:	490c      	ldr	r1, [pc, #48]	@ (800138c <ST7735_FillRectangle+0x108>)
 800135a:	480d      	ldr	r0, [pc, #52]	@ (8001390 <ST7735_FillRectangle+0x10c>)
 800135c:	f001 fa69 	bl	8002832 <HAL_SPI_Transmit>
  for (int j = 0; j < h; j++) {
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	3301      	adds	r3, #1
 8001364:	60bb      	str	r3, [r7, #8]
 8001366:	883b      	ldrh	r3, [r7, #0]
 8001368:	68ba      	ldr	r2, [r7, #8]
 800136a:	429a      	cmp	r2, r3
 800136c:	dbef      	blt.n	800134e <ST7735_FillRectangle+0xca>
  }

  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 800136e:	2201      	movs	r2, #1
 8001370:	2140      	movs	r1, #64	@ 0x40
 8001372:	4804      	ldr	r0, [pc, #16]	@ (8001384 <ST7735_FillRectangle+0x100>)
 8001374:	f000 fd22 	bl	8001dbc <HAL_GPIO_WritePin>
 8001378:	e000      	b.n	800137c <ST7735_FillRectangle+0xf8>
    return;
 800137a:	bf00      	nop
}
 800137c:	3714      	adds	r7, #20
 800137e:	46bd      	mov	sp, r7
 8001380:	bd90      	pop	{r4, r7, pc}
 8001382:	bf00      	nop
 8001384:	40020400 	.word	0x40020400
 8001388:	40020000 	.word	0x40020000
 800138c:	200001fc 	.word	0x200001fc
 8001390:	2000008c 	.word	0x2000008c

08001394 <ST7735_FillScreen>:

void ST7735_FillScreen(uint16_t color) {
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af02      	add	r7, sp, #8
 800139a:	4603      	mov	r3, r0
 800139c:	80fb      	strh	r3, [r7, #6]
  ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 800139e:	88fb      	ldrh	r3, [r7, #6]
 80013a0:	9300      	str	r3, [sp, #0]
 80013a2:	2380      	movs	r3, #128	@ 0x80
 80013a4:	22a0      	movs	r2, #160	@ 0xa0
 80013a6:	2100      	movs	r1, #0
 80013a8:	2000      	movs	r0, #0
 80013aa:	f7ff ff6b 	bl	8001284 <ST7735_FillRectangle>
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
	...

080013b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	607b      	str	r3, [r7, #4]
 80013c2:	4b10      	ldr	r3, [pc, #64]	@ (8001404 <HAL_MspInit+0x4c>)
 80013c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c6:	4a0f      	ldr	r2, [pc, #60]	@ (8001404 <HAL_MspInit+0x4c>)
 80013c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80013ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001404 <HAL_MspInit+0x4c>)
 80013d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013d6:	607b      	str	r3, [r7, #4]
 80013d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	603b      	str	r3, [r7, #0]
 80013de:	4b09      	ldr	r3, [pc, #36]	@ (8001404 <HAL_MspInit+0x4c>)
 80013e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e2:	4a08      	ldr	r2, [pc, #32]	@ (8001404 <HAL_MspInit+0x4c>)
 80013e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ea:	4b06      	ldr	r3, [pc, #24]	@ (8001404 <HAL_MspInit+0x4c>)
 80013ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013f2:	603b      	str	r3, [r7, #0]
 80013f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	40023800 	.word	0x40023800

08001408 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b08a      	sub	sp, #40	@ 0x28
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001410:	f107 0314 	add.w	r3, r7, #20
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
 800141e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a19      	ldr	r2, [pc, #100]	@ (800148c <HAL_UART_MspInit+0x84>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d12b      	bne.n	8001482 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800142a:	2300      	movs	r3, #0
 800142c:	613b      	str	r3, [r7, #16]
 800142e:	4b18      	ldr	r3, [pc, #96]	@ (8001490 <HAL_UART_MspInit+0x88>)
 8001430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001432:	4a17      	ldr	r2, [pc, #92]	@ (8001490 <HAL_UART_MspInit+0x88>)
 8001434:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001438:	6413      	str	r3, [r2, #64]	@ 0x40
 800143a:	4b15      	ldr	r3, [pc, #84]	@ (8001490 <HAL_UART_MspInit+0x88>)
 800143c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800143e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001442:	613b      	str	r3, [r7, #16]
 8001444:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	4b11      	ldr	r3, [pc, #68]	@ (8001490 <HAL_UART_MspInit+0x88>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144e:	4a10      	ldr	r2, [pc, #64]	@ (8001490 <HAL_UART_MspInit+0x88>)
 8001450:	f043 0301 	orr.w	r3, r3, #1
 8001454:	6313      	str	r3, [r2, #48]	@ 0x30
 8001456:	4b0e      	ldr	r3, [pc, #56]	@ (8001490 <HAL_UART_MspInit+0x88>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145a:	f003 0301 	and.w	r3, r3, #1
 800145e:	60fb      	str	r3, [r7, #12]
 8001460:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001462:	230c      	movs	r3, #12
 8001464:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001466:	2302      	movs	r3, #2
 8001468:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146e:	2300      	movs	r3, #0
 8001470:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001472:	2307      	movs	r3, #7
 8001474:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001476:	f107 0314 	add.w	r3, r7, #20
 800147a:	4619      	mov	r1, r3
 800147c:	4805      	ldr	r0, [pc, #20]	@ (8001494 <HAL_UART_MspInit+0x8c>)
 800147e:	f000 fb01 	bl	8001a84 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001482:	bf00      	nop
 8001484:	3728      	adds	r7, #40	@ 0x28
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40004400 	.word	0x40004400
 8001490:	40023800 	.word	0x40023800
 8001494:	40020000 	.word	0x40020000

08001498 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b08a      	sub	sp, #40	@ 0x28
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a0:	f107 0314 	add.w	r3, r7, #20
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	605a      	str	r2, [r3, #4]
 80014aa:	609a      	str	r2, [r3, #8]
 80014ac:	60da      	str	r2, [r3, #12]
 80014ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a19      	ldr	r2, [pc, #100]	@ (800151c <HAL_SPI_MspInit+0x84>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d12b      	bne.n	8001512 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	613b      	str	r3, [r7, #16]
 80014be:	4b18      	ldr	r3, [pc, #96]	@ (8001520 <HAL_SPI_MspInit+0x88>)
 80014c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014c2:	4a17      	ldr	r2, [pc, #92]	@ (8001520 <HAL_SPI_MspInit+0x88>)
 80014c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014ca:	4b15      	ldr	r3, [pc, #84]	@ (8001520 <HAL_SPI_MspInit+0x88>)
 80014cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014d2:	613b      	str	r3, [r7, #16]
 80014d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	60fb      	str	r3, [r7, #12]
 80014da:	4b11      	ldr	r3, [pc, #68]	@ (8001520 <HAL_SPI_MspInit+0x88>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014de:	4a10      	ldr	r2, [pc, #64]	@ (8001520 <HAL_SPI_MspInit+0x88>)
 80014e0:	f043 0301 	orr.w	r3, r3, #1
 80014e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001520 <HAL_SPI_MspInit+0x88>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80014f2:	23a0      	movs	r3, #160	@ 0xa0
 80014f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f6:	2302      	movs	r3, #2
 80014f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fa:	2300      	movs	r3, #0
 80014fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014fe:	2303      	movs	r3, #3
 8001500:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001502:	2305      	movs	r3, #5
 8001504:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001506:	f107 0314 	add.w	r3, r7, #20
 800150a:	4619      	mov	r1, r3
 800150c:	4805      	ldr	r0, [pc, #20]	@ (8001524 <HAL_SPI_MspInit+0x8c>)
 800150e:	f000 fab9 	bl	8001a84 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001512:	bf00      	nop
 8001514:	3728      	adds	r7, #40	@ 0x28
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	40013000 	.word	0x40013000
 8001520:	40023800 	.word	0x40023800
 8001524:	40020000 	.word	0x40020000

08001528 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <NMI_Handler+0x4>

08001530 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001534:	bf00      	nop
 8001536:	e7fd      	b.n	8001534 <HardFault_Handler+0x4>

08001538 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800153c:	bf00      	nop
 800153e:	e7fd      	b.n	800153c <MemManage_Handler+0x4>

08001540 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001544:	bf00      	nop
 8001546:	e7fd      	b.n	8001544 <BusFault_Handler+0x4>

08001548 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800154c:	bf00      	nop
 800154e:	e7fd      	b.n	800154c <UsageFault_Handler+0x4>

08001550 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr

0800155e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800155e:	b480      	push	{r7}
 8001560:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001562:	bf00      	nop
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr

0800156c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001570:	bf00      	nop
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr

0800157a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800157a:	b580      	push	{r7, lr}
 800157c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800157e:	f000 f957 	bl	8001830 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}

08001586 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001586:	b480      	push	{r7}
 8001588:	af00      	add	r7, sp, #0
  return 1;
 800158a:	2301      	movs	r3, #1
}
 800158c:	4618      	mov	r0, r3
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr

08001596 <_kill>:

int _kill(int pid, int sig)
{
 8001596:	b580      	push	{r7, lr}
 8001598:	b082      	sub	sp, #8
 800159a:	af00      	add	r7, sp, #0
 800159c:	6078      	str	r0, [r7, #4]
 800159e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015a0:	f001 ffec 	bl	800357c <__errno>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2216      	movs	r2, #22
 80015a8:	601a      	str	r2, [r3, #0]
  return -1;
 80015aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <_exit>:

void _exit (int status)
{
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b082      	sub	sp, #8
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015be:	f04f 31ff 	mov.w	r1, #4294967295
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f7ff ffe7 	bl	8001596 <_kill>
  while (1) {}    /* Make sure we hang here */
 80015c8:	bf00      	nop
 80015ca:	e7fd      	b.n	80015c8 <_exit+0x12>

080015cc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	60f8      	str	r0, [r7, #12]
 80015d4:	60b9      	str	r1, [r7, #8]
 80015d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015d8:	2300      	movs	r3, #0
 80015da:	617b      	str	r3, [r7, #20]
 80015dc:	e00a      	b.n	80015f4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015de:	f3af 8000 	nop.w
 80015e2:	4601      	mov	r1, r0
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	1c5a      	adds	r2, r3, #1
 80015e8:	60ba      	str	r2, [r7, #8]
 80015ea:	b2ca      	uxtb	r2, r1
 80015ec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	3301      	adds	r3, #1
 80015f2:	617b      	str	r3, [r7, #20]
 80015f4:	697a      	ldr	r2, [r7, #20]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	dbf0      	blt.n	80015de <_read+0x12>
  }

  return len;
 80015fc:	687b      	ldr	r3, [r7, #4]
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3718      	adds	r7, #24
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	b086      	sub	sp, #24
 800160a:	af00      	add	r7, sp, #0
 800160c:	60f8      	str	r0, [r7, #12]
 800160e:	60b9      	str	r1, [r7, #8]
 8001610:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001612:	2300      	movs	r3, #0
 8001614:	617b      	str	r3, [r7, #20]
 8001616:	e009      	b.n	800162c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	1c5a      	adds	r2, r3, #1
 800161c:	60ba      	str	r2, [r7, #8]
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	4618      	mov	r0, r3
 8001622:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	3301      	adds	r3, #1
 800162a:	617b      	str	r3, [r7, #20]
 800162c:	697a      	ldr	r2, [r7, #20]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	429a      	cmp	r2, r3
 8001632:	dbf1      	blt.n	8001618 <_write+0x12>
  }
  return len;
 8001634:	687b      	ldr	r3, [r7, #4]
}
 8001636:	4618      	mov	r0, r3
 8001638:	3718      	adds	r7, #24
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}

0800163e <_close>:

int _close(int file)
{
 800163e:	b480      	push	{r7}
 8001640:	b083      	sub	sp, #12
 8001642:	af00      	add	r7, sp, #0
 8001644:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001646:	f04f 33ff 	mov.w	r3, #4294967295
}
 800164a:	4618      	mov	r0, r3
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr

08001656 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001656:	b480      	push	{r7}
 8001658:	b083      	sub	sp, #12
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
 800165e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001666:	605a      	str	r2, [r3, #4]
  return 0;
 8001668:	2300      	movs	r3, #0
}
 800166a:	4618      	mov	r0, r3
 800166c:	370c      	adds	r7, #12
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr

08001676 <_isatty>:

int _isatty(int file)
{
 8001676:	b480      	push	{r7}
 8001678:	b083      	sub	sp, #12
 800167a:	af00      	add	r7, sp, #0
 800167c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800167e:	2301      	movs	r3, #1
}
 8001680:	4618      	mov	r0, r3
 8001682:	370c      	adds	r7, #12
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800168c:	b480      	push	{r7}
 800168e:	b085      	sub	sp, #20
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001698:	2300      	movs	r3, #0
}
 800169a:	4618      	mov	r0, r3
 800169c:	3714      	adds	r7, #20
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
	...

080016a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016b0:	4a14      	ldr	r2, [pc, #80]	@ (8001704 <_sbrk+0x5c>)
 80016b2:	4b15      	ldr	r3, [pc, #84]	@ (8001708 <_sbrk+0x60>)
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016bc:	4b13      	ldr	r3, [pc, #76]	@ (800170c <_sbrk+0x64>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d102      	bne.n	80016ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016c4:	4b11      	ldr	r3, [pc, #68]	@ (800170c <_sbrk+0x64>)
 80016c6:	4a12      	ldr	r2, [pc, #72]	@ (8001710 <_sbrk+0x68>)
 80016c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016ca:	4b10      	ldr	r3, [pc, #64]	@ (800170c <_sbrk+0x64>)
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4413      	add	r3, r2
 80016d2:	693a      	ldr	r2, [r7, #16]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d207      	bcs.n	80016e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016d8:	f001 ff50 	bl	800357c <__errno>
 80016dc:	4603      	mov	r3, r0
 80016de:	220c      	movs	r2, #12
 80016e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016e2:	f04f 33ff 	mov.w	r3, #4294967295
 80016e6:	e009      	b.n	80016fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016e8:	4b08      	ldr	r3, [pc, #32]	@ (800170c <_sbrk+0x64>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ee:	4b07      	ldr	r3, [pc, #28]	@ (800170c <_sbrk+0x64>)
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4413      	add	r3, r2
 80016f6:	4a05      	ldr	r2, [pc, #20]	@ (800170c <_sbrk+0x64>)
 80016f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016fa:	68fb      	ldr	r3, [r7, #12]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3718      	adds	r7, #24
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20018000 	.word	0x20018000
 8001708:	00000400 	.word	0x00000400
 800170c:	200002fc 	.word	0x200002fc
 8001710:	20000450 	.word	0x20000450

08001714 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001718:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <SystemInit+0x20>)
 800171a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800171e:	4a05      	ldr	r2, [pc, #20]	@ (8001734 <SystemInit+0x20>)
 8001720:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001724:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001728:	bf00      	nop
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001738:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001770 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 800173c:	f7ff ffea 	bl	8001714 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001740:	480c      	ldr	r0, [pc, #48]	@ (8001774 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001742:	490d      	ldr	r1, [pc, #52]	@ (8001778 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001744:	4a0d      	ldr	r2, [pc, #52]	@ (800177c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001746:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001748:	e002      	b.n	8001750 <LoopCopyDataInit>

0800174a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800174a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800174c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800174e:	3304      	adds	r3, #4

08001750 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001750:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001752:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001754:	d3f9      	bcc.n	800174a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001756:	4a0a      	ldr	r2, [pc, #40]	@ (8001780 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001758:	4c0a      	ldr	r4, [pc, #40]	@ (8001784 <LoopFillZerobss+0x22>)
  movs r3, #0
 800175a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800175c:	e001      	b.n	8001762 <LoopFillZerobss>

0800175e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800175e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001760:	3204      	adds	r2, #4

08001762 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001762:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001764:	d3fb      	bcc.n	800175e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001766:	f001 ff0f 	bl	8003588 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800176a:	f7fe ff1f 	bl	80005ac <main>
  bx  lr    
 800176e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001770:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001774:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001778:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800177c:	080050c8 	.word	0x080050c8
  ldr r2, =_sbss
 8001780:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001784:	20000450 	.word	0x20000450

08001788 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001788:	e7fe      	b.n	8001788 <ADC_IRQHandler>
	...

0800178c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001790:	4b0e      	ldr	r3, [pc, #56]	@ (80017cc <HAL_Init+0x40>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a0d      	ldr	r2, [pc, #52]	@ (80017cc <HAL_Init+0x40>)
 8001796:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800179a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800179c:	4b0b      	ldr	r3, [pc, #44]	@ (80017cc <HAL_Init+0x40>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a0a      	ldr	r2, [pc, #40]	@ (80017cc <HAL_Init+0x40>)
 80017a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017a8:	4b08      	ldr	r3, [pc, #32]	@ (80017cc <HAL_Init+0x40>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a07      	ldr	r2, [pc, #28]	@ (80017cc <HAL_Init+0x40>)
 80017ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017b4:	2003      	movs	r0, #3
 80017b6:	f000 f931 	bl	8001a1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017ba:	2000      	movs	r0, #0
 80017bc:	f000 f808 	bl	80017d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017c0:	f7ff fdfa 	bl	80013b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017c4:	2300      	movs	r3, #0
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40023c00 	.word	0x40023c00

080017d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017d8:	4b12      	ldr	r3, [pc, #72]	@ (8001824 <HAL_InitTick+0x54>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	4b12      	ldr	r3, [pc, #72]	@ (8001828 <HAL_InitTick+0x58>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	4619      	mov	r1, r3
 80017e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ee:	4618      	mov	r0, r3
 80017f0:	f000 f93b 	bl	8001a6a <HAL_SYSTICK_Config>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e00e      	b.n	800181c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2b0f      	cmp	r3, #15
 8001802:	d80a      	bhi.n	800181a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001804:	2200      	movs	r2, #0
 8001806:	6879      	ldr	r1, [r7, #4]
 8001808:	f04f 30ff 	mov.w	r0, #4294967295
 800180c:	f000 f911 	bl	8001a32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001810:	4a06      	ldr	r2, [pc, #24]	@ (800182c <HAL_InitTick+0x5c>)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001816:	2300      	movs	r3, #0
 8001818:	e000      	b.n	800181c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
}
 800181c:	4618      	mov	r0, r3
 800181e:	3708      	adds	r7, #8
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	20000008 	.word	0x20000008
 8001828:	20000010 	.word	0x20000010
 800182c:	2000000c 	.word	0x2000000c

08001830 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001834:	4b06      	ldr	r3, [pc, #24]	@ (8001850 <HAL_IncTick+0x20>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	461a      	mov	r2, r3
 800183a:	4b06      	ldr	r3, [pc, #24]	@ (8001854 <HAL_IncTick+0x24>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4413      	add	r3, r2
 8001840:	4a04      	ldr	r2, [pc, #16]	@ (8001854 <HAL_IncTick+0x24>)
 8001842:	6013      	str	r3, [r2, #0]
}
 8001844:	bf00      	nop
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	20000010 	.word	0x20000010
 8001854:	20000300 	.word	0x20000300

08001858 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  return uwTick;
 800185c:	4b03      	ldr	r3, [pc, #12]	@ (800186c <HAL_GetTick+0x14>)
 800185e:	681b      	ldr	r3, [r3, #0]
}
 8001860:	4618      	mov	r0, r3
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	20000300 	.word	0x20000300

08001870 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001878:	f7ff ffee 	bl	8001858 <HAL_GetTick>
 800187c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001888:	d005      	beq.n	8001896 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800188a:	4b0a      	ldr	r3, [pc, #40]	@ (80018b4 <HAL_Delay+0x44>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	461a      	mov	r2, r3
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	4413      	add	r3, r2
 8001894:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001896:	bf00      	nop
 8001898:	f7ff ffde 	bl	8001858 <HAL_GetTick>
 800189c:	4602      	mov	r2, r0
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	68fa      	ldr	r2, [r7, #12]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d8f7      	bhi.n	8001898 <HAL_Delay+0x28>
  {
  }
}
 80018a8:	bf00      	nop
 80018aa:	bf00      	nop
 80018ac:	3710      	adds	r7, #16
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	20000010 	.word	0x20000010

080018b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f003 0307 	and.w	r3, r3, #7
 80018c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018c8:	4b0c      	ldr	r3, [pc, #48]	@ (80018fc <__NVIC_SetPriorityGrouping+0x44>)
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ce:	68ba      	ldr	r2, [r7, #8]
 80018d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018d4:	4013      	ands	r3, r2
 80018d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ea:	4a04      	ldr	r2, [pc, #16]	@ (80018fc <__NVIC_SetPriorityGrouping+0x44>)
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	60d3      	str	r3, [r2, #12]
}
 80018f0:	bf00      	nop
 80018f2:	3714      	adds	r7, #20
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr
 80018fc:	e000ed00 	.word	0xe000ed00

08001900 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001904:	4b04      	ldr	r3, [pc, #16]	@ (8001918 <__NVIC_GetPriorityGrouping+0x18>)
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	0a1b      	lsrs	r3, r3, #8
 800190a:	f003 0307 	and.w	r3, r3, #7
}
 800190e:	4618      	mov	r0, r3
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr
 8001918:	e000ed00 	.word	0xe000ed00

0800191c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	6039      	str	r1, [r7, #0]
 8001926:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192c:	2b00      	cmp	r3, #0
 800192e:	db0a      	blt.n	8001946 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	b2da      	uxtb	r2, r3
 8001934:	490c      	ldr	r1, [pc, #48]	@ (8001968 <__NVIC_SetPriority+0x4c>)
 8001936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193a:	0112      	lsls	r2, r2, #4
 800193c:	b2d2      	uxtb	r2, r2
 800193e:	440b      	add	r3, r1
 8001940:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001944:	e00a      	b.n	800195c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	b2da      	uxtb	r2, r3
 800194a:	4908      	ldr	r1, [pc, #32]	@ (800196c <__NVIC_SetPriority+0x50>)
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	f003 030f 	and.w	r3, r3, #15
 8001952:	3b04      	subs	r3, #4
 8001954:	0112      	lsls	r2, r2, #4
 8001956:	b2d2      	uxtb	r2, r2
 8001958:	440b      	add	r3, r1
 800195a:	761a      	strb	r2, [r3, #24]
}
 800195c:	bf00      	nop
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr
 8001968:	e000e100 	.word	0xe000e100
 800196c:	e000ed00 	.word	0xe000ed00

08001970 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001970:	b480      	push	{r7}
 8001972:	b089      	sub	sp, #36	@ 0x24
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f003 0307 	and.w	r3, r3, #7
 8001982:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	f1c3 0307 	rsb	r3, r3, #7
 800198a:	2b04      	cmp	r3, #4
 800198c:	bf28      	it	cs
 800198e:	2304      	movcs	r3, #4
 8001990:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	3304      	adds	r3, #4
 8001996:	2b06      	cmp	r3, #6
 8001998:	d902      	bls.n	80019a0 <NVIC_EncodePriority+0x30>
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	3b03      	subs	r3, #3
 800199e:	e000      	b.n	80019a2 <NVIC_EncodePriority+0x32>
 80019a0:	2300      	movs	r3, #0
 80019a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a4:	f04f 32ff 	mov.w	r2, #4294967295
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	43da      	mvns	r2, r3
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	401a      	ands	r2, r3
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019b8:	f04f 31ff 	mov.w	r1, #4294967295
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	fa01 f303 	lsl.w	r3, r1, r3
 80019c2:	43d9      	mvns	r1, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c8:	4313      	orrs	r3, r2
         );
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3724      	adds	r7, #36	@ 0x24
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
	...

080019d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	3b01      	subs	r3, #1
 80019e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019e8:	d301      	bcc.n	80019ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019ea:	2301      	movs	r3, #1
 80019ec:	e00f      	b.n	8001a0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001a18 <SysTick_Config+0x40>)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	3b01      	subs	r3, #1
 80019f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019f6:	210f      	movs	r1, #15
 80019f8:	f04f 30ff 	mov.w	r0, #4294967295
 80019fc:	f7ff ff8e 	bl	800191c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a00:	4b05      	ldr	r3, [pc, #20]	@ (8001a18 <SysTick_Config+0x40>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a06:	4b04      	ldr	r3, [pc, #16]	@ (8001a18 <SysTick_Config+0x40>)
 8001a08:	2207      	movs	r2, #7
 8001a0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a0c:	2300      	movs	r3, #0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	e000e010 	.word	0xe000e010

08001a1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7ff ff47 	bl	80018b8 <__NVIC_SetPriorityGrouping>
}
 8001a2a:	bf00      	nop
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b086      	sub	sp, #24
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	4603      	mov	r3, r0
 8001a3a:	60b9      	str	r1, [r7, #8]
 8001a3c:	607a      	str	r2, [r7, #4]
 8001a3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a40:	2300      	movs	r3, #0
 8001a42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a44:	f7ff ff5c 	bl	8001900 <__NVIC_GetPriorityGrouping>
 8001a48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	68b9      	ldr	r1, [r7, #8]
 8001a4e:	6978      	ldr	r0, [r7, #20]
 8001a50:	f7ff ff8e 	bl	8001970 <NVIC_EncodePriority>
 8001a54:	4602      	mov	r2, r0
 8001a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a5a:	4611      	mov	r1, r2
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff ff5d 	bl	800191c <__NVIC_SetPriority>
}
 8001a62:	bf00      	nop
 8001a64:	3718      	adds	r7, #24
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b082      	sub	sp, #8
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f7ff ffb0 	bl	80019d8 <SysTick_Config>
 8001a78:	4603      	mov	r3, r0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
	...

08001a84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b089      	sub	sp, #36	@ 0x24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a92:	2300      	movs	r3, #0
 8001a94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a96:	2300      	movs	r3, #0
 8001a98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	61fb      	str	r3, [r7, #28]
 8001a9e:	e159      	b.n	8001d54 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	697a      	ldr	r2, [r7, #20]
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	f040 8148 	bne.w	8001d4e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	f003 0303 	and.w	r3, r3, #3
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d005      	beq.n	8001ad6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d130      	bne.n	8001b38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	2203      	movs	r2, #3
 8001ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae6:	43db      	mvns	r3, r3
 8001ae8:	69ba      	ldr	r2, [r7, #24]
 8001aea:	4013      	ands	r3, r2
 8001aec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	68da      	ldr	r2, [r3, #12]
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	69ba      	ldr	r2, [r7, #24]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	69ba      	ldr	r2, [r7, #24]
 8001b04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	43db      	mvns	r3, r3
 8001b16:	69ba      	ldr	r2, [r7, #24]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	091b      	lsrs	r3, r3, #4
 8001b22:	f003 0201 	and.w	r2, r3, #1
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2c:	69ba      	ldr	r2, [r7, #24]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	69ba      	ldr	r2, [r7, #24]
 8001b36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f003 0303 	and.w	r3, r3, #3
 8001b40:	2b03      	cmp	r3, #3
 8001b42:	d017      	beq.n	8001b74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	005b      	lsls	r3, r3, #1
 8001b4e:	2203      	movs	r2, #3
 8001b50:	fa02 f303 	lsl.w	r3, r2, r3
 8001b54:	43db      	mvns	r3, r3
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	689a      	ldr	r2, [r3, #8]
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	69ba      	ldr	r2, [r7, #24]
 8001b72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f003 0303 	and.w	r3, r3, #3
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d123      	bne.n	8001bc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	08da      	lsrs	r2, r3, #3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	3208      	adds	r2, #8
 8001b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	f003 0307 	and.w	r3, r3, #7
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	220f      	movs	r2, #15
 8001b98:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	69ba      	ldr	r2, [r7, #24]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	691a      	ldr	r2, [r3, #16]
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	f003 0307 	and.w	r3, r3, #7
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	08da      	lsrs	r2, r3, #3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	3208      	adds	r2, #8
 8001bc2:	69b9      	ldr	r1, [r7, #24]
 8001bc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	2203      	movs	r2, #3
 8001bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd8:	43db      	mvns	r3, r3
 8001bda:	69ba      	ldr	r2, [r7, #24]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f003 0203 	and.w	r2, r3, #3
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf0:	69ba      	ldr	r2, [r7, #24]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f000 80a2 	beq.w	8001d4e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60fb      	str	r3, [r7, #12]
 8001c0e:	4b57      	ldr	r3, [pc, #348]	@ (8001d6c <HAL_GPIO_Init+0x2e8>)
 8001c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c12:	4a56      	ldr	r2, [pc, #344]	@ (8001d6c <HAL_GPIO_Init+0x2e8>)
 8001c14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c18:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c1a:	4b54      	ldr	r3, [pc, #336]	@ (8001d6c <HAL_GPIO_Init+0x2e8>)
 8001c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c26:	4a52      	ldr	r2, [pc, #328]	@ (8001d70 <HAL_GPIO_Init+0x2ec>)
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	089b      	lsrs	r3, r3, #2
 8001c2c:	3302      	adds	r3, #2
 8001c2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	f003 0303 	and.w	r3, r3, #3
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	220f      	movs	r2, #15
 8001c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c42:	43db      	mvns	r3, r3
 8001c44:	69ba      	ldr	r2, [r7, #24]
 8001c46:	4013      	ands	r3, r2
 8001c48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4a49      	ldr	r2, [pc, #292]	@ (8001d74 <HAL_GPIO_Init+0x2f0>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d019      	beq.n	8001c86 <HAL_GPIO_Init+0x202>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4a48      	ldr	r2, [pc, #288]	@ (8001d78 <HAL_GPIO_Init+0x2f4>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d013      	beq.n	8001c82 <HAL_GPIO_Init+0x1fe>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4a47      	ldr	r2, [pc, #284]	@ (8001d7c <HAL_GPIO_Init+0x2f8>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d00d      	beq.n	8001c7e <HAL_GPIO_Init+0x1fa>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4a46      	ldr	r2, [pc, #280]	@ (8001d80 <HAL_GPIO_Init+0x2fc>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d007      	beq.n	8001c7a <HAL_GPIO_Init+0x1f6>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4a45      	ldr	r2, [pc, #276]	@ (8001d84 <HAL_GPIO_Init+0x300>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d101      	bne.n	8001c76 <HAL_GPIO_Init+0x1f2>
 8001c72:	2304      	movs	r3, #4
 8001c74:	e008      	b.n	8001c88 <HAL_GPIO_Init+0x204>
 8001c76:	2307      	movs	r3, #7
 8001c78:	e006      	b.n	8001c88 <HAL_GPIO_Init+0x204>
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e004      	b.n	8001c88 <HAL_GPIO_Init+0x204>
 8001c7e:	2302      	movs	r3, #2
 8001c80:	e002      	b.n	8001c88 <HAL_GPIO_Init+0x204>
 8001c82:	2301      	movs	r3, #1
 8001c84:	e000      	b.n	8001c88 <HAL_GPIO_Init+0x204>
 8001c86:	2300      	movs	r3, #0
 8001c88:	69fa      	ldr	r2, [r7, #28]
 8001c8a:	f002 0203 	and.w	r2, r2, #3
 8001c8e:	0092      	lsls	r2, r2, #2
 8001c90:	4093      	lsls	r3, r2
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c98:	4935      	ldr	r1, [pc, #212]	@ (8001d70 <HAL_GPIO_Init+0x2ec>)
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	089b      	lsrs	r3, r3, #2
 8001c9e:	3302      	adds	r3, #2
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ca6:	4b38      	ldr	r3, [pc, #224]	@ (8001d88 <HAL_GPIO_Init+0x304>)
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	43db      	mvns	r3, r3
 8001cb0:	69ba      	ldr	r2, [r7, #24]
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d003      	beq.n	8001cca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001cc2:	69ba      	ldr	r2, [r7, #24]
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cca:	4a2f      	ldr	r2, [pc, #188]	@ (8001d88 <HAL_GPIO_Init+0x304>)
 8001ccc:	69bb      	ldr	r3, [r7, #24]
 8001cce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001cd0:	4b2d      	ldr	r3, [pc, #180]	@ (8001d88 <HAL_GPIO_Init+0x304>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	69ba      	ldr	r2, [r7, #24]
 8001cdc:	4013      	ands	r3, r2
 8001cde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d003      	beq.n	8001cf4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001cec:	69ba      	ldr	r2, [r7, #24]
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001cf4:	4a24      	ldr	r2, [pc, #144]	@ (8001d88 <HAL_GPIO_Init+0x304>)
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001cfa:	4b23      	ldr	r3, [pc, #140]	@ (8001d88 <HAL_GPIO_Init+0x304>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	43db      	mvns	r3, r3
 8001d04:	69ba      	ldr	r2, [r7, #24]
 8001d06:	4013      	ands	r3, r2
 8001d08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d003      	beq.n	8001d1e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001d16:	69ba      	ldr	r2, [r7, #24]
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d1e:	4a1a      	ldr	r2, [pc, #104]	@ (8001d88 <HAL_GPIO_Init+0x304>)
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d24:	4b18      	ldr	r3, [pc, #96]	@ (8001d88 <HAL_GPIO_Init+0x304>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	4013      	ands	r3, r2
 8001d32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d003      	beq.n	8001d48 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d48:	4a0f      	ldr	r2, [pc, #60]	@ (8001d88 <HAL_GPIO_Init+0x304>)
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	3301      	adds	r3, #1
 8001d52:	61fb      	str	r3, [r7, #28]
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	2b0f      	cmp	r3, #15
 8001d58:	f67f aea2 	bls.w	8001aa0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d5c:	bf00      	nop
 8001d5e:	bf00      	nop
 8001d60:	3724      	adds	r7, #36	@ 0x24
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	40013800 	.word	0x40013800
 8001d74:	40020000 	.word	0x40020000
 8001d78:	40020400 	.word	0x40020400
 8001d7c:	40020800 	.word	0x40020800
 8001d80:	40020c00 	.word	0x40020c00
 8001d84:	40021000 	.word	0x40021000
 8001d88:	40013c00 	.word	0x40013c00

08001d8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b085      	sub	sp, #20
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	460b      	mov	r3, r1
 8001d96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	691a      	ldr	r2, [r3, #16]
 8001d9c:	887b      	ldrh	r3, [r7, #2]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d002      	beq.n	8001daa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001da4:	2301      	movs	r3, #1
 8001da6:	73fb      	strb	r3, [r7, #15]
 8001da8:	e001      	b.n	8001dae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001daa:	2300      	movs	r3, #0
 8001dac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001dae:	7bfb      	ldrb	r3, [r7, #15]
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3714      	adds	r7, #20
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	807b      	strh	r3, [r7, #2]
 8001dc8:	4613      	mov	r3, r2
 8001dca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001dcc:	787b      	ldrb	r3, [r7, #1]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d003      	beq.n	8001dda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dd2:	887a      	ldrh	r2, [r7, #2]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001dd8:	e003      	b.n	8001de2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001dda:	887b      	ldrh	r3, [r7, #2]
 8001ddc:	041a      	lsls	r2, r3, #16
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	619a      	str	r2, [r3, #24]
}
 8001de2:	bf00      	nop
 8001de4:	370c      	adds	r7, #12
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
	...

08001df0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d101      	bne.n	8001e02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e267      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d075      	beq.n	8001efa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e0e:	4b88      	ldr	r3, [pc, #544]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	f003 030c 	and.w	r3, r3, #12
 8001e16:	2b04      	cmp	r3, #4
 8001e18:	d00c      	beq.n	8001e34 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e1a:	4b85      	ldr	r3, [pc, #532]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e22:	2b08      	cmp	r3, #8
 8001e24:	d112      	bne.n	8001e4c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e26:	4b82      	ldr	r3, [pc, #520]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e32:	d10b      	bne.n	8001e4c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e34:	4b7e      	ldr	r3, [pc, #504]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d05b      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x108>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d157      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e242      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e54:	d106      	bne.n	8001e64 <HAL_RCC_OscConfig+0x74>
 8001e56:	4b76      	ldr	r3, [pc, #472]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a75      	ldr	r2, [pc, #468]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001e5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e60:	6013      	str	r3, [r2, #0]
 8001e62:	e01d      	b.n	8001ea0 <HAL_RCC_OscConfig+0xb0>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e6c:	d10c      	bne.n	8001e88 <HAL_RCC_OscConfig+0x98>
 8001e6e:	4b70      	ldr	r3, [pc, #448]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a6f      	ldr	r2, [pc, #444]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001e74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e78:	6013      	str	r3, [r2, #0]
 8001e7a:	4b6d      	ldr	r3, [pc, #436]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a6c      	ldr	r2, [pc, #432]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001e80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e84:	6013      	str	r3, [r2, #0]
 8001e86:	e00b      	b.n	8001ea0 <HAL_RCC_OscConfig+0xb0>
 8001e88:	4b69      	ldr	r3, [pc, #420]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a68      	ldr	r2, [pc, #416]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001e8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e92:	6013      	str	r3, [r2, #0]
 8001e94:	4b66      	ldr	r3, [pc, #408]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a65      	ldr	r2, [pc, #404]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001e9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d013      	beq.n	8001ed0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea8:	f7ff fcd6 	bl	8001858 <HAL_GetTick>
 8001eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eae:	e008      	b.n	8001ec2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001eb0:	f7ff fcd2 	bl	8001858 <HAL_GetTick>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	2b64      	cmp	r3, #100	@ 0x64
 8001ebc:	d901      	bls.n	8001ec2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e207      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ec2:	4b5b      	ldr	r3, [pc, #364]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d0f0      	beq.n	8001eb0 <HAL_RCC_OscConfig+0xc0>
 8001ece:	e014      	b.n	8001efa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed0:	f7ff fcc2 	bl	8001858 <HAL_GetTick>
 8001ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ed6:	e008      	b.n	8001eea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ed8:	f7ff fcbe 	bl	8001858 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b64      	cmp	r3, #100	@ 0x64
 8001ee4:	d901      	bls.n	8001eea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e1f3      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eea:	4b51      	ldr	r3, [pc, #324]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1f0      	bne.n	8001ed8 <HAL_RCC_OscConfig+0xe8>
 8001ef6:	e000      	b.n	8001efa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0302 	and.w	r3, r3, #2
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d063      	beq.n	8001fce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f06:	4b4a      	ldr	r3, [pc, #296]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f003 030c 	and.w	r3, r3, #12
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d00b      	beq.n	8001f2a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f12:	4b47      	ldr	r3, [pc, #284]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f1a:	2b08      	cmp	r3, #8
 8001f1c:	d11c      	bne.n	8001f58 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f1e:	4b44      	ldr	r3, [pc, #272]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d116      	bne.n	8001f58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f2a:	4b41      	ldr	r3, [pc, #260]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d005      	beq.n	8001f42 <HAL_RCC_OscConfig+0x152>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d001      	beq.n	8001f42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e1c7      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f42:	4b3b      	ldr	r3, [pc, #236]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	00db      	lsls	r3, r3, #3
 8001f50:	4937      	ldr	r1, [pc, #220]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001f52:	4313      	orrs	r3, r2
 8001f54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f56:	e03a      	b.n	8001fce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d020      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f60:	4b34      	ldr	r3, [pc, #208]	@ (8002034 <HAL_RCC_OscConfig+0x244>)
 8001f62:	2201      	movs	r2, #1
 8001f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f66:	f7ff fc77 	bl	8001858 <HAL_GetTick>
 8001f6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f6c:	e008      	b.n	8001f80 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f6e:	f7ff fc73 	bl	8001858 <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e1a8      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f80:	4b2b      	ldr	r3, [pc, #172]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d0f0      	beq.n	8001f6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f8c:	4b28      	ldr	r3, [pc, #160]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	691b      	ldr	r3, [r3, #16]
 8001f98:	00db      	lsls	r3, r3, #3
 8001f9a:	4925      	ldr	r1, [pc, #148]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	600b      	str	r3, [r1, #0]
 8001fa0:	e015      	b.n	8001fce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fa2:	4b24      	ldr	r3, [pc, #144]	@ (8002034 <HAL_RCC_OscConfig+0x244>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa8:	f7ff fc56 	bl	8001858 <HAL_GetTick>
 8001fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fae:	e008      	b.n	8001fc2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fb0:	f7ff fc52 	bl	8001858 <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d901      	bls.n	8001fc2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e187      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d1f0      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0308 	and.w	r3, r3, #8
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d036      	beq.n	8002048 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d016      	beq.n	8002010 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fe2:	4b15      	ldr	r3, [pc, #84]	@ (8002038 <HAL_RCC_OscConfig+0x248>)
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fe8:	f7ff fc36 	bl	8001858 <HAL_GetTick>
 8001fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fee:	e008      	b.n	8002002 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ff0:	f7ff fc32 	bl	8001858 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e167      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002002:	4b0b      	ldr	r3, [pc, #44]	@ (8002030 <HAL_RCC_OscConfig+0x240>)
 8002004:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d0f0      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x200>
 800200e:	e01b      	b.n	8002048 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002010:	4b09      	ldr	r3, [pc, #36]	@ (8002038 <HAL_RCC_OscConfig+0x248>)
 8002012:	2200      	movs	r2, #0
 8002014:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002016:	f7ff fc1f 	bl	8001858 <HAL_GetTick>
 800201a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800201c:	e00e      	b.n	800203c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800201e:	f7ff fc1b 	bl	8001858 <HAL_GetTick>
 8002022:	4602      	mov	r2, r0
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	1ad3      	subs	r3, r2, r3
 8002028:	2b02      	cmp	r3, #2
 800202a:	d907      	bls.n	800203c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800202c:	2303      	movs	r3, #3
 800202e:	e150      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e2>
 8002030:	40023800 	.word	0x40023800
 8002034:	42470000 	.word	0x42470000
 8002038:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800203c:	4b88      	ldr	r3, [pc, #544]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 800203e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002040:	f003 0302 	and.w	r3, r3, #2
 8002044:	2b00      	cmp	r3, #0
 8002046:	d1ea      	bne.n	800201e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0304 	and.w	r3, r3, #4
 8002050:	2b00      	cmp	r3, #0
 8002052:	f000 8097 	beq.w	8002184 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002056:	2300      	movs	r3, #0
 8002058:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800205a:	4b81      	ldr	r3, [pc, #516]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 800205c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d10f      	bne.n	8002086 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	60bb      	str	r3, [r7, #8]
 800206a:	4b7d      	ldr	r3, [pc, #500]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 800206c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206e:	4a7c      	ldr	r2, [pc, #496]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 8002070:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002074:	6413      	str	r3, [r2, #64]	@ 0x40
 8002076:	4b7a      	ldr	r3, [pc, #488]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800207e:	60bb      	str	r3, [r7, #8]
 8002080:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002082:	2301      	movs	r3, #1
 8002084:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002086:	4b77      	ldr	r3, [pc, #476]	@ (8002264 <HAL_RCC_OscConfig+0x474>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800208e:	2b00      	cmp	r3, #0
 8002090:	d118      	bne.n	80020c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002092:	4b74      	ldr	r3, [pc, #464]	@ (8002264 <HAL_RCC_OscConfig+0x474>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a73      	ldr	r2, [pc, #460]	@ (8002264 <HAL_RCC_OscConfig+0x474>)
 8002098:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800209c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800209e:	f7ff fbdb 	bl	8001858 <HAL_GetTick>
 80020a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a4:	e008      	b.n	80020b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020a6:	f7ff fbd7 	bl	8001858 <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e10c      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b8:	4b6a      	ldr	r3, [pc, #424]	@ (8002264 <HAL_RCC_OscConfig+0x474>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d0f0      	beq.n	80020a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d106      	bne.n	80020da <HAL_RCC_OscConfig+0x2ea>
 80020cc:	4b64      	ldr	r3, [pc, #400]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 80020ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020d0:	4a63      	ldr	r2, [pc, #396]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 80020d2:	f043 0301 	orr.w	r3, r3, #1
 80020d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80020d8:	e01c      	b.n	8002114 <HAL_RCC_OscConfig+0x324>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	2b05      	cmp	r3, #5
 80020e0:	d10c      	bne.n	80020fc <HAL_RCC_OscConfig+0x30c>
 80020e2:	4b5f      	ldr	r3, [pc, #380]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 80020e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020e6:	4a5e      	ldr	r2, [pc, #376]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 80020e8:	f043 0304 	orr.w	r3, r3, #4
 80020ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80020ee:	4b5c      	ldr	r3, [pc, #368]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 80020f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020f2:	4a5b      	ldr	r2, [pc, #364]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 80020f4:	f043 0301 	orr.w	r3, r3, #1
 80020f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80020fa:	e00b      	b.n	8002114 <HAL_RCC_OscConfig+0x324>
 80020fc:	4b58      	ldr	r3, [pc, #352]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 80020fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002100:	4a57      	ldr	r2, [pc, #348]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 8002102:	f023 0301 	bic.w	r3, r3, #1
 8002106:	6713      	str	r3, [r2, #112]	@ 0x70
 8002108:	4b55      	ldr	r3, [pc, #340]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 800210a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800210c:	4a54      	ldr	r2, [pc, #336]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 800210e:	f023 0304 	bic.w	r3, r3, #4
 8002112:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d015      	beq.n	8002148 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800211c:	f7ff fb9c 	bl	8001858 <HAL_GetTick>
 8002120:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002122:	e00a      	b.n	800213a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002124:	f7ff fb98 	bl	8001858 <HAL_GetTick>
 8002128:	4602      	mov	r2, r0
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002132:	4293      	cmp	r3, r2
 8002134:	d901      	bls.n	800213a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e0cb      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800213a:	4b49      	ldr	r3, [pc, #292]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 800213c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d0ee      	beq.n	8002124 <HAL_RCC_OscConfig+0x334>
 8002146:	e014      	b.n	8002172 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002148:	f7ff fb86 	bl	8001858 <HAL_GetTick>
 800214c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800214e:	e00a      	b.n	8002166 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002150:	f7ff fb82 	bl	8001858 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800215e:	4293      	cmp	r3, r2
 8002160:	d901      	bls.n	8002166 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e0b5      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002166:	4b3e      	ldr	r3, [pc, #248]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 8002168:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800216a:	f003 0302 	and.w	r3, r3, #2
 800216e:	2b00      	cmp	r3, #0
 8002170:	d1ee      	bne.n	8002150 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002172:	7dfb      	ldrb	r3, [r7, #23]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d105      	bne.n	8002184 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002178:	4b39      	ldr	r3, [pc, #228]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 800217a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217c:	4a38      	ldr	r2, [pc, #224]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 800217e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002182:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	699b      	ldr	r3, [r3, #24]
 8002188:	2b00      	cmp	r3, #0
 800218a:	f000 80a1 	beq.w	80022d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800218e:	4b34      	ldr	r3, [pc, #208]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	f003 030c 	and.w	r3, r3, #12
 8002196:	2b08      	cmp	r3, #8
 8002198:	d05c      	beq.n	8002254 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	699b      	ldr	r3, [r3, #24]
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d141      	bne.n	8002226 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021a2:	4b31      	ldr	r3, [pc, #196]	@ (8002268 <HAL_RCC_OscConfig+0x478>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a8:	f7ff fb56 	bl	8001858 <HAL_GetTick>
 80021ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021ae:	e008      	b.n	80021c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021b0:	f7ff fb52 	bl	8001858 <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e087      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021c2:	4b27      	ldr	r3, [pc, #156]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d1f0      	bne.n	80021b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	69da      	ldr	r2, [r3, #28]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a1b      	ldr	r3, [r3, #32]
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021dc:	019b      	lsls	r3, r3, #6
 80021de:	431a      	orrs	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021e4:	085b      	lsrs	r3, r3, #1
 80021e6:	3b01      	subs	r3, #1
 80021e8:	041b      	lsls	r3, r3, #16
 80021ea:	431a      	orrs	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021f0:	061b      	lsls	r3, r3, #24
 80021f2:	491b      	ldr	r1, [pc, #108]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 80021f4:	4313      	orrs	r3, r2
 80021f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002268 <HAL_RCC_OscConfig+0x478>)
 80021fa:	2201      	movs	r2, #1
 80021fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021fe:	f7ff fb2b 	bl	8001858 <HAL_GetTick>
 8002202:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002204:	e008      	b.n	8002218 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002206:	f7ff fb27 	bl	8001858 <HAL_GetTick>
 800220a:	4602      	mov	r2, r0
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	2b02      	cmp	r3, #2
 8002212:	d901      	bls.n	8002218 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e05c      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002218:	4b11      	ldr	r3, [pc, #68]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d0f0      	beq.n	8002206 <HAL_RCC_OscConfig+0x416>
 8002224:	e054      	b.n	80022d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002226:	4b10      	ldr	r3, [pc, #64]	@ (8002268 <HAL_RCC_OscConfig+0x478>)
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800222c:	f7ff fb14 	bl	8001858 <HAL_GetTick>
 8002230:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002232:	e008      	b.n	8002246 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002234:	f7ff fb10 	bl	8001858 <HAL_GetTick>
 8002238:	4602      	mov	r2, r0
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	2b02      	cmp	r3, #2
 8002240:	d901      	bls.n	8002246 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e045      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002246:	4b06      	ldr	r3, [pc, #24]	@ (8002260 <HAL_RCC_OscConfig+0x470>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d1f0      	bne.n	8002234 <HAL_RCC_OscConfig+0x444>
 8002252:	e03d      	b.n	80022d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	699b      	ldr	r3, [r3, #24]
 8002258:	2b01      	cmp	r3, #1
 800225a:	d107      	bne.n	800226c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e038      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e2>
 8002260:	40023800 	.word	0x40023800
 8002264:	40007000 	.word	0x40007000
 8002268:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800226c:	4b1b      	ldr	r3, [pc, #108]	@ (80022dc <HAL_RCC_OscConfig+0x4ec>)
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	699b      	ldr	r3, [r3, #24]
 8002276:	2b01      	cmp	r3, #1
 8002278:	d028      	beq.n	80022cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002284:	429a      	cmp	r2, r3
 8002286:	d121      	bne.n	80022cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002292:	429a      	cmp	r2, r3
 8002294:	d11a      	bne.n	80022cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800229c:	4013      	ands	r3, r2
 800229e:	687a      	ldr	r2, [r7, #4]
 80022a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80022a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d111      	bne.n	80022cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022b2:	085b      	lsrs	r3, r3, #1
 80022b4:	3b01      	subs	r3, #1
 80022b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d107      	bne.n	80022cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d001      	beq.n	80022d0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e000      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3718      	adds	r7, #24
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	40023800 	.word	0x40023800

080022e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d101      	bne.n	80022f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e0cc      	b.n	800248e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022f4:	4b68      	ldr	r3, [pc, #416]	@ (8002498 <HAL_RCC_ClockConfig+0x1b8>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 0307 	and.w	r3, r3, #7
 80022fc:	683a      	ldr	r2, [r7, #0]
 80022fe:	429a      	cmp	r2, r3
 8002300:	d90c      	bls.n	800231c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002302:	4b65      	ldr	r3, [pc, #404]	@ (8002498 <HAL_RCC_ClockConfig+0x1b8>)
 8002304:	683a      	ldr	r2, [r7, #0]
 8002306:	b2d2      	uxtb	r2, r2
 8002308:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800230a:	4b63      	ldr	r3, [pc, #396]	@ (8002498 <HAL_RCC_ClockConfig+0x1b8>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0307 	and.w	r3, r3, #7
 8002312:	683a      	ldr	r2, [r7, #0]
 8002314:	429a      	cmp	r2, r3
 8002316:	d001      	beq.n	800231c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e0b8      	b.n	800248e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	2b00      	cmp	r3, #0
 8002326:	d020      	beq.n	800236a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0304 	and.w	r3, r3, #4
 8002330:	2b00      	cmp	r3, #0
 8002332:	d005      	beq.n	8002340 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002334:	4b59      	ldr	r3, [pc, #356]	@ (800249c <HAL_RCC_ClockConfig+0x1bc>)
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	4a58      	ldr	r2, [pc, #352]	@ (800249c <HAL_RCC_ClockConfig+0x1bc>)
 800233a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800233e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0308 	and.w	r3, r3, #8
 8002348:	2b00      	cmp	r3, #0
 800234a:	d005      	beq.n	8002358 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800234c:	4b53      	ldr	r3, [pc, #332]	@ (800249c <HAL_RCC_ClockConfig+0x1bc>)
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	4a52      	ldr	r2, [pc, #328]	@ (800249c <HAL_RCC_ClockConfig+0x1bc>)
 8002352:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002356:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002358:	4b50      	ldr	r3, [pc, #320]	@ (800249c <HAL_RCC_ClockConfig+0x1bc>)
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	494d      	ldr	r1, [pc, #308]	@ (800249c <HAL_RCC_ClockConfig+0x1bc>)
 8002366:	4313      	orrs	r3, r2
 8002368:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0301 	and.w	r3, r3, #1
 8002372:	2b00      	cmp	r3, #0
 8002374:	d044      	beq.n	8002400 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	2b01      	cmp	r3, #1
 800237c:	d107      	bne.n	800238e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800237e:	4b47      	ldr	r3, [pc, #284]	@ (800249c <HAL_RCC_ClockConfig+0x1bc>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d119      	bne.n	80023be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e07f      	b.n	800248e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	2b02      	cmp	r3, #2
 8002394:	d003      	beq.n	800239e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800239a:	2b03      	cmp	r3, #3
 800239c:	d107      	bne.n	80023ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800239e:	4b3f      	ldr	r3, [pc, #252]	@ (800249c <HAL_RCC_ClockConfig+0x1bc>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d109      	bne.n	80023be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e06f      	b.n	800248e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ae:	4b3b      	ldr	r3, [pc, #236]	@ (800249c <HAL_RCC_ClockConfig+0x1bc>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d101      	bne.n	80023be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e067      	b.n	800248e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023be:	4b37      	ldr	r3, [pc, #220]	@ (800249c <HAL_RCC_ClockConfig+0x1bc>)
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	f023 0203 	bic.w	r2, r3, #3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	4934      	ldr	r1, [pc, #208]	@ (800249c <HAL_RCC_ClockConfig+0x1bc>)
 80023cc:	4313      	orrs	r3, r2
 80023ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023d0:	f7ff fa42 	bl	8001858 <HAL_GetTick>
 80023d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023d6:	e00a      	b.n	80023ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023d8:	f7ff fa3e 	bl	8001858 <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d901      	bls.n	80023ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e04f      	b.n	800248e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ee:	4b2b      	ldr	r3, [pc, #172]	@ (800249c <HAL_RCC_ClockConfig+0x1bc>)
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	f003 020c 	and.w	r2, r3, #12
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d1eb      	bne.n	80023d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002400:	4b25      	ldr	r3, [pc, #148]	@ (8002498 <HAL_RCC_ClockConfig+0x1b8>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0307 	and.w	r3, r3, #7
 8002408:	683a      	ldr	r2, [r7, #0]
 800240a:	429a      	cmp	r2, r3
 800240c:	d20c      	bcs.n	8002428 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800240e:	4b22      	ldr	r3, [pc, #136]	@ (8002498 <HAL_RCC_ClockConfig+0x1b8>)
 8002410:	683a      	ldr	r2, [r7, #0]
 8002412:	b2d2      	uxtb	r2, r2
 8002414:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002416:	4b20      	ldr	r3, [pc, #128]	@ (8002498 <HAL_RCC_ClockConfig+0x1b8>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0307 	and.w	r3, r3, #7
 800241e:	683a      	ldr	r2, [r7, #0]
 8002420:	429a      	cmp	r2, r3
 8002422:	d001      	beq.n	8002428 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e032      	b.n	800248e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0304 	and.w	r3, r3, #4
 8002430:	2b00      	cmp	r3, #0
 8002432:	d008      	beq.n	8002446 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002434:	4b19      	ldr	r3, [pc, #100]	@ (800249c <HAL_RCC_ClockConfig+0x1bc>)
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	4916      	ldr	r1, [pc, #88]	@ (800249c <HAL_RCC_ClockConfig+0x1bc>)
 8002442:	4313      	orrs	r3, r2
 8002444:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0308 	and.w	r3, r3, #8
 800244e:	2b00      	cmp	r3, #0
 8002450:	d009      	beq.n	8002466 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002452:	4b12      	ldr	r3, [pc, #72]	@ (800249c <HAL_RCC_ClockConfig+0x1bc>)
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	691b      	ldr	r3, [r3, #16]
 800245e:	00db      	lsls	r3, r3, #3
 8002460:	490e      	ldr	r1, [pc, #56]	@ (800249c <HAL_RCC_ClockConfig+0x1bc>)
 8002462:	4313      	orrs	r3, r2
 8002464:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002466:	f000 f821 	bl	80024ac <HAL_RCC_GetSysClockFreq>
 800246a:	4602      	mov	r2, r0
 800246c:	4b0b      	ldr	r3, [pc, #44]	@ (800249c <HAL_RCC_ClockConfig+0x1bc>)
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	091b      	lsrs	r3, r3, #4
 8002472:	f003 030f 	and.w	r3, r3, #15
 8002476:	490a      	ldr	r1, [pc, #40]	@ (80024a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002478:	5ccb      	ldrb	r3, [r1, r3]
 800247a:	fa22 f303 	lsr.w	r3, r2, r3
 800247e:	4a09      	ldr	r2, [pc, #36]	@ (80024a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002480:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002482:	4b09      	ldr	r3, [pc, #36]	@ (80024a8 <HAL_RCC_ClockConfig+0x1c8>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff f9a2 	bl	80017d0 <HAL_InitTick>

  return HAL_OK;
 800248c:	2300      	movs	r3, #0
}
 800248e:	4618      	mov	r0, r3
 8002490:	3710      	adds	r7, #16
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40023c00 	.word	0x40023c00
 800249c:	40023800 	.word	0x40023800
 80024a0:	08004fc0 	.word	0x08004fc0
 80024a4:	20000008 	.word	0x20000008
 80024a8:	2000000c 	.word	0x2000000c

080024ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024b0:	b094      	sub	sp, #80	@ 0x50
 80024b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80024b4:	2300      	movs	r3, #0
 80024b6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80024b8:	2300      	movs	r3, #0
 80024ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80024bc:	2300      	movs	r3, #0
 80024be:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80024c0:	2300      	movs	r3, #0
 80024c2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024c4:	4b79      	ldr	r3, [pc, #484]	@ (80026ac <HAL_RCC_GetSysClockFreq+0x200>)
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f003 030c 	and.w	r3, r3, #12
 80024cc:	2b08      	cmp	r3, #8
 80024ce:	d00d      	beq.n	80024ec <HAL_RCC_GetSysClockFreq+0x40>
 80024d0:	2b08      	cmp	r3, #8
 80024d2:	f200 80e1 	bhi.w	8002698 <HAL_RCC_GetSysClockFreq+0x1ec>
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d002      	beq.n	80024e0 <HAL_RCC_GetSysClockFreq+0x34>
 80024da:	2b04      	cmp	r3, #4
 80024dc:	d003      	beq.n	80024e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80024de:	e0db      	b.n	8002698 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80024e0:	4b73      	ldr	r3, [pc, #460]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x204>)
 80024e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80024e4:	e0db      	b.n	800269e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80024e6:	4b73      	ldr	r3, [pc, #460]	@ (80026b4 <HAL_RCC_GetSysClockFreq+0x208>)
 80024e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80024ea:	e0d8      	b.n	800269e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024ec:	4b6f      	ldr	r3, [pc, #444]	@ (80026ac <HAL_RCC_GetSysClockFreq+0x200>)
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80024f4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024f6:	4b6d      	ldr	r3, [pc, #436]	@ (80026ac <HAL_RCC_GetSysClockFreq+0x200>)
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d063      	beq.n	80025ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002502:	4b6a      	ldr	r3, [pc, #424]	@ (80026ac <HAL_RCC_GetSysClockFreq+0x200>)
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	099b      	lsrs	r3, r3, #6
 8002508:	2200      	movs	r2, #0
 800250a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800250c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800250e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002510:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002514:	633b      	str	r3, [r7, #48]	@ 0x30
 8002516:	2300      	movs	r3, #0
 8002518:	637b      	str	r3, [r7, #52]	@ 0x34
 800251a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800251e:	4622      	mov	r2, r4
 8002520:	462b      	mov	r3, r5
 8002522:	f04f 0000 	mov.w	r0, #0
 8002526:	f04f 0100 	mov.w	r1, #0
 800252a:	0159      	lsls	r1, r3, #5
 800252c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002530:	0150      	lsls	r0, r2, #5
 8002532:	4602      	mov	r2, r0
 8002534:	460b      	mov	r3, r1
 8002536:	4621      	mov	r1, r4
 8002538:	1a51      	subs	r1, r2, r1
 800253a:	6139      	str	r1, [r7, #16]
 800253c:	4629      	mov	r1, r5
 800253e:	eb63 0301 	sbc.w	r3, r3, r1
 8002542:	617b      	str	r3, [r7, #20]
 8002544:	f04f 0200 	mov.w	r2, #0
 8002548:	f04f 0300 	mov.w	r3, #0
 800254c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002550:	4659      	mov	r1, fp
 8002552:	018b      	lsls	r3, r1, #6
 8002554:	4651      	mov	r1, sl
 8002556:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800255a:	4651      	mov	r1, sl
 800255c:	018a      	lsls	r2, r1, #6
 800255e:	4651      	mov	r1, sl
 8002560:	ebb2 0801 	subs.w	r8, r2, r1
 8002564:	4659      	mov	r1, fp
 8002566:	eb63 0901 	sbc.w	r9, r3, r1
 800256a:	f04f 0200 	mov.w	r2, #0
 800256e:	f04f 0300 	mov.w	r3, #0
 8002572:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002576:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800257a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800257e:	4690      	mov	r8, r2
 8002580:	4699      	mov	r9, r3
 8002582:	4623      	mov	r3, r4
 8002584:	eb18 0303 	adds.w	r3, r8, r3
 8002588:	60bb      	str	r3, [r7, #8]
 800258a:	462b      	mov	r3, r5
 800258c:	eb49 0303 	adc.w	r3, r9, r3
 8002590:	60fb      	str	r3, [r7, #12]
 8002592:	f04f 0200 	mov.w	r2, #0
 8002596:	f04f 0300 	mov.w	r3, #0
 800259a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800259e:	4629      	mov	r1, r5
 80025a0:	024b      	lsls	r3, r1, #9
 80025a2:	4621      	mov	r1, r4
 80025a4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80025a8:	4621      	mov	r1, r4
 80025aa:	024a      	lsls	r2, r1, #9
 80025ac:	4610      	mov	r0, r2
 80025ae:	4619      	mov	r1, r3
 80025b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025b2:	2200      	movs	r2, #0
 80025b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80025b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80025bc:	f7fd fe60 	bl	8000280 <__aeabi_uldivmod>
 80025c0:	4602      	mov	r2, r0
 80025c2:	460b      	mov	r3, r1
 80025c4:	4613      	mov	r3, r2
 80025c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025c8:	e058      	b.n	800267c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025ca:	4b38      	ldr	r3, [pc, #224]	@ (80026ac <HAL_RCC_GetSysClockFreq+0x200>)
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	099b      	lsrs	r3, r3, #6
 80025d0:	2200      	movs	r2, #0
 80025d2:	4618      	mov	r0, r3
 80025d4:	4611      	mov	r1, r2
 80025d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80025da:	623b      	str	r3, [r7, #32]
 80025dc:	2300      	movs	r3, #0
 80025de:	627b      	str	r3, [r7, #36]	@ 0x24
 80025e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80025e4:	4642      	mov	r2, r8
 80025e6:	464b      	mov	r3, r9
 80025e8:	f04f 0000 	mov.w	r0, #0
 80025ec:	f04f 0100 	mov.w	r1, #0
 80025f0:	0159      	lsls	r1, r3, #5
 80025f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025f6:	0150      	lsls	r0, r2, #5
 80025f8:	4602      	mov	r2, r0
 80025fa:	460b      	mov	r3, r1
 80025fc:	4641      	mov	r1, r8
 80025fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8002602:	4649      	mov	r1, r9
 8002604:	eb63 0b01 	sbc.w	fp, r3, r1
 8002608:	f04f 0200 	mov.w	r2, #0
 800260c:	f04f 0300 	mov.w	r3, #0
 8002610:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002614:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002618:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800261c:	ebb2 040a 	subs.w	r4, r2, sl
 8002620:	eb63 050b 	sbc.w	r5, r3, fp
 8002624:	f04f 0200 	mov.w	r2, #0
 8002628:	f04f 0300 	mov.w	r3, #0
 800262c:	00eb      	lsls	r3, r5, #3
 800262e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002632:	00e2      	lsls	r2, r4, #3
 8002634:	4614      	mov	r4, r2
 8002636:	461d      	mov	r5, r3
 8002638:	4643      	mov	r3, r8
 800263a:	18e3      	adds	r3, r4, r3
 800263c:	603b      	str	r3, [r7, #0]
 800263e:	464b      	mov	r3, r9
 8002640:	eb45 0303 	adc.w	r3, r5, r3
 8002644:	607b      	str	r3, [r7, #4]
 8002646:	f04f 0200 	mov.w	r2, #0
 800264a:	f04f 0300 	mov.w	r3, #0
 800264e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002652:	4629      	mov	r1, r5
 8002654:	028b      	lsls	r3, r1, #10
 8002656:	4621      	mov	r1, r4
 8002658:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800265c:	4621      	mov	r1, r4
 800265e:	028a      	lsls	r2, r1, #10
 8002660:	4610      	mov	r0, r2
 8002662:	4619      	mov	r1, r3
 8002664:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002666:	2200      	movs	r2, #0
 8002668:	61bb      	str	r3, [r7, #24]
 800266a:	61fa      	str	r2, [r7, #28]
 800266c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002670:	f7fd fe06 	bl	8000280 <__aeabi_uldivmod>
 8002674:	4602      	mov	r2, r0
 8002676:	460b      	mov	r3, r1
 8002678:	4613      	mov	r3, r2
 800267a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800267c:	4b0b      	ldr	r3, [pc, #44]	@ (80026ac <HAL_RCC_GetSysClockFreq+0x200>)
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	0c1b      	lsrs	r3, r3, #16
 8002682:	f003 0303 	and.w	r3, r3, #3
 8002686:	3301      	adds	r3, #1
 8002688:	005b      	lsls	r3, r3, #1
 800268a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800268c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800268e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002690:	fbb2 f3f3 	udiv	r3, r2, r3
 8002694:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002696:	e002      	b.n	800269e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002698:	4b05      	ldr	r3, [pc, #20]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x204>)
 800269a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800269c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800269e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3750      	adds	r7, #80	@ 0x50
 80026a4:	46bd      	mov	sp, r7
 80026a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026aa:	bf00      	nop
 80026ac:	40023800 	.word	0x40023800
 80026b0:	00f42400 	.word	0x00f42400
 80026b4:	007a1200 	.word	0x007a1200

080026b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026bc:	4b03      	ldr	r3, [pc, #12]	@ (80026cc <HAL_RCC_GetHCLKFreq+0x14>)
 80026be:	681b      	ldr	r3, [r3, #0]
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	20000008 	.word	0x20000008

080026d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80026d4:	f7ff fff0 	bl	80026b8 <HAL_RCC_GetHCLKFreq>
 80026d8:	4602      	mov	r2, r0
 80026da:	4b05      	ldr	r3, [pc, #20]	@ (80026f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	0a9b      	lsrs	r3, r3, #10
 80026e0:	f003 0307 	and.w	r3, r3, #7
 80026e4:	4903      	ldr	r1, [pc, #12]	@ (80026f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026e6:	5ccb      	ldrb	r3, [r1, r3]
 80026e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	40023800 	.word	0x40023800
 80026f4:	08004fd0 	.word	0x08004fd0

080026f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026fc:	f7ff ffdc 	bl	80026b8 <HAL_RCC_GetHCLKFreq>
 8002700:	4602      	mov	r2, r0
 8002702:	4b05      	ldr	r3, [pc, #20]	@ (8002718 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	0b5b      	lsrs	r3, r3, #13
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	4903      	ldr	r1, [pc, #12]	@ (800271c <HAL_RCC_GetPCLK2Freq+0x24>)
 800270e:	5ccb      	ldrb	r3, [r1, r3]
 8002710:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002714:	4618      	mov	r0, r3
 8002716:	bd80      	pop	{r7, pc}
 8002718:	40023800 	.word	0x40023800
 800271c:	08004fd0 	.word	0x08004fd0

08002720 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e07b      	b.n	800282a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002736:	2b00      	cmp	r3, #0
 8002738:	d108      	bne.n	800274c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002742:	d009      	beq.n	8002758 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	61da      	str	r2, [r3, #28]
 800274a:	e005      	b.n	8002758 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b00      	cmp	r3, #0
 8002768:	d106      	bne.n	8002778 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f7fe fe90 	bl	8001498 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2202      	movs	r2, #2
 800277c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800278e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80027a0:	431a      	orrs	r2, r3
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80027aa:	431a      	orrs	r2, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	f003 0302 	and.w	r3, r3, #2
 80027b4:	431a      	orrs	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	695b      	ldr	r3, [r3, #20]
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	431a      	orrs	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80027c8:	431a      	orrs	r2, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	69db      	ldr	r3, [r3, #28]
 80027ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80027d2:	431a      	orrs	r2, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6a1b      	ldr	r3, [r3, #32]
 80027d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027dc:	ea42 0103 	orr.w	r1, r2, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	430a      	orrs	r2, r1
 80027ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	0c1b      	lsrs	r3, r3, #16
 80027f6:	f003 0104 	and.w	r1, r3, #4
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027fe:	f003 0210 	and.w	r2, r3, #16
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	430a      	orrs	r2, r1
 8002808:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	69da      	ldr	r2, [r3, #28]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002818:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2201      	movs	r2, #1
 8002824:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3708      	adds	r7, #8
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}

08002832 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002832:	b580      	push	{r7, lr}
 8002834:	b088      	sub	sp, #32
 8002836:	af00      	add	r7, sp, #0
 8002838:	60f8      	str	r0, [r7, #12]
 800283a:	60b9      	str	r1, [r7, #8]
 800283c:	603b      	str	r3, [r7, #0]
 800283e:	4613      	mov	r3, r2
 8002840:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002842:	f7ff f809 	bl	8001858 <HAL_GetTick>
 8002846:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002848:	88fb      	ldrh	r3, [r7, #6]
 800284a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002852:	b2db      	uxtb	r3, r3
 8002854:	2b01      	cmp	r3, #1
 8002856:	d001      	beq.n	800285c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002858:	2302      	movs	r3, #2
 800285a:	e12a      	b.n	8002ab2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d002      	beq.n	8002868 <HAL_SPI_Transmit+0x36>
 8002862:	88fb      	ldrh	r3, [r7, #6]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d101      	bne.n	800286c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e122      	b.n	8002ab2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002872:	2b01      	cmp	r3, #1
 8002874:	d101      	bne.n	800287a <HAL_SPI_Transmit+0x48>
 8002876:	2302      	movs	r3, #2
 8002878:	e11b      	b.n	8002ab2 <HAL_SPI_Transmit+0x280>
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2201      	movs	r2, #1
 800287e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2203      	movs	r2, #3
 8002886:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2200      	movs	r2, #0
 800288e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	68ba      	ldr	r2, [r7, #8]
 8002894:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	88fa      	ldrh	r2, [r7, #6]
 800289a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	88fa      	ldrh	r2, [r7, #6]
 80028a0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2200      	movs	r2, #0
 80028a6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2200      	movs	r2, #0
 80028ac:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2200      	movs	r2, #0
 80028b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2200      	movs	r2, #0
 80028b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2200      	movs	r2, #0
 80028be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028c8:	d10f      	bne.n	80028ea <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80028d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80028e8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028f4:	2b40      	cmp	r3, #64	@ 0x40
 80028f6:	d007      	beq.n	8002908 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002906:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002910:	d152      	bne.n	80029b8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d002      	beq.n	8002920 <HAL_SPI_Transmit+0xee>
 800291a:	8b7b      	ldrh	r3, [r7, #26]
 800291c:	2b01      	cmp	r3, #1
 800291e:	d145      	bne.n	80029ac <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002924:	881a      	ldrh	r2, [r3, #0]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002930:	1c9a      	adds	r2, r3, #2
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800293a:	b29b      	uxth	r3, r3
 800293c:	3b01      	subs	r3, #1
 800293e:	b29a      	uxth	r2, r3
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002944:	e032      	b.n	80029ac <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b02      	cmp	r3, #2
 8002952:	d112      	bne.n	800297a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002958:	881a      	ldrh	r2, [r3, #0]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002964:	1c9a      	adds	r2, r3, #2
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800296e:	b29b      	uxth	r3, r3
 8002970:	3b01      	subs	r3, #1
 8002972:	b29a      	uxth	r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002978:	e018      	b.n	80029ac <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800297a:	f7fe ff6d 	bl	8001858 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	683a      	ldr	r2, [r7, #0]
 8002986:	429a      	cmp	r2, r3
 8002988:	d803      	bhi.n	8002992 <HAL_SPI_Transmit+0x160>
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002990:	d102      	bne.n	8002998 <HAL_SPI_Transmit+0x166>
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d109      	bne.n	80029ac <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2201      	movs	r2, #1
 800299c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80029a8:	2303      	movs	r3, #3
 80029aa:	e082      	b.n	8002ab2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d1c7      	bne.n	8002946 <HAL_SPI_Transmit+0x114>
 80029b6:	e053      	b.n	8002a60 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d002      	beq.n	80029c6 <HAL_SPI_Transmit+0x194>
 80029c0:	8b7b      	ldrh	r3, [r7, #26]
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d147      	bne.n	8002a56 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	330c      	adds	r3, #12
 80029d0:	7812      	ldrb	r2, [r2, #0]
 80029d2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d8:	1c5a      	adds	r2, r3, #1
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	3b01      	subs	r3, #1
 80029e6:	b29a      	uxth	r2, r3
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80029ec:	e033      	b.n	8002a56 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	f003 0302 	and.w	r3, r3, #2
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d113      	bne.n	8002a24 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	330c      	adds	r3, #12
 8002a06:	7812      	ldrb	r2, [r2, #0]
 8002a08:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0e:	1c5a      	adds	r2, r3, #1
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	3b01      	subs	r3, #1
 8002a1c:	b29a      	uxth	r2, r3
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002a22:	e018      	b.n	8002a56 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a24:	f7fe ff18 	bl	8001858 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	683a      	ldr	r2, [r7, #0]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d803      	bhi.n	8002a3c <HAL_SPI_Transmit+0x20a>
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a3a:	d102      	bne.n	8002a42 <HAL_SPI_Transmit+0x210>
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d109      	bne.n	8002a56 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2201      	movs	r2, #1
 8002a46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e02d      	b.n	8002ab2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d1c6      	bne.n	80029ee <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a60:	69fa      	ldr	r2, [r7, #28]
 8002a62:	6839      	ldr	r1, [r7, #0]
 8002a64:	68f8      	ldr	r0, [r7, #12]
 8002a66:	f000 f8b1 	bl	8002bcc <SPI_EndRxTxTransaction>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d002      	beq.n	8002a76 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2220      	movs	r2, #32
 8002a74:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d10a      	bne.n	8002a94 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002a7e:	2300      	movs	r3, #0
 8002a80:	617b      	str	r3, [r7, #20]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	617b      	str	r3, [r7, #20]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	617b      	str	r3, [r7, #20]
 8002a92:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d001      	beq.n	8002ab0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e000      	b.n	8002ab2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
  }
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3720      	adds	r7, #32
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
	...

08002abc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b088      	sub	sp, #32
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	603b      	str	r3, [r7, #0]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002acc:	f7fe fec4 	bl	8001858 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ad4:	1a9b      	subs	r3, r3, r2
 8002ad6:	683a      	ldr	r2, [r7, #0]
 8002ad8:	4413      	add	r3, r2
 8002ada:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002adc:	f7fe febc 	bl	8001858 <HAL_GetTick>
 8002ae0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002ae2:	4b39      	ldr	r3, [pc, #228]	@ (8002bc8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	015b      	lsls	r3, r3, #5
 8002ae8:	0d1b      	lsrs	r3, r3, #20
 8002aea:	69fa      	ldr	r2, [r7, #28]
 8002aec:	fb02 f303 	mul.w	r3, r2, r3
 8002af0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002af2:	e055      	b.n	8002ba0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002afa:	d051      	beq.n	8002ba0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002afc:	f7fe feac 	bl	8001858 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	69fa      	ldr	r2, [r7, #28]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d902      	bls.n	8002b12 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d13d      	bne.n	8002b8e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	685a      	ldr	r2, [r3, #4]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002b20:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002b2a:	d111      	bne.n	8002b50 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b34:	d004      	beq.n	8002b40 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b3e:	d107      	bne.n	8002b50 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b4e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b58:	d10f      	bne.n	8002b7a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b68:	601a      	str	r2, [r3, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b78:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e018      	b.n	8002bc0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d102      	bne.n	8002b9a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8002b94:	2300      	movs	r3, #0
 8002b96:	61fb      	str	r3, [r7, #28]
 8002b98:	e002      	b.n	8002ba0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	3b01      	subs	r3, #1
 8002b9e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	689a      	ldr	r2, [r3, #8]
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	68ba      	ldr	r2, [r7, #8]
 8002bac:	429a      	cmp	r2, r3
 8002bae:	bf0c      	ite	eq
 8002bb0:	2301      	moveq	r3, #1
 8002bb2:	2300      	movne	r3, #0
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	79fb      	ldrb	r3, [r7, #7]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d19a      	bne.n	8002af4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8002bbe:	2300      	movs	r3, #0
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3720      	adds	r7, #32
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	20000008 	.word	0x20000008

08002bcc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b088      	sub	sp, #32
 8002bd0:	af02      	add	r7, sp, #8
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	60b9      	str	r1, [r7, #8]
 8002bd6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	9300      	str	r3, [sp, #0]
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	2201      	movs	r2, #1
 8002be0:	2102      	movs	r1, #2
 8002be2:	68f8      	ldr	r0, [r7, #12]
 8002be4:	f7ff ff6a 	bl	8002abc <SPI_WaitFlagStateUntilTimeout>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d007      	beq.n	8002bfe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bf2:	f043 0220 	orr.w	r2, r3, #32
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e032      	b.n	8002c64 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002bfe:	4b1b      	ldr	r3, [pc, #108]	@ (8002c6c <SPI_EndRxTxTransaction+0xa0>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a1b      	ldr	r2, [pc, #108]	@ (8002c70 <SPI_EndRxTxTransaction+0xa4>)
 8002c04:	fba2 2303 	umull	r2, r3, r2, r3
 8002c08:	0d5b      	lsrs	r3, r3, #21
 8002c0a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002c0e:	fb02 f303 	mul.w	r3, r2, r3
 8002c12:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c1c:	d112      	bne.n	8002c44 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	9300      	str	r3, [sp, #0]
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	2200      	movs	r2, #0
 8002c26:	2180      	movs	r1, #128	@ 0x80
 8002c28:	68f8      	ldr	r0, [r7, #12]
 8002c2a:	f7ff ff47 	bl	8002abc <SPI_WaitFlagStateUntilTimeout>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d016      	beq.n	8002c62 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c38:	f043 0220 	orr.w	r2, r3, #32
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002c40:	2303      	movs	r3, #3
 8002c42:	e00f      	b.n	8002c64 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00a      	beq.n	8002c60 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	3b01      	subs	r3, #1
 8002c4e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c5a:	2b80      	cmp	r3, #128	@ 0x80
 8002c5c:	d0f2      	beq.n	8002c44 <SPI_EndRxTxTransaction+0x78>
 8002c5e:	e000      	b.n	8002c62 <SPI_EndRxTxTransaction+0x96>
        break;
 8002c60:	bf00      	nop
  }

  return HAL_OK;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3718      	adds	r7, #24
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	20000008 	.word	0x20000008
 8002c70:	165e9f81 	.word	0x165e9f81

08002c74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d101      	bne.n	8002c86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e042      	b.n	8002d0c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d106      	bne.n	8002ca0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f7fe fbb4 	bl	8001408 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2224      	movs	r2, #36	@ 0x24
 8002ca4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	68da      	ldr	r2, [r3, #12]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002cb6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f000 f82b 	bl	8002d14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	691a      	ldr	r2, [r3, #16]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ccc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	695a      	ldr	r2, [r3, #20]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002cdc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	68da      	ldr	r2, [r3, #12]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002cec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2220      	movs	r2, #32
 8002cf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2220      	movs	r2, #32
 8002d00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3708      	adds	r7, #8
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d18:	b0c0      	sub	sp, #256	@ 0x100
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d30:	68d9      	ldr	r1, [r3, #12]
 8002d32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	ea40 0301 	orr.w	r3, r0, r1
 8002d3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d42:	689a      	ldr	r2, [r3, #8]
 8002d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d48:	691b      	ldr	r3, [r3, #16]
 8002d4a:	431a      	orrs	r2, r3
 8002d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d50:	695b      	ldr	r3, [r3, #20]
 8002d52:	431a      	orrs	r2, r3
 8002d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d58:	69db      	ldr	r3, [r3, #28]
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002d6c:	f021 010c 	bic.w	r1, r1, #12
 8002d70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002d7a:	430b      	orrs	r3, r1
 8002d7c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d8e:	6999      	ldr	r1, [r3, #24]
 8002d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	ea40 0301 	orr.w	r3, r0, r1
 8002d9a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	4b8f      	ldr	r3, [pc, #572]	@ (8002fe0 <UART_SetConfig+0x2cc>)
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d005      	beq.n	8002db4 <UART_SetConfig+0xa0>
 8002da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	4b8d      	ldr	r3, [pc, #564]	@ (8002fe4 <UART_SetConfig+0x2d0>)
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d104      	bne.n	8002dbe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002db4:	f7ff fca0 	bl	80026f8 <HAL_RCC_GetPCLK2Freq>
 8002db8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002dbc:	e003      	b.n	8002dc6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002dbe:	f7ff fc87 	bl	80026d0 <HAL_RCC_GetPCLK1Freq>
 8002dc2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002dc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dca:	69db      	ldr	r3, [r3, #28]
 8002dcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002dd0:	f040 810c 	bne.w	8002fec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002dd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002dde:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002de2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002de6:	4622      	mov	r2, r4
 8002de8:	462b      	mov	r3, r5
 8002dea:	1891      	adds	r1, r2, r2
 8002dec:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002dee:	415b      	adcs	r3, r3
 8002df0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002df2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002df6:	4621      	mov	r1, r4
 8002df8:	eb12 0801 	adds.w	r8, r2, r1
 8002dfc:	4629      	mov	r1, r5
 8002dfe:	eb43 0901 	adc.w	r9, r3, r1
 8002e02:	f04f 0200 	mov.w	r2, #0
 8002e06:	f04f 0300 	mov.w	r3, #0
 8002e0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e16:	4690      	mov	r8, r2
 8002e18:	4699      	mov	r9, r3
 8002e1a:	4623      	mov	r3, r4
 8002e1c:	eb18 0303 	adds.w	r3, r8, r3
 8002e20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002e24:	462b      	mov	r3, r5
 8002e26:	eb49 0303 	adc.w	r3, r9, r3
 8002e2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002e3a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002e3e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002e42:	460b      	mov	r3, r1
 8002e44:	18db      	adds	r3, r3, r3
 8002e46:	653b      	str	r3, [r7, #80]	@ 0x50
 8002e48:	4613      	mov	r3, r2
 8002e4a:	eb42 0303 	adc.w	r3, r2, r3
 8002e4e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002e50:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002e54:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002e58:	f7fd fa12 	bl	8000280 <__aeabi_uldivmod>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	460b      	mov	r3, r1
 8002e60:	4b61      	ldr	r3, [pc, #388]	@ (8002fe8 <UART_SetConfig+0x2d4>)
 8002e62:	fba3 2302 	umull	r2, r3, r3, r2
 8002e66:	095b      	lsrs	r3, r3, #5
 8002e68:	011c      	lsls	r4, r3, #4
 8002e6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e74:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002e78:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002e7c:	4642      	mov	r2, r8
 8002e7e:	464b      	mov	r3, r9
 8002e80:	1891      	adds	r1, r2, r2
 8002e82:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002e84:	415b      	adcs	r3, r3
 8002e86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e88:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002e8c:	4641      	mov	r1, r8
 8002e8e:	eb12 0a01 	adds.w	sl, r2, r1
 8002e92:	4649      	mov	r1, r9
 8002e94:	eb43 0b01 	adc.w	fp, r3, r1
 8002e98:	f04f 0200 	mov.w	r2, #0
 8002e9c:	f04f 0300 	mov.w	r3, #0
 8002ea0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002ea4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002ea8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002eac:	4692      	mov	sl, r2
 8002eae:	469b      	mov	fp, r3
 8002eb0:	4643      	mov	r3, r8
 8002eb2:	eb1a 0303 	adds.w	r3, sl, r3
 8002eb6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002eba:	464b      	mov	r3, r9
 8002ebc:	eb4b 0303 	adc.w	r3, fp, r3
 8002ec0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002ed0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002ed4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002ed8:	460b      	mov	r3, r1
 8002eda:	18db      	adds	r3, r3, r3
 8002edc:	643b      	str	r3, [r7, #64]	@ 0x40
 8002ede:	4613      	mov	r3, r2
 8002ee0:	eb42 0303 	adc.w	r3, r2, r3
 8002ee4:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ee6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002eea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002eee:	f7fd f9c7 	bl	8000280 <__aeabi_uldivmod>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	4611      	mov	r1, r2
 8002ef8:	4b3b      	ldr	r3, [pc, #236]	@ (8002fe8 <UART_SetConfig+0x2d4>)
 8002efa:	fba3 2301 	umull	r2, r3, r3, r1
 8002efe:	095b      	lsrs	r3, r3, #5
 8002f00:	2264      	movs	r2, #100	@ 0x64
 8002f02:	fb02 f303 	mul.w	r3, r2, r3
 8002f06:	1acb      	subs	r3, r1, r3
 8002f08:	00db      	lsls	r3, r3, #3
 8002f0a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002f0e:	4b36      	ldr	r3, [pc, #216]	@ (8002fe8 <UART_SetConfig+0x2d4>)
 8002f10:	fba3 2302 	umull	r2, r3, r3, r2
 8002f14:	095b      	lsrs	r3, r3, #5
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002f1c:	441c      	add	r4, r3
 8002f1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f22:	2200      	movs	r2, #0
 8002f24:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002f28:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002f2c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002f30:	4642      	mov	r2, r8
 8002f32:	464b      	mov	r3, r9
 8002f34:	1891      	adds	r1, r2, r2
 8002f36:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002f38:	415b      	adcs	r3, r3
 8002f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002f40:	4641      	mov	r1, r8
 8002f42:	1851      	adds	r1, r2, r1
 8002f44:	6339      	str	r1, [r7, #48]	@ 0x30
 8002f46:	4649      	mov	r1, r9
 8002f48:	414b      	adcs	r3, r1
 8002f4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f4c:	f04f 0200 	mov.w	r2, #0
 8002f50:	f04f 0300 	mov.w	r3, #0
 8002f54:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002f58:	4659      	mov	r1, fp
 8002f5a:	00cb      	lsls	r3, r1, #3
 8002f5c:	4651      	mov	r1, sl
 8002f5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f62:	4651      	mov	r1, sl
 8002f64:	00ca      	lsls	r2, r1, #3
 8002f66:	4610      	mov	r0, r2
 8002f68:	4619      	mov	r1, r3
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	4642      	mov	r2, r8
 8002f6e:	189b      	adds	r3, r3, r2
 8002f70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002f74:	464b      	mov	r3, r9
 8002f76:	460a      	mov	r2, r1
 8002f78:	eb42 0303 	adc.w	r3, r2, r3
 8002f7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002f8c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002f90:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002f94:	460b      	mov	r3, r1
 8002f96:	18db      	adds	r3, r3, r3
 8002f98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	eb42 0303 	adc.w	r3, r2, r3
 8002fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002fa2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002fa6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002faa:	f7fd f969 	bl	8000280 <__aeabi_uldivmod>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	460b      	mov	r3, r1
 8002fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe8 <UART_SetConfig+0x2d4>)
 8002fb4:	fba3 1302 	umull	r1, r3, r3, r2
 8002fb8:	095b      	lsrs	r3, r3, #5
 8002fba:	2164      	movs	r1, #100	@ 0x64
 8002fbc:	fb01 f303 	mul.w	r3, r1, r3
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	00db      	lsls	r3, r3, #3
 8002fc4:	3332      	adds	r3, #50	@ 0x32
 8002fc6:	4a08      	ldr	r2, [pc, #32]	@ (8002fe8 <UART_SetConfig+0x2d4>)
 8002fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fcc:	095b      	lsrs	r3, r3, #5
 8002fce:	f003 0207 	and.w	r2, r3, #7
 8002fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4422      	add	r2, r4
 8002fda:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002fdc:	e106      	b.n	80031ec <UART_SetConfig+0x4d8>
 8002fde:	bf00      	nop
 8002fe0:	40011000 	.word	0x40011000
 8002fe4:	40011400 	.word	0x40011400
 8002fe8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002fec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002ff6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002ffa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002ffe:	4642      	mov	r2, r8
 8003000:	464b      	mov	r3, r9
 8003002:	1891      	adds	r1, r2, r2
 8003004:	6239      	str	r1, [r7, #32]
 8003006:	415b      	adcs	r3, r3
 8003008:	627b      	str	r3, [r7, #36]	@ 0x24
 800300a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800300e:	4641      	mov	r1, r8
 8003010:	1854      	adds	r4, r2, r1
 8003012:	4649      	mov	r1, r9
 8003014:	eb43 0501 	adc.w	r5, r3, r1
 8003018:	f04f 0200 	mov.w	r2, #0
 800301c:	f04f 0300 	mov.w	r3, #0
 8003020:	00eb      	lsls	r3, r5, #3
 8003022:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003026:	00e2      	lsls	r2, r4, #3
 8003028:	4614      	mov	r4, r2
 800302a:	461d      	mov	r5, r3
 800302c:	4643      	mov	r3, r8
 800302e:	18e3      	adds	r3, r4, r3
 8003030:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003034:	464b      	mov	r3, r9
 8003036:	eb45 0303 	adc.w	r3, r5, r3
 800303a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800303e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800304a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800304e:	f04f 0200 	mov.w	r2, #0
 8003052:	f04f 0300 	mov.w	r3, #0
 8003056:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800305a:	4629      	mov	r1, r5
 800305c:	008b      	lsls	r3, r1, #2
 800305e:	4621      	mov	r1, r4
 8003060:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003064:	4621      	mov	r1, r4
 8003066:	008a      	lsls	r2, r1, #2
 8003068:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800306c:	f7fd f908 	bl	8000280 <__aeabi_uldivmod>
 8003070:	4602      	mov	r2, r0
 8003072:	460b      	mov	r3, r1
 8003074:	4b60      	ldr	r3, [pc, #384]	@ (80031f8 <UART_SetConfig+0x4e4>)
 8003076:	fba3 2302 	umull	r2, r3, r3, r2
 800307a:	095b      	lsrs	r3, r3, #5
 800307c:	011c      	lsls	r4, r3, #4
 800307e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003082:	2200      	movs	r2, #0
 8003084:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003088:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800308c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003090:	4642      	mov	r2, r8
 8003092:	464b      	mov	r3, r9
 8003094:	1891      	adds	r1, r2, r2
 8003096:	61b9      	str	r1, [r7, #24]
 8003098:	415b      	adcs	r3, r3
 800309a:	61fb      	str	r3, [r7, #28]
 800309c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030a0:	4641      	mov	r1, r8
 80030a2:	1851      	adds	r1, r2, r1
 80030a4:	6139      	str	r1, [r7, #16]
 80030a6:	4649      	mov	r1, r9
 80030a8:	414b      	adcs	r3, r1
 80030aa:	617b      	str	r3, [r7, #20]
 80030ac:	f04f 0200 	mov.w	r2, #0
 80030b0:	f04f 0300 	mov.w	r3, #0
 80030b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030b8:	4659      	mov	r1, fp
 80030ba:	00cb      	lsls	r3, r1, #3
 80030bc:	4651      	mov	r1, sl
 80030be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030c2:	4651      	mov	r1, sl
 80030c4:	00ca      	lsls	r2, r1, #3
 80030c6:	4610      	mov	r0, r2
 80030c8:	4619      	mov	r1, r3
 80030ca:	4603      	mov	r3, r0
 80030cc:	4642      	mov	r2, r8
 80030ce:	189b      	adds	r3, r3, r2
 80030d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80030d4:	464b      	mov	r3, r9
 80030d6:	460a      	mov	r2, r1
 80030d8:	eb42 0303 	adc.w	r3, r2, r3
 80030dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80030e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80030ea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80030ec:	f04f 0200 	mov.w	r2, #0
 80030f0:	f04f 0300 	mov.w	r3, #0
 80030f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80030f8:	4649      	mov	r1, r9
 80030fa:	008b      	lsls	r3, r1, #2
 80030fc:	4641      	mov	r1, r8
 80030fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003102:	4641      	mov	r1, r8
 8003104:	008a      	lsls	r2, r1, #2
 8003106:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800310a:	f7fd f8b9 	bl	8000280 <__aeabi_uldivmod>
 800310e:	4602      	mov	r2, r0
 8003110:	460b      	mov	r3, r1
 8003112:	4611      	mov	r1, r2
 8003114:	4b38      	ldr	r3, [pc, #224]	@ (80031f8 <UART_SetConfig+0x4e4>)
 8003116:	fba3 2301 	umull	r2, r3, r3, r1
 800311a:	095b      	lsrs	r3, r3, #5
 800311c:	2264      	movs	r2, #100	@ 0x64
 800311e:	fb02 f303 	mul.w	r3, r2, r3
 8003122:	1acb      	subs	r3, r1, r3
 8003124:	011b      	lsls	r3, r3, #4
 8003126:	3332      	adds	r3, #50	@ 0x32
 8003128:	4a33      	ldr	r2, [pc, #204]	@ (80031f8 <UART_SetConfig+0x4e4>)
 800312a:	fba2 2303 	umull	r2, r3, r2, r3
 800312e:	095b      	lsrs	r3, r3, #5
 8003130:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003134:	441c      	add	r4, r3
 8003136:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800313a:	2200      	movs	r2, #0
 800313c:	673b      	str	r3, [r7, #112]	@ 0x70
 800313e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003140:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003144:	4642      	mov	r2, r8
 8003146:	464b      	mov	r3, r9
 8003148:	1891      	adds	r1, r2, r2
 800314a:	60b9      	str	r1, [r7, #8]
 800314c:	415b      	adcs	r3, r3
 800314e:	60fb      	str	r3, [r7, #12]
 8003150:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003154:	4641      	mov	r1, r8
 8003156:	1851      	adds	r1, r2, r1
 8003158:	6039      	str	r1, [r7, #0]
 800315a:	4649      	mov	r1, r9
 800315c:	414b      	adcs	r3, r1
 800315e:	607b      	str	r3, [r7, #4]
 8003160:	f04f 0200 	mov.w	r2, #0
 8003164:	f04f 0300 	mov.w	r3, #0
 8003168:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800316c:	4659      	mov	r1, fp
 800316e:	00cb      	lsls	r3, r1, #3
 8003170:	4651      	mov	r1, sl
 8003172:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003176:	4651      	mov	r1, sl
 8003178:	00ca      	lsls	r2, r1, #3
 800317a:	4610      	mov	r0, r2
 800317c:	4619      	mov	r1, r3
 800317e:	4603      	mov	r3, r0
 8003180:	4642      	mov	r2, r8
 8003182:	189b      	adds	r3, r3, r2
 8003184:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003186:	464b      	mov	r3, r9
 8003188:	460a      	mov	r2, r1
 800318a:	eb42 0303 	adc.w	r3, r2, r3
 800318e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	663b      	str	r3, [r7, #96]	@ 0x60
 800319a:	667a      	str	r2, [r7, #100]	@ 0x64
 800319c:	f04f 0200 	mov.w	r2, #0
 80031a0:	f04f 0300 	mov.w	r3, #0
 80031a4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80031a8:	4649      	mov	r1, r9
 80031aa:	008b      	lsls	r3, r1, #2
 80031ac:	4641      	mov	r1, r8
 80031ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031b2:	4641      	mov	r1, r8
 80031b4:	008a      	lsls	r2, r1, #2
 80031b6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80031ba:	f7fd f861 	bl	8000280 <__aeabi_uldivmod>
 80031be:	4602      	mov	r2, r0
 80031c0:	460b      	mov	r3, r1
 80031c2:	4b0d      	ldr	r3, [pc, #52]	@ (80031f8 <UART_SetConfig+0x4e4>)
 80031c4:	fba3 1302 	umull	r1, r3, r3, r2
 80031c8:	095b      	lsrs	r3, r3, #5
 80031ca:	2164      	movs	r1, #100	@ 0x64
 80031cc:	fb01 f303 	mul.w	r3, r1, r3
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	011b      	lsls	r3, r3, #4
 80031d4:	3332      	adds	r3, #50	@ 0x32
 80031d6:	4a08      	ldr	r2, [pc, #32]	@ (80031f8 <UART_SetConfig+0x4e4>)
 80031d8:	fba2 2303 	umull	r2, r3, r2, r3
 80031dc:	095b      	lsrs	r3, r3, #5
 80031de:	f003 020f 	and.w	r2, r3, #15
 80031e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4422      	add	r2, r4
 80031ea:	609a      	str	r2, [r3, #8]
}
 80031ec:	bf00      	nop
 80031ee:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80031f2:	46bd      	mov	sp, r7
 80031f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031f8:	51eb851f 	.word	0x51eb851f

080031fc <srand>:
 80031fc:	b538      	push	{r3, r4, r5, lr}
 80031fe:	4b10      	ldr	r3, [pc, #64]	@ (8003240 <srand+0x44>)
 8003200:	681d      	ldr	r5, [r3, #0]
 8003202:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8003204:	4604      	mov	r4, r0
 8003206:	b9b3      	cbnz	r3, 8003236 <srand+0x3a>
 8003208:	2018      	movs	r0, #24
 800320a:	f000 fa4d 	bl	80036a8 <malloc>
 800320e:	4602      	mov	r2, r0
 8003210:	6328      	str	r0, [r5, #48]	@ 0x30
 8003212:	b920      	cbnz	r0, 800321e <srand+0x22>
 8003214:	4b0b      	ldr	r3, [pc, #44]	@ (8003244 <srand+0x48>)
 8003216:	480c      	ldr	r0, [pc, #48]	@ (8003248 <srand+0x4c>)
 8003218:	2146      	movs	r1, #70	@ 0x46
 800321a:	f000 f9dd 	bl	80035d8 <__assert_func>
 800321e:	490b      	ldr	r1, [pc, #44]	@ (800324c <srand+0x50>)
 8003220:	4b0b      	ldr	r3, [pc, #44]	@ (8003250 <srand+0x54>)
 8003222:	e9c0 1300 	strd	r1, r3, [r0]
 8003226:	4b0b      	ldr	r3, [pc, #44]	@ (8003254 <srand+0x58>)
 8003228:	6083      	str	r3, [r0, #8]
 800322a:	230b      	movs	r3, #11
 800322c:	8183      	strh	r3, [r0, #12]
 800322e:	2100      	movs	r1, #0
 8003230:	2001      	movs	r0, #1
 8003232:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8003236:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8003238:	2200      	movs	r2, #0
 800323a:	611c      	str	r4, [r3, #16]
 800323c:	615a      	str	r2, [r3, #20]
 800323e:	bd38      	pop	{r3, r4, r5, pc}
 8003240:	20000020 	.word	0x20000020
 8003244:	08004fd8 	.word	0x08004fd8
 8003248:	08004fef 	.word	0x08004fef
 800324c:	abcd330e 	.word	0xabcd330e
 8003250:	e66d1234 	.word	0xe66d1234
 8003254:	0005deec 	.word	0x0005deec

08003258 <rand>:
 8003258:	4b16      	ldr	r3, [pc, #88]	@ (80032b4 <rand+0x5c>)
 800325a:	b510      	push	{r4, lr}
 800325c:	681c      	ldr	r4, [r3, #0]
 800325e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003260:	b9b3      	cbnz	r3, 8003290 <rand+0x38>
 8003262:	2018      	movs	r0, #24
 8003264:	f000 fa20 	bl	80036a8 <malloc>
 8003268:	4602      	mov	r2, r0
 800326a:	6320      	str	r0, [r4, #48]	@ 0x30
 800326c:	b920      	cbnz	r0, 8003278 <rand+0x20>
 800326e:	4b12      	ldr	r3, [pc, #72]	@ (80032b8 <rand+0x60>)
 8003270:	4812      	ldr	r0, [pc, #72]	@ (80032bc <rand+0x64>)
 8003272:	2152      	movs	r1, #82	@ 0x52
 8003274:	f000 f9b0 	bl	80035d8 <__assert_func>
 8003278:	4911      	ldr	r1, [pc, #68]	@ (80032c0 <rand+0x68>)
 800327a:	4b12      	ldr	r3, [pc, #72]	@ (80032c4 <rand+0x6c>)
 800327c:	e9c0 1300 	strd	r1, r3, [r0]
 8003280:	4b11      	ldr	r3, [pc, #68]	@ (80032c8 <rand+0x70>)
 8003282:	6083      	str	r3, [r0, #8]
 8003284:	230b      	movs	r3, #11
 8003286:	8183      	strh	r3, [r0, #12]
 8003288:	2100      	movs	r1, #0
 800328a:	2001      	movs	r0, #1
 800328c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8003290:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003292:	480e      	ldr	r0, [pc, #56]	@ (80032cc <rand+0x74>)
 8003294:	690b      	ldr	r3, [r1, #16]
 8003296:	694c      	ldr	r4, [r1, #20]
 8003298:	4a0d      	ldr	r2, [pc, #52]	@ (80032d0 <rand+0x78>)
 800329a:	4358      	muls	r0, r3
 800329c:	fb02 0004 	mla	r0, r2, r4, r0
 80032a0:	fba3 3202 	umull	r3, r2, r3, r2
 80032a4:	3301      	adds	r3, #1
 80032a6:	eb40 0002 	adc.w	r0, r0, r2
 80032aa:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80032ae:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80032b2:	bd10      	pop	{r4, pc}
 80032b4:	20000020 	.word	0x20000020
 80032b8:	08004fd8 	.word	0x08004fd8
 80032bc:	08004fef 	.word	0x08004fef
 80032c0:	abcd330e 	.word	0xabcd330e
 80032c4:	e66d1234 	.word	0xe66d1234
 80032c8:	0005deec 	.word	0x0005deec
 80032cc:	5851f42d 	.word	0x5851f42d
 80032d0:	4c957f2d 	.word	0x4c957f2d

080032d4 <std>:
 80032d4:	2300      	movs	r3, #0
 80032d6:	b510      	push	{r4, lr}
 80032d8:	4604      	mov	r4, r0
 80032da:	e9c0 3300 	strd	r3, r3, [r0]
 80032de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80032e2:	6083      	str	r3, [r0, #8]
 80032e4:	8181      	strh	r1, [r0, #12]
 80032e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80032e8:	81c2      	strh	r2, [r0, #14]
 80032ea:	6183      	str	r3, [r0, #24]
 80032ec:	4619      	mov	r1, r3
 80032ee:	2208      	movs	r2, #8
 80032f0:	305c      	adds	r0, #92	@ 0x5c
 80032f2:	f000 f8f4 	bl	80034de <memset>
 80032f6:	4b0d      	ldr	r3, [pc, #52]	@ (800332c <std+0x58>)
 80032f8:	6263      	str	r3, [r4, #36]	@ 0x24
 80032fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003330 <std+0x5c>)
 80032fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80032fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003334 <std+0x60>)
 8003300:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003302:	4b0d      	ldr	r3, [pc, #52]	@ (8003338 <std+0x64>)
 8003304:	6323      	str	r3, [r4, #48]	@ 0x30
 8003306:	4b0d      	ldr	r3, [pc, #52]	@ (800333c <std+0x68>)
 8003308:	6224      	str	r4, [r4, #32]
 800330a:	429c      	cmp	r4, r3
 800330c:	d006      	beq.n	800331c <std+0x48>
 800330e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003312:	4294      	cmp	r4, r2
 8003314:	d002      	beq.n	800331c <std+0x48>
 8003316:	33d0      	adds	r3, #208	@ 0xd0
 8003318:	429c      	cmp	r4, r3
 800331a:	d105      	bne.n	8003328 <std+0x54>
 800331c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003320:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003324:	f000 b954 	b.w	80035d0 <__retarget_lock_init_recursive>
 8003328:	bd10      	pop	{r4, pc}
 800332a:	bf00      	nop
 800332c:	08003459 	.word	0x08003459
 8003330:	0800347b 	.word	0x0800347b
 8003334:	080034b3 	.word	0x080034b3
 8003338:	080034d7 	.word	0x080034d7
 800333c:	20000304 	.word	0x20000304

08003340 <stdio_exit_handler>:
 8003340:	4a02      	ldr	r2, [pc, #8]	@ (800334c <stdio_exit_handler+0xc>)
 8003342:	4903      	ldr	r1, [pc, #12]	@ (8003350 <stdio_exit_handler+0x10>)
 8003344:	4803      	ldr	r0, [pc, #12]	@ (8003354 <stdio_exit_handler+0x14>)
 8003346:	f000 b869 	b.w	800341c <_fwalk_sglue>
 800334a:	bf00      	nop
 800334c:	20000014 	.word	0x20000014
 8003350:	0800391d 	.word	0x0800391d
 8003354:	20000024 	.word	0x20000024

08003358 <cleanup_stdio>:
 8003358:	6841      	ldr	r1, [r0, #4]
 800335a:	4b0c      	ldr	r3, [pc, #48]	@ (800338c <cleanup_stdio+0x34>)
 800335c:	4299      	cmp	r1, r3
 800335e:	b510      	push	{r4, lr}
 8003360:	4604      	mov	r4, r0
 8003362:	d001      	beq.n	8003368 <cleanup_stdio+0x10>
 8003364:	f000 fada 	bl	800391c <_fflush_r>
 8003368:	68a1      	ldr	r1, [r4, #8]
 800336a:	4b09      	ldr	r3, [pc, #36]	@ (8003390 <cleanup_stdio+0x38>)
 800336c:	4299      	cmp	r1, r3
 800336e:	d002      	beq.n	8003376 <cleanup_stdio+0x1e>
 8003370:	4620      	mov	r0, r4
 8003372:	f000 fad3 	bl	800391c <_fflush_r>
 8003376:	68e1      	ldr	r1, [r4, #12]
 8003378:	4b06      	ldr	r3, [pc, #24]	@ (8003394 <cleanup_stdio+0x3c>)
 800337a:	4299      	cmp	r1, r3
 800337c:	d004      	beq.n	8003388 <cleanup_stdio+0x30>
 800337e:	4620      	mov	r0, r4
 8003380:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003384:	f000 baca 	b.w	800391c <_fflush_r>
 8003388:	bd10      	pop	{r4, pc}
 800338a:	bf00      	nop
 800338c:	20000304 	.word	0x20000304
 8003390:	2000036c 	.word	0x2000036c
 8003394:	200003d4 	.word	0x200003d4

08003398 <global_stdio_init.part.0>:
 8003398:	b510      	push	{r4, lr}
 800339a:	4b0b      	ldr	r3, [pc, #44]	@ (80033c8 <global_stdio_init.part.0+0x30>)
 800339c:	4c0b      	ldr	r4, [pc, #44]	@ (80033cc <global_stdio_init.part.0+0x34>)
 800339e:	4a0c      	ldr	r2, [pc, #48]	@ (80033d0 <global_stdio_init.part.0+0x38>)
 80033a0:	601a      	str	r2, [r3, #0]
 80033a2:	4620      	mov	r0, r4
 80033a4:	2200      	movs	r2, #0
 80033a6:	2104      	movs	r1, #4
 80033a8:	f7ff ff94 	bl	80032d4 <std>
 80033ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80033b0:	2201      	movs	r2, #1
 80033b2:	2109      	movs	r1, #9
 80033b4:	f7ff ff8e 	bl	80032d4 <std>
 80033b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80033bc:	2202      	movs	r2, #2
 80033be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033c2:	2112      	movs	r1, #18
 80033c4:	f7ff bf86 	b.w	80032d4 <std>
 80033c8:	2000043c 	.word	0x2000043c
 80033cc:	20000304 	.word	0x20000304
 80033d0:	08003341 	.word	0x08003341

080033d4 <__sfp_lock_acquire>:
 80033d4:	4801      	ldr	r0, [pc, #4]	@ (80033dc <__sfp_lock_acquire+0x8>)
 80033d6:	f000 b8fc 	b.w	80035d2 <__retarget_lock_acquire_recursive>
 80033da:	bf00      	nop
 80033dc:	20000445 	.word	0x20000445

080033e0 <__sfp_lock_release>:
 80033e0:	4801      	ldr	r0, [pc, #4]	@ (80033e8 <__sfp_lock_release+0x8>)
 80033e2:	f000 b8f7 	b.w	80035d4 <__retarget_lock_release_recursive>
 80033e6:	bf00      	nop
 80033e8:	20000445 	.word	0x20000445

080033ec <__sinit>:
 80033ec:	b510      	push	{r4, lr}
 80033ee:	4604      	mov	r4, r0
 80033f0:	f7ff fff0 	bl	80033d4 <__sfp_lock_acquire>
 80033f4:	6a23      	ldr	r3, [r4, #32]
 80033f6:	b11b      	cbz	r3, 8003400 <__sinit+0x14>
 80033f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033fc:	f7ff bff0 	b.w	80033e0 <__sfp_lock_release>
 8003400:	4b04      	ldr	r3, [pc, #16]	@ (8003414 <__sinit+0x28>)
 8003402:	6223      	str	r3, [r4, #32]
 8003404:	4b04      	ldr	r3, [pc, #16]	@ (8003418 <__sinit+0x2c>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d1f5      	bne.n	80033f8 <__sinit+0xc>
 800340c:	f7ff ffc4 	bl	8003398 <global_stdio_init.part.0>
 8003410:	e7f2      	b.n	80033f8 <__sinit+0xc>
 8003412:	bf00      	nop
 8003414:	08003359 	.word	0x08003359
 8003418:	2000043c 	.word	0x2000043c

0800341c <_fwalk_sglue>:
 800341c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003420:	4607      	mov	r7, r0
 8003422:	4688      	mov	r8, r1
 8003424:	4614      	mov	r4, r2
 8003426:	2600      	movs	r6, #0
 8003428:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800342c:	f1b9 0901 	subs.w	r9, r9, #1
 8003430:	d505      	bpl.n	800343e <_fwalk_sglue+0x22>
 8003432:	6824      	ldr	r4, [r4, #0]
 8003434:	2c00      	cmp	r4, #0
 8003436:	d1f7      	bne.n	8003428 <_fwalk_sglue+0xc>
 8003438:	4630      	mov	r0, r6
 800343a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800343e:	89ab      	ldrh	r3, [r5, #12]
 8003440:	2b01      	cmp	r3, #1
 8003442:	d907      	bls.n	8003454 <_fwalk_sglue+0x38>
 8003444:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003448:	3301      	adds	r3, #1
 800344a:	d003      	beq.n	8003454 <_fwalk_sglue+0x38>
 800344c:	4629      	mov	r1, r5
 800344e:	4638      	mov	r0, r7
 8003450:	47c0      	blx	r8
 8003452:	4306      	orrs	r6, r0
 8003454:	3568      	adds	r5, #104	@ 0x68
 8003456:	e7e9      	b.n	800342c <_fwalk_sglue+0x10>

08003458 <__sread>:
 8003458:	b510      	push	{r4, lr}
 800345a:	460c      	mov	r4, r1
 800345c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003460:	f000 f868 	bl	8003534 <_read_r>
 8003464:	2800      	cmp	r0, #0
 8003466:	bfab      	itete	ge
 8003468:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800346a:	89a3      	ldrhlt	r3, [r4, #12]
 800346c:	181b      	addge	r3, r3, r0
 800346e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003472:	bfac      	ite	ge
 8003474:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003476:	81a3      	strhlt	r3, [r4, #12]
 8003478:	bd10      	pop	{r4, pc}

0800347a <__swrite>:
 800347a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800347e:	461f      	mov	r7, r3
 8003480:	898b      	ldrh	r3, [r1, #12]
 8003482:	05db      	lsls	r3, r3, #23
 8003484:	4605      	mov	r5, r0
 8003486:	460c      	mov	r4, r1
 8003488:	4616      	mov	r6, r2
 800348a:	d505      	bpl.n	8003498 <__swrite+0x1e>
 800348c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003490:	2302      	movs	r3, #2
 8003492:	2200      	movs	r2, #0
 8003494:	f000 f83c 	bl	8003510 <_lseek_r>
 8003498:	89a3      	ldrh	r3, [r4, #12]
 800349a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800349e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80034a2:	81a3      	strh	r3, [r4, #12]
 80034a4:	4632      	mov	r2, r6
 80034a6:	463b      	mov	r3, r7
 80034a8:	4628      	mov	r0, r5
 80034aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80034ae:	f000 b853 	b.w	8003558 <_write_r>

080034b2 <__sseek>:
 80034b2:	b510      	push	{r4, lr}
 80034b4:	460c      	mov	r4, r1
 80034b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034ba:	f000 f829 	bl	8003510 <_lseek_r>
 80034be:	1c43      	adds	r3, r0, #1
 80034c0:	89a3      	ldrh	r3, [r4, #12]
 80034c2:	bf15      	itete	ne
 80034c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80034c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80034ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80034ce:	81a3      	strheq	r3, [r4, #12]
 80034d0:	bf18      	it	ne
 80034d2:	81a3      	strhne	r3, [r4, #12]
 80034d4:	bd10      	pop	{r4, pc}

080034d6 <__sclose>:
 80034d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034da:	f000 b809 	b.w	80034f0 <_close_r>

080034de <memset>:
 80034de:	4402      	add	r2, r0
 80034e0:	4603      	mov	r3, r0
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d100      	bne.n	80034e8 <memset+0xa>
 80034e6:	4770      	bx	lr
 80034e8:	f803 1b01 	strb.w	r1, [r3], #1
 80034ec:	e7f9      	b.n	80034e2 <memset+0x4>
	...

080034f0 <_close_r>:
 80034f0:	b538      	push	{r3, r4, r5, lr}
 80034f2:	4d06      	ldr	r5, [pc, #24]	@ (800350c <_close_r+0x1c>)
 80034f4:	2300      	movs	r3, #0
 80034f6:	4604      	mov	r4, r0
 80034f8:	4608      	mov	r0, r1
 80034fa:	602b      	str	r3, [r5, #0]
 80034fc:	f7fe f89f 	bl	800163e <_close>
 8003500:	1c43      	adds	r3, r0, #1
 8003502:	d102      	bne.n	800350a <_close_r+0x1a>
 8003504:	682b      	ldr	r3, [r5, #0]
 8003506:	b103      	cbz	r3, 800350a <_close_r+0x1a>
 8003508:	6023      	str	r3, [r4, #0]
 800350a:	bd38      	pop	{r3, r4, r5, pc}
 800350c:	20000440 	.word	0x20000440

08003510 <_lseek_r>:
 8003510:	b538      	push	{r3, r4, r5, lr}
 8003512:	4d07      	ldr	r5, [pc, #28]	@ (8003530 <_lseek_r+0x20>)
 8003514:	4604      	mov	r4, r0
 8003516:	4608      	mov	r0, r1
 8003518:	4611      	mov	r1, r2
 800351a:	2200      	movs	r2, #0
 800351c:	602a      	str	r2, [r5, #0]
 800351e:	461a      	mov	r2, r3
 8003520:	f7fe f8b4 	bl	800168c <_lseek>
 8003524:	1c43      	adds	r3, r0, #1
 8003526:	d102      	bne.n	800352e <_lseek_r+0x1e>
 8003528:	682b      	ldr	r3, [r5, #0]
 800352a:	b103      	cbz	r3, 800352e <_lseek_r+0x1e>
 800352c:	6023      	str	r3, [r4, #0]
 800352e:	bd38      	pop	{r3, r4, r5, pc}
 8003530:	20000440 	.word	0x20000440

08003534 <_read_r>:
 8003534:	b538      	push	{r3, r4, r5, lr}
 8003536:	4d07      	ldr	r5, [pc, #28]	@ (8003554 <_read_r+0x20>)
 8003538:	4604      	mov	r4, r0
 800353a:	4608      	mov	r0, r1
 800353c:	4611      	mov	r1, r2
 800353e:	2200      	movs	r2, #0
 8003540:	602a      	str	r2, [r5, #0]
 8003542:	461a      	mov	r2, r3
 8003544:	f7fe f842 	bl	80015cc <_read>
 8003548:	1c43      	adds	r3, r0, #1
 800354a:	d102      	bne.n	8003552 <_read_r+0x1e>
 800354c:	682b      	ldr	r3, [r5, #0]
 800354e:	b103      	cbz	r3, 8003552 <_read_r+0x1e>
 8003550:	6023      	str	r3, [r4, #0]
 8003552:	bd38      	pop	{r3, r4, r5, pc}
 8003554:	20000440 	.word	0x20000440

08003558 <_write_r>:
 8003558:	b538      	push	{r3, r4, r5, lr}
 800355a:	4d07      	ldr	r5, [pc, #28]	@ (8003578 <_write_r+0x20>)
 800355c:	4604      	mov	r4, r0
 800355e:	4608      	mov	r0, r1
 8003560:	4611      	mov	r1, r2
 8003562:	2200      	movs	r2, #0
 8003564:	602a      	str	r2, [r5, #0]
 8003566:	461a      	mov	r2, r3
 8003568:	f7fe f84d 	bl	8001606 <_write>
 800356c:	1c43      	adds	r3, r0, #1
 800356e:	d102      	bne.n	8003576 <_write_r+0x1e>
 8003570:	682b      	ldr	r3, [r5, #0]
 8003572:	b103      	cbz	r3, 8003576 <_write_r+0x1e>
 8003574:	6023      	str	r3, [r4, #0]
 8003576:	bd38      	pop	{r3, r4, r5, pc}
 8003578:	20000440 	.word	0x20000440

0800357c <__errno>:
 800357c:	4b01      	ldr	r3, [pc, #4]	@ (8003584 <__errno+0x8>)
 800357e:	6818      	ldr	r0, [r3, #0]
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop
 8003584:	20000020 	.word	0x20000020

08003588 <__libc_init_array>:
 8003588:	b570      	push	{r4, r5, r6, lr}
 800358a:	4d0d      	ldr	r5, [pc, #52]	@ (80035c0 <__libc_init_array+0x38>)
 800358c:	4c0d      	ldr	r4, [pc, #52]	@ (80035c4 <__libc_init_array+0x3c>)
 800358e:	1b64      	subs	r4, r4, r5
 8003590:	10a4      	asrs	r4, r4, #2
 8003592:	2600      	movs	r6, #0
 8003594:	42a6      	cmp	r6, r4
 8003596:	d109      	bne.n	80035ac <__libc_init_array+0x24>
 8003598:	4d0b      	ldr	r5, [pc, #44]	@ (80035c8 <__libc_init_array+0x40>)
 800359a:	4c0c      	ldr	r4, [pc, #48]	@ (80035cc <__libc_init_array+0x44>)
 800359c:	f000 fe38 	bl	8004210 <_init>
 80035a0:	1b64      	subs	r4, r4, r5
 80035a2:	10a4      	asrs	r4, r4, #2
 80035a4:	2600      	movs	r6, #0
 80035a6:	42a6      	cmp	r6, r4
 80035a8:	d105      	bne.n	80035b6 <__libc_init_array+0x2e>
 80035aa:	bd70      	pop	{r4, r5, r6, pc}
 80035ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80035b0:	4798      	blx	r3
 80035b2:	3601      	adds	r6, #1
 80035b4:	e7ee      	b.n	8003594 <__libc_init_array+0xc>
 80035b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80035ba:	4798      	blx	r3
 80035bc:	3601      	adds	r6, #1
 80035be:	e7f2      	b.n	80035a6 <__libc_init_array+0x1e>
 80035c0:	080050c0 	.word	0x080050c0
 80035c4:	080050c0 	.word	0x080050c0
 80035c8:	080050c0 	.word	0x080050c0
 80035cc:	080050c4 	.word	0x080050c4

080035d0 <__retarget_lock_init_recursive>:
 80035d0:	4770      	bx	lr

080035d2 <__retarget_lock_acquire_recursive>:
 80035d2:	4770      	bx	lr

080035d4 <__retarget_lock_release_recursive>:
 80035d4:	4770      	bx	lr
	...

080035d8 <__assert_func>:
 80035d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80035da:	4614      	mov	r4, r2
 80035dc:	461a      	mov	r2, r3
 80035de:	4b09      	ldr	r3, [pc, #36]	@ (8003604 <__assert_func+0x2c>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4605      	mov	r5, r0
 80035e4:	68d8      	ldr	r0, [r3, #12]
 80035e6:	b14c      	cbz	r4, 80035fc <__assert_func+0x24>
 80035e8:	4b07      	ldr	r3, [pc, #28]	@ (8003608 <__assert_func+0x30>)
 80035ea:	9100      	str	r1, [sp, #0]
 80035ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80035f0:	4906      	ldr	r1, [pc, #24]	@ (800360c <__assert_func+0x34>)
 80035f2:	462b      	mov	r3, r5
 80035f4:	f000 f9ba 	bl	800396c <fiprintf>
 80035f8:	f000 f9da 	bl	80039b0 <abort>
 80035fc:	4b04      	ldr	r3, [pc, #16]	@ (8003610 <__assert_func+0x38>)
 80035fe:	461c      	mov	r4, r3
 8003600:	e7f3      	b.n	80035ea <__assert_func+0x12>
 8003602:	bf00      	nop
 8003604:	20000020 	.word	0x20000020
 8003608:	08005047 	.word	0x08005047
 800360c:	08005054 	.word	0x08005054
 8003610:	08005082 	.word	0x08005082

08003614 <_free_r>:
 8003614:	b538      	push	{r3, r4, r5, lr}
 8003616:	4605      	mov	r5, r0
 8003618:	2900      	cmp	r1, #0
 800361a:	d041      	beq.n	80036a0 <_free_r+0x8c>
 800361c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003620:	1f0c      	subs	r4, r1, #4
 8003622:	2b00      	cmp	r3, #0
 8003624:	bfb8      	it	lt
 8003626:	18e4      	addlt	r4, r4, r3
 8003628:	f000 f8e8 	bl	80037fc <__malloc_lock>
 800362c:	4a1d      	ldr	r2, [pc, #116]	@ (80036a4 <_free_r+0x90>)
 800362e:	6813      	ldr	r3, [r2, #0]
 8003630:	b933      	cbnz	r3, 8003640 <_free_r+0x2c>
 8003632:	6063      	str	r3, [r4, #4]
 8003634:	6014      	str	r4, [r2, #0]
 8003636:	4628      	mov	r0, r5
 8003638:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800363c:	f000 b8e4 	b.w	8003808 <__malloc_unlock>
 8003640:	42a3      	cmp	r3, r4
 8003642:	d908      	bls.n	8003656 <_free_r+0x42>
 8003644:	6820      	ldr	r0, [r4, #0]
 8003646:	1821      	adds	r1, r4, r0
 8003648:	428b      	cmp	r3, r1
 800364a:	bf01      	itttt	eq
 800364c:	6819      	ldreq	r1, [r3, #0]
 800364e:	685b      	ldreq	r3, [r3, #4]
 8003650:	1809      	addeq	r1, r1, r0
 8003652:	6021      	streq	r1, [r4, #0]
 8003654:	e7ed      	b.n	8003632 <_free_r+0x1e>
 8003656:	461a      	mov	r2, r3
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	b10b      	cbz	r3, 8003660 <_free_r+0x4c>
 800365c:	42a3      	cmp	r3, r4
 800365e:	d9fa      	bls.n	8003656 <_free_r+0x42>
 8003660:	6811      	ldr	r1, [r2, #0]
 8003662:	1850      	adds	r0, r2, r1
 8003664:	42a0      	cmp	r0, r4
 8003666:	d10b      	bne.n	8003680 <_free_r+0x6c>
 8003668:	6820      	ldr	r0, [r4, #0]
 800366a:	4401      	add	r1, r0
 800366c:	1850      	adds	r0, r2, r1
 800366e:	4283      	cmp	r3, r0
 8003670:	6011      	str	r1, [r2, #0]
 8003672:	d1e0      	bne.n	8003636 <_free_r+0x22>
 8003674:	6818      	ldr	r0, [r3, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	6053      	str	r3, [r2, #4]
 800367a:	4408      	add	r0, r1
 800367c:	6010      	str	r0, [r2, #0]
 800367e:	e7da      	b.n	8003636 <_free_r+0x22>
 8003680:	d902      	bls.n	8003688 <_free_r+0x74>
 8003682:	230c      	movs	r3, #12
 8003684:	602b      	str	r3, [r5, #0]
 8003686:	e7d6      	b.n	8003636 <_free_r+0x22>
 8003688:	6820      	ldr	r0, [r4, #0]
 800368a:	1821      	adds	r1, r4, r0
 800368c:	428b      	cmp	r3, r1
 800368e:	bf04      	itt	eq
 8003690:	6819      	ldreq	r1, [r3, #0]
 8003692:	685b      	ldreq	r3, [r3, #4]
 8003694:	6063      	str	r3, [r4, #4]
 8003696:	bf04      	itt	eq
 8003698:	1809      	addeq	r1, r1, r0
 800369a:	6021      	streq	r1, [r4, #0]
 800369c:	6054      	str	r4, [r2, #4]
 800369e:	e7ca      	b.n	8003636 <_free_r+0x22>
 80036a0:	bd38      	pop	{r3, r4, r5, pc}
 80036a2:	bf00      	nop
 80036a4:	2000044c 	.word	0x2000044c

080036a8 <malloc>:
 80036a8:	4b02      	ldr	r3, [pc, #8]	@ (80036b4 <malloc+0xc>)
 80036aa:	4601      	mov	r1, r0
 80036ac:	6818      	ldr	r0, [r3, #0]
 80036ae:	f000 b825 	b.w	80036fc <_malloc_r>
 80036b2:	bf00      	nop
 80036b4:	20000020 	.word	0x20000020

080036b8 <sbrk_aligned>:
 80036b8:	b570      	push	{r4, r5, r6, lr}
 80036ba:	4e0f      	ldr	r6, [pc, #60]	@ (80036f8 <sbrk_aligned+0x40>)
 80036bc:	460c      	mov	r4, r1
 80036be:	6831      	ldr	r1, [r6, #0]
 80036c0:	4605      	mov	r5, r0
 80036c2:	b911      	cbnz	r1, 80036ca <sbrk_aligned+0x12>
 80036c4:	f000 f964 	bl	8003990 <_sbrk_r>
 80036c8:	6030      	str	r0, [r6, #0]
 80036ca:	4621      	mov	r1, r4
 80036cc:	4628      	mov	r0, r5
 80036ce:	f000 f95f 	bl	8003990 <_sbrk_r>
 80036d2:	1c43      	adds	r3, r0, #1
 80036d4:	d103      	bne.n	80036de <sbrk_aligned+0x26>
 80036d6:	f04f 34ff 	mov.w	r4, #4294967295
 80036da:	4620      	mov	r0, r4
 80036dc:	bd70      	pop	{r4, r5, r6, pc}
 80036de:	1cc4      	adds	r4, r0, #3
 80036e0:	f024 0403 	bic.w	r4, r4, #3
 80036e4:	42a0      	cmp	r0, r4
 80036e6:	d0f8      	beq.n	80036da <sbrk_aligned+0x22>
 80036e8:	1a21      	subs	r1, r4, r0
 80036ea:	4628      	mov	r0, r5
 80036ec:	f000 f950 	bl	8003990 <_sbrk_r>
 80036f0:	3001      	adds	r0, #1
 80036f2:	d1f2      	bne.n	80036da <sbrk_aligned+0x22>
 80036f4:	e7ef      	b.n	80036d6 <sbrk_aligned+0x1e>
 80036f6:	bf00      	nop
 80036f8:	20000448 	.word	0x20000448

080036fc <_malloc_r>:
 80036fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003700:	1ccd      	adds	r5, r1, #3
 8003702:	f025 0503 	bic.w	r5, r5, #3
 8003706:	3508      	adds	r5, #8
 8003708:	2d0c      	cmp	r5, #12
 800370a:	bf38      	it	cc
 800370c:	250c      	movcc	r5, #12
 800370e:	2d00      	cmp	r5, #0
 8003710:	4606      	mov	r6, r0
 8003712:	db01      	blt.n	8003718 <_malloc_r+0x1c>
 8003714:	42a9      	cmp	r1, r5
 8003716:	d904      	bls.n	8003722 <_malloc_r+0x26>
 8003718:	230c      	movs	r3, #12
 800371a:	6033      	str	r3, [r6, #0]
 800371c:	2000      	movs	r0, #0
 800371e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003722:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80037f8 <_malloc_r+0xfc>
 8003726:	f000 f869 	bl	80037fc <__malloc_lock>
 800372a:	f8d8 3000 	ldr.w	r3, [r8]
 800372e:	461c      	mov	r4, r3
 8003730:	bb44      	cbnz	r4, 8003784 <_malloc_r+0x88>
 8003732:	4629      	mov	r1, r5
 8003734:	4630      	mov	r0, r6
 8003736:	f7ff ffbf 	bl	80036b8 <sbrk_aligned>
 800373a:	1c43      	adds	r3, r0, #1
 800373c:	4604      	mov	r4, r0
 800373e:	d158      	bne.n	80037f2 <_malloc_r+0xf6>
 8003740:	f8d8 4000 	ldr.w	r4, [r8]
 8003744:	4627      	mov	r7, r4
 8003746:	2f00      	cmp	r7, #0
 8003748:	d143      	bne.n	80037d2 <_malloc_r+0xd6>
 800374a:	2c00      	cmp	r4, #0
 800374c:	d04b      	beq.n	80037e6 <_malloc_r+0xea>
 800374e:	6823      	ldr	r3, [r4, #0]
 8003750:	4639      	mov	r1, r7
 8003752:	4630      	mov	r0, r6
 8003754:	eb04 0903 	add.w	r9, r4, r3
 8003758:	f000 f91a 	bl	8003990 <_sbrk_r>
 800375c:	4581      	cmp	r9, r0
 800375e:	d142      	bne.n	80037e6 <_malloc_r+0xea>
 8003760:	6821      	ldr	r1, [r4, #0]
 8003762:	1a6d      	subs	r5, r5, r1
 8003764:	4629      	mov	r1, r5
 8003766:	4630      	mov	r0, r6
 8003768:	f7ff ffa6 	bl	80036b8 <sbrk_aligned>
 800376c:	3001      	adds	r0, #1
 800376e:	d03a      	beq.n	80037e6 <_malloc_r+0xea>
 8003770:	6823      	ldr	r3, [r4, #0]
 8003772:	442b      	add	r3, r5
 8003774:	6023      	str	r3, [r4, #0]
 8003776:	f8d8 3000 	ldr.w	r3, [r8]
 800377a:	685a      	ldr	r2, [r3, #4]
 800377c:	bb62      	cbnz	r2, 80037d8 <_malloc_r+0xdc>
 800377e:	f8c8 7000 	str.w	r7, [r8]
 8003782:	e00f      	b.n	80037a4 <_malloc_r+0xa8>
 8003784:	6822      	ldr	r2, [r4, #0]
 8003786:	1b52      	subs	r2, r2, r5
 8003788:	d420      	bmi.n	80037cc <_malloc_r+0xd0>
 800378a:	2a0b      	cmp	r2, #11
 800378c:	d917      	bls.n	80037be <_malloc_r+0xc2>
 800378e:	1961      	adds	r1, r4, r5
 8003790:	42a3      	cmp	r3, r4
 8003792:	6025      	str	r5, [r4, #0]
 8003794:	bf18      	it	ne
 8003796:	6059      	strne	r1, [r3, #4]
 8003798:	6863      	ldr	r3, [r4, #4]
 800379a:	bf08      	it	eq
 800379c:	f8c8 1000 	streq.w	r1, [r8]
 80037a0:	5162      	str	r2, [r4, r5]
 80037a2:	604b      	str	r3, [r1, #4]
 80037a4:	4630      	mov	r0, r6
 80037a6:	f000 f82f 	bl	8003808 <__malloc_unlock>
 80037aa:	f104 000b 	add.w	r0, r4, #11
 80037ae:	1d23      	adds	r3, r4, #4
 80037b0:	f020 0007 	bic.w	r0, r0, #7
 80037b4:	1ac2      	subs	r2, r0, r3
 80037b6:	bf1c      	itt	ne
 80037b8:	1a1b      	subne	r3, r3, r0
 80037ba:	50a3      	strne	r3, [r4, r2]
 80037bc:	e7af      	b.n	800371e <_malloc_r+0x22>
 80037be:	6862      	ldr	r2, [r4, #4]
 80037c0:	42a3      	cmp	r3, r4
 80037c2:	bf0c      	ite	eq
 80037c4:	f8c8 2000 	streq.w	r2, [r8]
 80037c8:	605a      	strne	r2, [r3, #4]
 80037ca:	e7eb      	b.n	80037a4 <_malloc_r+0xa8>
 80037cc:	4623      	mov	r3, r4
 80037ce:	6864      	ldr	r4, [r4, #4]
 80037d0:	e7ae      	b.n	8003730 <_malloc_r+0x34>
 80037d2:	463c      	mov	r4, r7
 80037d4:	687f      	ldr	r7, [r7, #4]
 80037d6:	e7b6      	b.n	8003746 <_malloc_r+0x4a>
 80037d8:	461a      	mov	r2, r3
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	42a3      	cmp	r3, r4
 80037de:	d1fb      	bne.n	80037d8 <_malloc_r+0xdc>
 80037e0:	2300      	movs	r3, #0
 80037e2:	6053      	str	r3, [r2, #4]
 80037e4:	e7de      	b.n	80037a4 <_malloc_r+0xa8>
 80037e6:	230c      	movs	r3, #12
 80037e8:	6033      	str	r3, [r6, #0]
 80037ea:	4630      	mov	r0, r6
 80037ec:	f000 f80c 	bl	8003808 <__malloc_unlock>
 80037f0:	e794      	b.n	800371c <_malloc_r+0x20>
 80037f2:	6005      	str	r5, [r0, #0]
 80037f4:	e7d6      	b.n	80037a4 <_malloc_r+0xa8>
 80037f6:	bf00      	nop
 80037f8:	2000044c 	.word	0x2000044c

080037fc <__malloc_lock>:
 80037fc:	4801      	ldr	r0, [pc, #4]	@ (8003804 <__malloc_lock+0x8>)
 80037fe:	f7ff bee8 	b.w	80035d2 <__retarget_lock_acquire_recursive>
 8003802:	bf00      	nop
 8003804:	20000444 	.word	0x20000444

08003808 <__malloc_unlock>:
 8003808:	4801      	ldr	r0, [pc, #4]	@ (8003810 <__malloc_unlock+0x8>)
 800380a:	f7ff bee3 	b.w	80035d4 <__retarget_lock_release_recursive>
 800380e:	bf00      	nop
 8003810:	20000444 	.word	0x20000444

08003814 <__sflush_r>:
 8003814:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800381c:	0716      	lsls	r6, r2, #28
 800381e:	4605      	mov	r5, r0
 8003820:	460c      	mov	r4, r1
 8003822:	d454      	bmi.n	80038ce <__sflush_r+0xba>
 8003824:	684b      	ldr	r3, [r1, #4]
 8003826:	2b00      	cmp	r3, #0
 8003828:	dc02      	bgt.n	8003830 <__sflush_r+0x1c>
 800382a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800382c:	2b00      	cmp	r3, #0
 800382e:	dd48      	ble.n	80038c2 <__sflush_r+0xae>
 8003830:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003832:	2e00      	cmp	r6, #0
 8003834:	d045      	beq.n	80038c2 <__sflush_r+0xae>
 8003836:	2300      	movs	r3, #0
 8003838:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800383c:	682f      	ldr	r7, [r5, #0]
 800383e:	6a21      	ldr	r1, [r4, #32]
 8003840:	602b      	str	r3, [r5, #0]
 8003842:	d030      	beq.n	80038a6 <__sflush_r+0x92>
 8003844:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003846:	89a3      	ldrh	r3, [r4, #12]
 8003848:	0759      	lsls	r1, r3, #29
 800384a:	d505      	bpl.n	8003858 <__sflush_r+0x44>
 800384c:	6863      	ldr	r3, [r4, #4]
 800384e:	1ad2      	subs	r2, r2, r3
 8003850:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003852:	b10b      	cbz	r3, 8003858 <__sflush_r+0x44>
 8003854:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003856:	1ad2      	subs	r2, r2, r3
 8003858:	2300      	movs	r3, #0
 800385a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800385c:	6a21      	ldr	r1, [r4, #32]
 800385e:	4628      	mov	r0, r5
 8003860:	47b0      	blx	r6
 8003862:	1c43      	adds	r3, r0, #1
 8003864:	89a3      	ldrh	r3, [r4, #12]
 8003866:	d106      	bne.n	8003876 <__sflush_r+0x62>
 8003868:	6829      	ldr	r1, [r5, #0]
 800386a:	291d      	cmp	r1, #29
 800386c:	d82b      	bhi.n	80038c6 <__sflush_r+0xb2>
 800386e:	4a2a      	ldr	r2, [pc, #168]	@ (8003918 <__sflush_r+0x104>)
 8003870:	40ca      	lsrs	r2, r1
 8003872:	07d6      	lsls	r6, r2, #31
 8003874:	d527      	bpl.n	80038c6 <__sflush_r+0xb2>
 8003876:	2200      	movs	r2, #0
 8003878:	6062      	str	r2, [r4, #4]
 800387a:	04d9      	lsls	r1, r3, #19
 800387c:	6922      	ldr	r2, [r4, #16]
 800387e:	6022      	str	r2, [r4, #0]
 8003880:	d504      	bpl.n	800388c <__sflush_r+0x78>
 8003882:	1c42      	adds	r2, r0, #1
 8003884:	d101      	bne.n	800388a <__sflush_r+0x76>
 8003886:	682b      	ldr	r3, [r5, #0]
 8003888:	b903      	cbnz	r3, 800388c <__sflush_r+0x78>
 800388a:	6560      	str	r0, [r4, #84]	@ 0x54
 800388c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800388e:	602f      	str	r7, [r5, #0]
 8003890:	b1b9      	cbz	r1, 80038c2 <__sflush_r+0xae>
 8003892:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003896:	4299      	cmp	r1, r3
 8003898:	d002      	beq.n	80038a0 <__sflush_r+0x8c>
 800389a:	4628      	mov	r0, r5
 800389c:	f7ff feba 	bl	8003614 <_free_r>
 80038a0:	2300      	movs	r3, #0
 80038a2:	6363      	str	r3, [r4, #52]	@ 0x34
 80038a4:	e00d      	b.n	80038c2 <__sflush_r+0xae>
 80038a6:	2301      	movs	r3, #1
 80038a8:	4628      	mov	r0, r5
 80038aa:	47b0      	blx	r6
 80038ac:	4602      	mov	r2, r0
 80038ae:	1c50      	adds	r0, r2, #1
 80038b0:	d1c9      	bne.n	8003846 <__sflush_r+0x32>
 80038b2:	682b      	ldr	r3, [r5, #0]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d0c6      	beq.n	8003846 <__sflush_r+0x32>
 80038b8:	2b1d      	cmp	r3, #29
 80038ba:	d001      	beq.n	80038c0 <__sflush_r+0xac>
 80038bc:	2b16      	cmp	r3, #22
 80038be:	d11e      	bne.n	80038fe <__sflush_r+0xea>
 80038c0:	602f      	str	r7, [r5, #0]
 80038c2:	2000      	movs	r0, #0
 80038c4:	e022      	b.n	800390c <__sflush_r+0xf8>
 80038c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80038ca:	b21b      	sxth	r3, r3
 80038cc:	e01b      	b.n	8003906 <__sflush_r+0xf2>
 80038ce:	690f      	ldr	r7, [r1, #16]
 80038d0:	2f00      	cmp	r7, #0
 80038d2:	d0f6      	beq.n	80038c2 <__sflush_r+0xae>
 80038d4:	0793      	lsls	r3, r2, #30
 80038d6:	680e      	ldr	r6, [r1, #0]
 80038d8:	bf08      	it	eq
 80038da:	694b      	ldreq	r3, [r1, #20]
 80038dc:	600f      	str	r7, [r1, #0]
 80038de:	bf18      	it	ne
 80038e0:	2300      	movne	r3, #0
 80038e2:	eba6 0807 	sub.w	r8, r6, r7
 80038e6:	608b      	str	r3, [r1, #8]
 80038e8:	f1b8 0f00 	cmp.w	r8, #0
 80038ec:	dde9      	ble.n	80038c2 <__sflush_r+0xae>
 80038ee:	6a21      	ldr	r1, [r4, #32]
 80038f0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80038f2:	4643      	mov	r3, r8
 80038f4:	463a      	mov	r2, r7
 80038f6:	4628      	mov	r0, r5
 80038f8:	47b0      	blx	r6
 80038fa:	2800      	cmp	r0, #0
 80038fc:	dc08      	bgt.n	8003910 <__sflush_r+0xfc>
 80038fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003902:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003906:	81a3      	strh	r3, [r4, #12]
 8003908:	f04f 30ff 	mov.w	r0, #4294967295
 800390c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003910:	4407      	add	r7, r0
 8003912:	eba8 0800 	sub.w	r8, r8, r0
 8003916:	e7e7      	b.n	80038e8 <__sflush_r+0xd4>
 8003918:	20400001 	.word	0x20400001

0800391c <_fflush_r>:
 800391c:	b538      	push	{r3, r4, r5, lr}
 800391e:	690b      	ldr	r3, [r1, #16]
 8003920:	4605      	mov	r5, r0
 8003922:	460c      	mov	r4, r1
 8003924:	b913      	cbnz	r3, 800392c <_fflush_r+0x10>
 8003926:	2500      	movs	r5, #0
 8003928:	4628      	mov	r0, r5
 800392a:	bd38      	pop	{r3, r4, r5, pc}
 800392c:	b118      	cbz	r0, 8003936 <_fflush_r+0x1a>
 800392e:	6a03      	ldr	r3, [r0, #32]
 8003930:	b90b      	cbnz	r3, 8003936 <_fflush_r+0x1a>
 8003932:	f7ff fd5b 	bl	80033ec <__sinit>
 8003936:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d0f3      	beq.n	8003926 <_fflush_r+0xa>
 800393e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003940:	07d0      	lsls	r0, r2, #31
 8003942:	d404      	bmi.n	800394e <_fflush_r+0x32>
 8003944:	0599      	lsls	r1, r3, #22
 8003946:	d402      	bmi.n	800394e <_fflush_r+0x32>
 8003948:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800394a:	f7ff fe42 	bl	80035d2 <__retarget_lock_acquire_recursive>
 800394e:	4628      	mov	r0, r5
 8003950:	4621      	mov	r1, r4
 8003952:	f7ff ff5f 	bl	8003814 <__sflush_r>
 8003956:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003958:	07da      	lsls	r2, r3, #31
 800395a:	4605      	mov	r5, r0
 800395c:	d4e4      	bmi.n	8003928 <_fflush_r+0xc>
 800395e:	89a3      	ldrh	r3, [r4, #12]
 8003960:	059b      	lsls	r3, r3, #22
 8003962:	d4e1      	bmi.n	8003928 <_fflush_r+0xc>
 8003964:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003966:	f7ff fe35 	bl	80035d4 <__retarget_lock_release_recursive>
 800396a:	e7dd      	b.n	8003928 <_fflush_r+0xc>

0800396c <fiprintf>:
 800396c:	b40e      	push	{r1, r2, r3}
 800396e:	b503      	push	{r0, r1, lr}
 8003970:	4601      	mov	r1, r0
 8003972:	ab03      	add	r3, sp, #12
 8003974:	4805      	ldr	r0, [pc, #20]	@ (800398c <fiprintf+0x20>)
 8003976:	f853 2b04 	ldr.w	r2, [r3], #4
 800397a:	6800      	ldr	r0, [r0, #0]
 800397c:	9301      	str	r3, [sp, #4]
 800397e:	f000 f847 	bl	8003a10 <_vfiprintf_r>
 8003982:	b002      	add	sp, #8
 8003984:	f85d eb04 	ldr.w	lr, [sp], #4
 8003988:	b003      	add	sp, #12
 800398a:	4770      	bx	lr
 800398c:	20000020 	.word	0x20000020

08003990 <_sbrk_r>:
 8003990:	b538      	push	{r3, r4, r5, lr}
 8003992:	4d06      	ldr	r5, [pc, #24]	@ (80039ac <_sbrk_r+0x1c>)
 8003994:	2300      	movs	r3, #0
 8003996:	4604      	mov	r4, r0
 8003998:	4608      	mov	r0, r1
 800399a:	602b      	str	r3, [r5, #0]
 800399c:	f7fd fe84 	bl	80016a8 <_sbrk>
 80039a0:	1c43      	adds	r3, r0, #1
 80039a2:	d102      	bne.n	80039aa <_sbrk_r+0x1a>
 80039a4:	682b      	ldr	r3, [r5, #0]
 80039a6:	b103      	cbz	r3, 80039aa <_sbrk_r+0x1a>
 80039a8:	6023      	str	r3, [r4, #0]
 80039aa:	bd38      	pop	{r3, r4, r5, pc}
 80039ac:	20000440 	.word	0x20000440

080039b0 <abort>:
 80039b0:	b508      	push	{r3, lr}
 80039b2:	2006      	movs	r0, #6
 80039b4:	f000 fb8c 	bl	80040d0 <raise>
 80039b8:	2001      	movs	r0, #1
 80039ba:	f7fd fdfc 	bl	80015b6 <_exit>

080039be <__sfputc_r>:
 80039be:	6893      	ldr	r3, [r2, #8]
 80039c0:	3b01      	subs	r3, #1
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	b410      	push	{r4}
 80039c6:	6093      	str	r3, [r2, #8]
 80039c8:	da08      	bge.n	80039dc <__sfputc_r+0x1e>
 80039ca:	6994      	ldr	r4, [r2, #24]
 80039cc:	42a3      	cmp	r3, r4
 80039ce:	db01      	blt.n	80039d4 <__sfputc_r+0x16>
 80039d0:	290a      	cmp	r1, #10
 80039d2:	d103      	bne.n	80039dc <__sfputc_r+0x1e>
 80039d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80039d8:	f000 babe 	b.w	8003f58 <__swbuf_r>
 80039dc:	6813      	ldr	r3, [r2, #0]
 80039de:	1c58      	adds	r0, r3, #1
 80039e0:	6010      	str	r0, [r2, #0]
 80039e2:	7019      	strb	r1, [r3, #0]
 80039e4:	4608      	mov	r0, r1
 80039e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <__sfputs_r>:
 80039ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ee:	4606      	mov	r6, r0
 80039f0:	460f      	mov	r7, r1
 80039f2:	4614      	mov	r4, r2
 80039f4:	18d5      	adds	r5, r2, r3
 80039f6:	42ac      	cmp	r4, r5
 80039f8:	d101      	bne.n	80039fe <__sfputs_r+0x12>
 80039fa:	2000      	movs	r0, #0
 80039fc:	e007      	b.n	8003a0e <__sfputs_r+0x22>
 80039fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a02:	463a      	mov	r2, r7
 8003a04:	4630      	mov	r0, r6
 8003a06:	f7ff ffda 	bl	80039be <__sfputc_r>
 8003a0a:	1c43      	adds	r3, r0, #1
 8003a0c:	d1f3      	bne.n	80039f6 <__sfputs_r+0xa>
 8003a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003a10 <_vfiprintf_r>:
 8003a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a14:	460d      	mov	r5, r1
 8003a16:	b09d      	sub	sp, #116	@ 0x74
 8003a18:	4614      	mov	r4, r2
 8003a1a:	4698      	mov	r8, r3
 8003a1c:	4606      	mov	r6, r0
 8003a1e:	b118      	cbz	r0, 8003a28 <_vfiprintf_r+0x18>
 8003a20:	6a03      	ldr	r3, [r0, #32]
 8003a22:	b90b      	cbnz	r3, 8003a28 <_vfiprintf_r+0x18>
 8003a24:	f7ff fce2 	bl	80033ec <__sinit>
 8003a28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003a2a:	07d9      	lsls	r1, r3, #31
 8003a2c:	d405      	bmi.n	8003a3a <_vfiprintf_r+0x2a>
 8003a2e:	89ab      	ldrh	r3, [r5, #12]
 8003a30:	059a      	lsls	r2, r3, #22
 8003a32:	d402      	bmi.n	8003a3a <_vfiprintf_r+0x2a>
 8003a34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003a36:	f7ff fdcc 	bl	80035d2 <__retarget_lock_acquire_recursive>
 8003a3a:	89ab      	ldrh	r3, [r5, #12]
 8003a3c:	071b      	lsls	r3, r3, #28
 8003a3e:	d501      	bpl.n	8003a44 <_vfiprintf_r+0x34>
 8003a40:	692b      	ldr	r3, [r5, #16]
 8003a42:	b99b      	cbnz	r3, 8003a6c <_vfiprintf_r+0x5c>
 8003a44:	4629      	mov	r1, r5
 8003a46:	4630      	mov	r0, r6
 8003a48:	f000 fac4 	bl	8003fd4 <__swsetup_r>
 8003a4c:	b170      	cbz	r0, 8003a6c <_vfiprintf_r+0x5c>
 8003a4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003a50:	07dc      	lsls	r4, r3, #31
 8003a52:	d504      	bpl.n	8003a5e <_vfiprintf_r+0x4e>
 8003a54:	f04f 30ff 	mov.w	r0, #4294967295
 8003a58:	b01d      	add	sp, #116	@ 0x74
 8003a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a5e:	89ab      	ldrh	r3, [r5, #12]
 8003a60:	0598      	lsls	r0, r3, #22
 8003a62:	d4f7      	bmi.n	8003a54 <_vfiprintf_r+0x44>
 8003a64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003a66:	f7ff fdb5 	bl	80035d4 <__retarget_lock_release_recursive>
 8003a6a:	e7f3      	b.n	8003a54 <_vfiprintf_r+0x44>
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a70:	2320      	movs	r3, #32
 8003a72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003a76:	f8cd 800c 	str.w	r8, [sp, #12]
 8003a7a:	2330      	movs	r3, #48	@ 0x30
 8003a7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003c2c <_vfiprintf_r+0x21c>
 8003a80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003a84:	f04f 0901 	mov.w	r9, #1
 8003a88:	4623      	mov	r3, r4
 8003a8a:	469a      	mov	sl, r3
 8003a8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003a90:	b10a      	cbz	r2, 8003a96 <_vfiprintf_r+0x86>
 8003a92:	2a25      	cmp	r2, #37	@ 0x25
 8003a94:	d1f9      	bne.n	8003a8a <_vfiprintf_r+0x7a>
 8003a96:	ebba 0b04 	subs.w	fp, sl, r4
 8003a9a:	d00b      	beq.n	8003ab4 <_vfiprintf_r+0xa4>
 8003a9c:	465b      	mov	r3, fp
 8003a9e:	4622      	mov	r2, r4
 8003aa0:	4629      	mov	r1, r5
 8003aa2:	4630      	mov	r0, r6
 8003aa4:	f7ff ffa2 	bl	80039ec <__sfputs_r>
 8003aa8:	3001      	adds	r0, #1
 8003aaa:	f000 80a7 	beq.w	8003bfc <_vfiprintf_r+0x1ec>
 8003aae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003ab0:	445a      	add	r2, fp
 8003ab2:	9209      	str	r2, [sp, #36]	@ 0x24
 8003ab4:	f89a 3000 	ldrb.w	r3, [sl]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	f000 809f 	beq.w	8003bfc <_vfiprintf_r+0x1ec>
 8003abe:	2300      	movs	r3, #0
 8003ac0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ac4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ac8:	f10a 0a01 	add.w	sl, sl, #1
 8003acc:	9304      	str	r3, [sp, #16]
 8003ace:	9307      	str	r3, [sp, #28]
 8003ad0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003ad4:	931a      	str	r3, [sp, #104]	@ 0x68
 8003ad6:	4654      	mov	r4, sl
 8003ad8:	2205      	movs	r2, #5
 8003ada:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ade:	4853      	ldr	r0, [pc, #332]	@ (8003c2c <_vfiprintf_r+0x21c>)
 8003ae0:	f7fc fb7e 	bl	80001e0 <memchr>
 8003ae4:	9a04      	ldr	r2, [sp, #16]
 8003ae6:	b9d8      	cbnz	r0, 8003b20 <_vfiprintf_r+0x110>
 8003ae8:	06d1      	lsls	r1, r2, #27
 8003aea:	bf44      	itt	mi
 8003aec:	2320      	movmi	r3, #32
 8003aee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003af2:	0713      	lsls	r3, r2, #28
 8003af4:	bf44      	itt	mi
 8003af6:	232b      	movmi	r3, #43	@ 0x2b
 8003af8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003afc:	f89a 3000 	ldrb.w	r3, [sl]
 8003b00:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b02:	d015      	beq.n	8003b30 <_vfiprintf_r+0x120>
 8003b04:	9a07      	ldr	r2, [sp, #28]
 8003b06:	4654      	mov	r4, sl
 8003b08:	2000      	movs	r0, #0
 8003b0a:	f04f 0c0a 	mov.w	ip, #10
 8003b0e:	4621      	mov	r1, r4
 8003b10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b14:	3b30      	subs	r3, #48	@ 0x30
 8003b16:	2b09      	cmp	r3, #9
 8003b18:	d94b      	bls.n	8003bb2 <_vfiprintf_r+0x1a2>
 8003b1a:	b1b0      	cbz	r0, 8003b4a <_vfiprintf_r+0x13a>
 8003b1c:	9207      	str	r2, [sp, #28]
 8003b1e:	e014      	b.n	8003b4a <_vfiprintf_r+0x13a>
 8003b20:	eba0 0308 	sub.w	r3, r0, r8
 8003b24:	fa09 f303 	lsl.w	r3, r9, r3
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	9304      	str	r3, [sp, #16]
 8003b2c:	46a2      	mov	sl, r4
 8003b2e:	e7d2      	b.n	8003ad6 <_vfiprintf_r+0xc6>
 8003b30:	9b03      	ldr	r3, [sp, #12]
 8003b32:	1d19      	adds	r1, r3, #4
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	9103      	str	r1, [sp, #12]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	bfbb      	ittet	lt
 8003b3c:	425b      	neglt	r3, r3
 8003b3e:	f042 0202 	orrlt.w	r2, r2, #2
 8003b42:	9307      	strge	r3, [sp, #28]
 8003b44:	9307      	strlt	r3, [sp, #28]
 8003b46:	bfb8      	it	lt
 8003b48:	9204      	strlt	r2, [sp, #16]
 8003b4a:	7823      	ldrb	r3, [r4, #0]
 8003b4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8003b4e:	d10a      	bne.n	8003b66 <_vfiprintf_r+0x156>
 8003b50:	7863      	ldrb	r3, [r4, #1]
 8003b52:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b54:	d132      	bne.n	8003bbc <_vfiprintf_r+0x1ac>
 8003b56:	9b03      	ldr	r3, [sp, #12]
 8003b58:	1d1a      	adds	r2, r3, #4
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	9203      	str	r2, [sp, #12]
 8003b5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003b62:	3402      	adds	r4, #2
 8003b64:	9305      	str	r3, [sp, #20]
 8003b66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003c3c <_vfiprintf_r+0x22c>
 8003b6a:	7821      	ldrb	r1, [r4, #0]
 8003b6c:	2203      	movs	r2, #3
 8003b6e:	4650      	mov	r0, sl
 8003b70:	f7fc fb36 	bl	80001e0 <memchr>
 8003b74:	b138      	cbz	r0, 8003b86 <_vfiprintf_r+0x176>
 8003b76:	9b04      	ldr	r3, [sp, #16]
 8003b78:	eba0 000a 	sub.w	r0, r0, sl
 8003b7c:	2240      	movs	r2, #64	@ 0x40
 8003b7e:	4082      	lsls	r2, r0
 8003b80:	4313      	orrs	r3, r2
 8003b82:	3401      	adds	r4, #1
 8003b84:	9304      	str	r3, [sp, #16]
 8003b86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b8a:	4829      	ldr	r0, [pc, #164]	@ (8003c30 <_vfiprintf_r+0x220>)
 8003b8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003b90:	2206      	movs	r2, #6
 8003b92:	f7fc fb25 	bl	80001e0 <memchr>
 8003b96:	2800      	cmp	r0, #0
 8003b98:	d03f      	beq.n	8003c1a <_vfiprintf_r+0x20a>
 8003b9a:	4b26      	ldr	r3, [pc, #152]	@ (8003c34 <_vfiprintf_r+0x224>)
 8003b9c:	bb1b      	cbnz	r3, 8003be6 <_vfiprintf_r+0x1d6>
 8003b9e:	9b03      	ldr	r3, [sp, #12]
 8003ba0:	3307      	adds	r3, #7
 8003ba2:	f023 0307 	bic.w	r3, r3, #7
 8003ba6:	3308      	adds	r3, #8
 8003ba8:	9303      	str	r3, [sp, #12]
 8003baa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003bac:	443b      	add	r3, r7
 8003bae:	9309      	str	r3, [sp, #36]	@ 0x24
 8003bb0:	e76a      	b.n	8003a88 <_vfiprintf_r+0x78>
 8003bb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8003bb6:	460c      	mov	r4, r1
 8003bb8:	2001      	movs	r0, #1
 8003bba:	e7a8      	b.n	8003b0e <_vfiprintf_r+0xfe>
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	3401      	adds	r4, #1
 8003bc0:	9305      	str	r3, [sp, #20]
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	f04f 0c0a 	mov.w	ip, #10
 8003bc8:	4620      	mov	r0, r4
 8003bca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003bce:	3a30      	subs	r2, #48	@ 0x30
 8003bd0:	2a09      	cmp	r2, #9
 8003bd2:	d903      	bls.n	8003bdc <_vfiprintf_r+0x1cc>
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d0c6      	beq.n	8003b66 <_vfiprintf_r+0x156>
 8003bd8:	9105      	str	r1, [sp, #20]
 8003bda:	e7c4      	b.n	8003b66 <_vfiprintf_r+0x156>
 8003bdc:	fb0c 2101 	mla	r1, ip, r1, r2
 8003be0:	4604      	mov	r4, r0
 8003be2:	2301      	movs	r3, #1
 8003be4:	e7f0      	b.n	8003bc8 <_vfiprintf_r+0x1b8>
 8003be6:	ab03      	add	r3, sp, #12
 8003be8:	9300      	str	r3, [sp, #0]
 8003bea:	462a      	mov	r2, r5
 8003bec:	4b12      	ldr	r3, [pc, #72]	@ (8003c38 <_vfiprintf_r+0x228>)
 8003bee:	a904      	add	r1, sp, #16
 8003bf0:	4630      	mov	r0, r6
 8003bf2:	f3af 8000 	nop.w
 8003bf6:	4607      	mov	r7, r0
 8003bf8:	1c78      	adds	r0, r7, #1
 8003bfa:	d1d6      	bne.n	8003baa <_vfiprintf_r+0x19a>
 8003bfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003bfe:	07d9      	lsls	r1, r3, #31
 8003c00:	d405      	bmi.n	8003c0e <_vfiprintf_r+0x1fe>
 8003c02:	89ab      	ldrh	r3, [r5, #12]
 8003c04:	059a      	lsls	r2, r3, #22
 8003c06:	d402      	bmi.n	8003c0e <_vfiprintf_r+0x1fe>
 8003c08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003c0a:	f7ff fce3 	bl	80035d4 <__retarget_lock_release_recursive>
 8003c0e:	89ab      	ldrh	r3, [r5, #12]
 8003c10:	065b      	lsls	r3, r3, #25
 8003c12:	f53f af1f 	bmi.w	8003a54 <_vfiprintf_r+0x44>
 8003c16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003c18:	e71e      	b.n	8003a58 <_vfiprintf_r+0x48>
 8003c1a:	ab03      	add	r3, sp, #12
 8003c1c:	9300      	str	r3, [sp, #0]
 8003c1e:	462a      	mov	r2, r5
 8003c20:	4b05      	ldr	r3, [pc, #20]	@ (8003c38 <_vfiprintf_r+0x228>)
 8003c22:	a904      	add	r1, sp, #16
 8003c24:	4630      	mov	r0, r6
 8003c26:	f000 f879 	bl	8003d1c <_printf_i>
 8003c2a:	e7e4      	b.n	8003bf6 <_vfiprintf_r+0x1e6>
 8003c2c:	08005083 	.word	0x08005083
 8003c30:	0800508d 	.word	0x0800508d
 8003c34:	00000000 	.word	0x00000000
 8003c38:	080039ed 	.word	0x080039ed
 8003c3c:	08005089 	.word	0x08005089

08003c40 <_printf_common>:
 8003c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c44:	4616      	mov	r6, r2
 8003c46:	4698      	mov	r8, r3
 8003c48:	688a      	ldr	r2, [r1, #8]
 8003c4a:	690b      	ldr	r3, [r1, #16]
 8003c4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003c50:	4293      	cmp	r3, r2
 8003c52:	bfb8      	it	lt
 8003c54:	4613      	movlt	r3, r2
 8003c56:	6033      	str	r3, [r6, #0]
 8003c58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003c5c:	4607      	mov	r7, r0
 8003c5e:	460c      	mov	r4, r1
 8003c60:	b10a      	cbz	r2, 8003c66 <_printf_common+0x26>
 8003c62:	3301      	adds	r3, #1
 8003c64:	6033      	str	r3, [r6, #0]
 8003c66:	6823      	ldr	r3, [r4, #0]
 8003c68:	0699      	lsls	r1, r3, #26
 8003c6a:	bf42      	ittt	mi
 8003c6c:	6833      	ldrmi	r3, [r6, #0]
 8003c6e:	3302      	addmi	r3, #2
 8003c70:	6033      	strmi	r3, [r6, #0]
 8003c72:	6825      	ldr	r5, [r4, #0]
 8003c74:	f015 0506 	ands.w	r5, r5, #6
 8003c78:	d106      	bne.n	8003c88 <_printf_common+0x48>
 8003c7a:	f104 0a19 	add.w	sl, r4, #25
 8003c7e:	68e3      	ldr	r3, [r4, #12]
 8003c80:	6832      	ldr	r2, [r6, #0]
 8003c82:	1a9b      	subs	r3, r3, r2
 8003c84:	42ab      	cmp	r3, r5
 8003c86:	dc26      	bgt.n	8003cd6 <_printf_common+0x96>
 8003c88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003c8c:	6822      	ldr	r2, [r4, #0]
 8003c8e:	3b00      	subs	r3, #0
 8003c90:	bf18      	it	ne
 8003c92:	2301      	movne	r3, #1
 8003c94:	0692      	lsls	r2, r2, #26
 8003c96:	d42b      	bmi.n	8003cf0 <_printf_common+0xb0>
 8003c98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003c9c:	4641      	mov	r1, r8
 8003c9e:	4638      	mov	r0, r7
 8003ca0:	47c8      	blx	r9
 8003ca2:	3001      	adds	r0, #1
 8003ca4:	d01e      	beq.n	8003ce4 <_printf_common+0xa4>
 8003ca6:	6823      	ldr	r3, [r4, #0]
 8003ca8:	6922      	ldr	r2, [r4, #16]
 8003caa:	f003 0306 	and.w	r3, r3, #6
 8003cae:	2b04      	cmp	r3, #4
 8003cb0:	bf02      	ittt	eq
 8003cb2:	68e5      	ldreq	r5, [r4, #12]
 8003cb4:	6833      	ldreq	r3, [r6, #0]
 8003cb6:	1aed      	subeq	r5, r5, r3
 8003cb8:	68a3      	ldr	r3, [r4, #8]
 8003cba:	bf0c      	ite	eq
 8003cbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003cc0:	2500      	movne	r5, #0
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	bfc4      	itt	gt
 8003cc6:	1a9b      	subgt	r3, r3, r2
 8003cc8:	18ed      	addgt	r5, r5, r3
 8003cca:	2600      	movs	r6, #0
 8003ccc:	341a      	adds	r4, #26
 8003cce:	42b5      	cmp	r5, r6
 8003cd0:	d11a      	bne.n	8003d08 <_printf_common+0xc8>
 8003cd2:	2000      	movs	r0, #0
 8003cd4:	e008      	b.n	8003ce8 <_printf_common+0xa8>
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	4652      	mov	r2, sl
 8003cda:	4641      	mov	r1, r8
 8003cdc:	4638      	mov	r0, r7
 8003cde:	47c8      	blx	r9
 8003ce0:	3001      	adds	r0, #1
 8003ce2:	d103      	bne.n	8003cec <_printf_common+0xac>
 8003ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cec:	3501      	adds	r5, #1
 8003cee:	e7c6      	b.n	8003c7e <_printf_common+0x3e>
 8003cf0:	18e1      	adds	r1, r4, r3
 8003cf2:	1c5a      	adds	r2, r3, #1
 8003cf4:	2030      	movs	r0, #48	@ 0x30
 8003cf6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003cfa:	4422      	add	r2, r4
 8003cfc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003d00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003d04:	3302      	adds	r3, #2
 8003d06:	e7c7      	b.n	8003c98 <_printf_common+0x58>
 8003d08:	2301      	movs	r3, #1
 8003d0a:	4622      	mov	r2, r4
 8003d0c:	4641      	mov	r1, r8
 8003d0e:	4638      	mov	r0, r7
 8003d10:	47c8      	blx	r9
 8003d12:	3001      	adds	r0, #1
 8003d14:	d0e6      	beq.n	8003ce4 <_printf_common+0xa4>
 8003d16:	3601      	adds	r6, #1
 8003d18:	e7d9      	b.n	8003cce <_printf_common+0x8e>
	...

08003d1c <_printf_i>:
 8003d1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d20:	7e0f      	ldrb	r7, [r1, #24]
 8003d22:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003d24:	2f78      	cmp	r7, #120	@ 0x78
 8003d26:	4691      	mov	r9, r2
 8003d28:	4680      	mov	r8, r0
 8003d2a:	460c      	mov	r4, r1
 8003d2c:	469a      	mov	sl, r3
 8003d2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003d32:	d807      	bhi.n	8003d44 <_printf_i+0x28>
 8003d34:	2f62      	cmp	r7, #98	@ 0x62
 8003d36:	d80a      	bhi.n	8003d4e <_printf_i+0x32>
 8003d38:	2f00      	cmp	r7, #0
 8003d3a:	f000 80d1 	beq.w	8003ee0 <_printf_i+0x1c4>
 8003d3e:	2f58      	cmp	r7, #88	@ 0x58
 8003d40:	f000 80b8 	beq.w	8003eb4 <_printf_i+0x198>
 8003d44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003d4c:	e03a      	b.n	8003dc4 <_printf_i+0xa8>
 8003d4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003d52:	2b15      	cmp	r3, #21
 8003d54:	d8f6      	bhi.n	8003d44 <_printf_i+0x28>
 8003d56:	a101      	add	r1, pc, #4	@ (adr r1, 8003d5c <_printf_i+0x40>)
 8003d58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003d5c:	08003db5 	.word	0x08003db5
 8003d60:	08003dc9 	.word	0x08003dc9
 8003d64:	08003d45 	.word	0x08003d45
 8003d68:	08003d45 	.word	0x08003d45
 8003d6c:	08003d45 	.word	0x08003d45
 8003d70:	08003d45 	.word	0x08003d45
 8003d74:	08003dc9 	.word	0x08003dc9
 8003d78:	08003d45 	.word	0x08003d45
 8003d7c:	08003d45 	.word	0x08003d45
 8003d80:	08003d45 	.word	0x08003d45
 8003d84:	08003d45 	.word	0x08003d45
 8003d88:	08003ec7 	.word	0x08003ec7
 8003d8c:	08003df3 	.word	0x08003df3
 8003d90:	08003e81 	.word	0x08003e81
 8003d94:	08003d45 	.word	0x08003d45
 8003d98:	08003d45 	.word	0x08003d45
 8003d9c:	08003ee9 	.word	0x08003ee9
 8003da0:	08003d45 	.word	0x08003d45
 8003da4:	08003df3 	.word	0x08003df3
 8003da8:	08003d45 	.word	0x08003d45
 8003dac:	08003d45 	.word	0x08003d45
 8003db0:	08003e89 	.word	0x08003e89
 8003db4:	6833      	ldr	r3, [r6, #0]
 8003db6:	1d1a      	adds	r2, r3, #4
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	6032      	str	r2, [r6, #0]
 8003dbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003dc0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e09c      	b.n	8003f02 <_printf_i+0x1e6>
 8003dc8:	6833      	ldr	r3, [r6, #0]
 8003dca:	6820      	ldr	r0, [r4, #0]
 8003dcc:	1d19      	adds	r1, r3, #4
 8003dce:	6031      	str	r1, [r6, #0]
 8003dd0:	0606      	lsls	r6, r0, #24
 8003dd2:	d501      	bpl.n	8003dd8 <_printf_i+0xbc>
 8003dd4:	681d      	ldr	r5, [r3, #0]
 8003dd6:	e003      	b.n	8003de0 <_printf_i+0xc4>
 8003dd8:	0645      	lsls	r5, r0, #25
 8003dda:	d5fb      	bpl.n	8003dd4 <_printf_i+0xb8>
 8003ddc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003de0:	2d00      	cmp	r5, #0
 8003de2:	da03      	bge.n	8003dec <_printf_i+0xd0>
 8003de4:	232d      	movs	r3, #45	@ 0x2d
 8003de6:	426d      	negs	r5, r5
 8003de8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003dec:	4858      	ldr	r0, [pc, #352]	@ (8003f50 <_printf_i+0x234>)
 8003dee:	230a      	movs	r3, #10
 8003df0:	e011      	b.n	8003e16 <_printf_i+0xfa>
 8003df2:	6821      	ldr	r1, [r4, #0]
 8003df4:	6833      	ldr	r3, [r6, #0]
 8003df6:	0608      	lsls	r0, r1, #24
 8003df8:	f853 5b04 	ldr.w	r5, [r3], #4
 8003dfc:	d402      	bmi.n	8003e04 <_printf_i+0xe8>
 8003dfe:	0649      	lsls	r1, r1, #25
 8003e00:	bf48      	it	mi
 8003e02:	b2ad      	uxthmi	r5, r5
 8003e04:	2f6f      	cmp	r7, #111	@ 0x6f
 8003e06:	4852      	ldr	r0, [pc, #328]	@ (8003f50 <_printf_i+0x234>)
 8003e08:	6033      	str	r3, [r6, #0]
 8003e0a:	bf14      	ite	ne
 8003e0c:	230a      	movne	r3, #10
 8003e0e:	2308      	moveq	r3, #8
 8003e10:	2100      	movs	r1, #0
 8003e12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003e16:	6866      	ldr	r6, [r4, #4]
 8003e18:	60a6      	str	r6, [r4, #8]
 8003e1a:	2e00      	cmp	r6, #0
 8003e1c:	db05      	blt.n	8003e2a <_printf_i+0x10e>
 8003e1e:	6821      	ldr	r1, [r4, #0]
 8003e20:	432e      	orrs	r6, r5
 8003e22:	f021 0104 	bic.w	r1, r1, #4
 8003e26:	6021      	str	r1, [r4, #0]
 8003e28:	d04b      	beq.n	8003ec2 <_printf_i+0x1a6>
 8003e2a:	4616      	mov	r6, r2
 8003e2c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003e30:	fb03 5711 	mls	r7, r3, r1, r5
 8003e34:	5dc7      	ldrb	r7, [r0, r7]
 8003e36:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003e3a:	462f      	mov	r7, r5
 8003e3c:	42bb      	cmp	r3, r7
 8003e3e:	460d      	mov	r5, r1
 8003e40:	d9f4      	bls.n	8003e2c <_printf_i+0x110>
 8003e42:	2b08      	cmp	r3, #8
 8003e44:	d10b      	bne.n	8003e5e <_printf_i+0x142>
 8003e46:	6823      	ldr	r3, [r4, #0]
 8003e48:	07df      	lsls	r7, r3, #31
 8003e4a:	d508      	bpl.n	8003e5e <_printf_i+0x142>
 8003e4c:	6923      	ldr	r3, [r4, #16]
 8003e4e:	6861      	ldr	r1, [r4, #4]
 8003e50:	4299      	cmp	r1, r3
 8003e52:	bfde      	ittt	le
 8003e54:	2330      	movle	r3, #48	@ 0x30
 8003e56:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003e5a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003e5e:	1b92      	subs	r2, r2, r6
 8003e60:	6122      	str	r2, [r4, #16]
 8003e62:	f8cd a000 	str.w	sl, [sp]
 8003e66:	464b      	mov	r3, r9
 8003e68:	aa03      	add	r2, sp, #12
 8003e6a:	4621      	mov	r1, r4
 8003e6c:	4640      	mov	r0, r8
 8003e6e:	f7ff fee7 	bl	8003c40 <_printf_common>
 8003e72:	3001      	adds	r0, #1
 8003e74:	d14a      	bne.n	8003f0c <_printf_i+0x1f0>
 8003e76:	f04f 30ff 	mov.w	r0, #4294967295
 8003e7a:	b004      	add	sp, #16
 8003e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e80:	6823      	ldr	r3, [r4, #0]
 8003e82:	f043 0320 	orr.w	r3, r3, #32
 8003e86:	6023      	str	r3, [r4, #0]
 8003e88:	4832      	ldr	r0, [pc, #200]	@ (8003f54 <_printf_i+0x238>)
 8003e8a:	2778      	movs	r7, #120	@ 0x78
 8003e8c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003e90:	6823      	ldr	r3, [r4, #0]
 8003e92:	6831      	ldr	r1, [r6, #0]
 8003e94:	061f      	lsls	r7, r3, #24
 8003e96:	f851 5b04 	ldr.w	r5, [r1], #4
 8003e9a:	d402      	bmi.n	8003ea2 <_printf_i+0x186>
 8003e9c:	065f      	lsls	r7, r3, #25
 8003e9e:	bf48      	it	mi
 8003ea0:	b2ad      	uxthmi	r5, r5
 8003ea2:	6031      	str	r1, [r6, #0]
 8003ea4:	07d9      	lsls	r1, r3, #31
 8003ea6:	bf44      	itt	mi
 8003ea8:	f043 0320 	orrmi.w	r3, r3, #32
 8003eac:	6023      	strmi	r3, [r4, #0]
 8003eae:	b11d      	cbz	r5, 8003eb8 <_printf_i+0x19c>
 8003eb0:	2310      	movs	r3, #16
 8003eb2:	e7ad      	b.n	8003e10 <_printf_i+0xf4>
 8003eb4:	4826      	ldr	r0, [pc, #152]	@ (8003f50 <_printf_i+0x234>)
 8003eb6:	e7e9      	b.n	8003e8c <_printf_i+0x170>
 8003eb8:	6823      	ldr	r3, [r4, #0]
 8003eba:	f023 0320 	bic.w	r3, r3, #32
 8003ebe:	6023      	str	r3, [r4, #0]
 8003ec0:	e7f6      	b.n	8003eb0 <_printf_i+0x194>
 8003ec2:	4616      	mov	r6, r2
 8003ec4:	e7bd      	b.n	8003e42 <_printf_i+0x126>
 8003ec6:	6833      	ldr	r3, [r6, #0]
 8003ec8:	6825      	ldr	r5, [r4, #0]
 8003eca:	6961      	ldr	r1, [r4, #20]
 8003ecc:	1d18      	adds	r0, r3, #4
 8003ece:	6030      	str	r0, [r6, #0]
 8003ed0:	062e      	lsls	r6, r5, #24
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	d501      	bpl.n	8003eda <_printf_i+0x1be>
 8003ed6:	6019      	str	r1, [r3, #0]
 8003ed8:	e002      	b.n	8003ee0 <_printf_i+0x1c4>
 8003eda:	0668      	lsls	r0, r5, #25
 8003edc:	d5fb      	bpl.n	8003ed6 <_printf_i+0x1ba>
 8003ede:	8019      	strh	r1, [r3, #0]
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	6123      	str	r3, [r4, #16]
 8003ee4:	4616      	mov	r6, r2
 8003ee6:	e7bc      	b.n	8003e62 <_printf_i+0x146>
 8003ee8:	6833      	ldr	r3, [r6, #0]
 8003eea:	1d1a      	adds	r2, r3, #4
 8003eec:	6032      	str	r2, [r6, #0]
 8003eee:	681e      	ldr	r6, [r3, #0]
 8003ef0:	6862      	ldr	r2, [r4, #4]
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	4630      	mov	r0, r6
 8003ef6:	f7fc f973 	bl	80001e0 <memchr>
 8003efa:	b108      	cbz	r0, 8003f00 <_printf_i+0x1e4>
 8003efc:	1b80      	subs	r0, r0, r6
 8003efe:	6060      	str	r0, [r4, #4]
 8003f00:	6863      	ldr	r3, [r4, #4]
 8003f02:	6123      	str	r3, [r4, #16]
 8003f04:	2300      	movs	r3, #0
 8003f06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f0a:	e7aa      	b.n	8003e62 <_printf_i+0x146>
 8003f0c:	6923      	ldr	r3, [r4, #16]
 8003f0e:	4632      	mov	r2, r6
 8003f10:	4649      	mov	r1, r9
 8003f12:	4640      	mov	r0, r8
 8003f14:	47d0      	blx	sl
 8003f16:	3001      	adds	r0, #1
 8003f18:	d0ad      	beq.n	8003e76 <_printf_i+0x15a>
 8003f1a:	6823      	ldr	r3, [r4, #0]
 8003f1c:	079b      	lsls	r3, r3, #30
 8003f1e:	d413      	bmi.n	8003f48 <_printf_i+0x22c>
 8003f20:	68e0      	ldr	r0, [r4, #12]
 8003f22:	9b03      	ldr	r3, [sp, #12]
 8003f24:	4298      	cmp	r0, r3
 8003f26:	bfb8      	it	lt
 8003f28:	4618      	movlt	r0, r3
 8003f2a:	e7a6      	b.n	8003e7a <_printf_i+0x15e>
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	4632      	mov	r2, r6
 8003f30:	4649      	mov	r1, r9
 8003f32:	4640      	mov	r0, r8
 8003f34:	47d0      	blx	sl
 8003f36:	3001      	adds	r0, #1
 8003f38:	d09d      	beq.n	8003e76 <_printf_i+0x15a>
 8003f3a:	3501      	adds	r5, #1
 8003f3c:	68e3      	ldr	r3, [r4, #12]
 8003f3e:	9903      	ldr	r1, [sp, #12]
 8003f40:	1a5b      	subs	r3, r3, r1
 8003f42:	42ab      	cmp	r3, r5
 8003f44:	dcf2      	bgt.n	8003f2c <_printf_i+0x210>
 8003f46:	e7eb      	b.n	8003f20 <_printf_i+0x204>
 8003f48:	2500      	movs	r5, #0
 8003f4a:	f104 0619 	add.w	r6, r4, #25
 8003f4e:	e7f5      	b.n	8003f3c <_printf_i+0x220>
 8003f50:	08005094 	.word	0x08005094
 8003f54:	080050a5 	.word	0x080050a5

08003f58 <__swbuf_r>:
 8003f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f5a:	460e      	mov	r6, r1
 8003f5c:	4614      	mov	r4, r2
 8003f5e:	4605      	mov	r5, r0
 8003f60:	b118      	cbz	r0, 8003f6a <__swbuf_r+0x12>
 8003f62:	6a03      	ldr	r3, [r0, #32]
 8003f64:	b90b      	cbnz	r3, 8003f6a <__swbuf_r+0x12>
 8003f66:	f7ff fa41 	bl	80033ec <__sinit>
 8003f6a:	69a3      	ldr	r3, [r4, #24]
 8003f6c:	60a3      	str	r3, [r4, #8]
 8003f6e:	89a3      	ldrh	r3, [r4, #12]
 8003f70:	071a      	lsls	r2, r3, #28
 8003f72:	d501      	bpl.n	8003f78 <__swbuf_r+0x20>
 8003f74:	6923      	ldr	r3, [r4, #16]
 8003f76:	b943      	cbnz	r3, 8003f8a <__swbuf_r+0x32>
 8003f78:	4621      	mov	r1, r4
 8003f7a:	4628      	mov	r0, r5
 8003f7c:	f000 f82a 	bl	8003fd4 <__swsetup_r>
 8003f80:	b118      	cbz	r0, 8003f8a <__swbuf_r+0x32>
 8003f82:	f04f 37ff 	mov.w	r7, #4294967295
 8003f86:	4638      	mov	r0, r7
 8003f88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f8a:	6823      	ldr	r3, [r4, #0]
 8003f8c:	6922      	ldr	r2, [r4, #16]
 8003f8e:	1a98      	subs	r0, r3, r2
 8003f90:	6963      	ldr	r3, [r4, #20]
 8003f92:	b2f6      	uxtb	r6, r6
 8003f94:	4283      	cmp	r3, r0
 8003f96:	4637      	mov	r7, r6
 8003f98:	dc05      	bgt.n	8003fa6 <__swbuf_r+0x4e>
 8003f9a:	4621      	mov	r1, r4
 8003f9c:	4628      	mov	r0, r5
 8003f9e:	f7ff fcbd 	bl	800391c <_fflush_r>
 8003fa2:	2800      	cmp	r0, #0
 8003fa4:	d1ed      	bne.n	8003f82 <__swbuf_r+0x2a>
 8003fa6:	68a3      	ldr	r3, [r4, #8]
 8003fa8:	3b01      	subs	r3, #1
 8003faa:	60a3      	str	r3, [r4, #8]
 8003fac:	6823      	ldr	r3, [r4, #0]
 8003fae:	1c5a      	adds	r2, r3, #1
 8003fb0:	6022      	str	r2, [r4, #0]
 8003fb2:	701e      	strb	r6, [r3, #0]
 8003fb4:	6962      	ldr	r2, [r4, #20]
 8003fb6:	1c43      	adds	r3, r0, #1
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d004      	beq.n	8003fc6 <__swbuf_r+0x6e>
 8003fbc:	89a3      	ldrh	r3, [r4, #12]
 8003fbe:	07db      	lsls	r3, r3, #31
 8003fc0:	d5e1      	bpl.n	8003f86 <__swbuf_r+0x2e>
 8003fc2:	2e0a      	cmp	r6, #10
 8003fc4:	d1df      	bne.n	8003f86 <__swbuf_r+0x2e>
 8003fc6:	4621      	mov	r1, r4
 8003fc8:	4628      	mov	r0, r5
 8003fca:	f7ff fca7 	bl	800391c <_fflush_r>
 8003fce:	2800      	cmp	r0, #0
 8003fd0:	d0d9      	beq.n	8003f86 <__swbuf_r+0x2e>
 8003fd2:	e7d6      	b.n	8003f82 <__swbuf_r+0x2a>

08003fd4 <__swsetup_r>:
 8003fd4:	b538      	push	{r3, r4, r5, lr}
 8003fd6:	4b29      	ldr	r3, [pc, #164]	@ (800407c <__swsetup_r+0xa8>)
 8003fd8:	4605      	mov	r5, r0
 8003fda:	6818      	ldr	r0, [r3, #0]
 8003fdc:	460c      	mov	r4, r1
 8003fde:	b118      	cbz	r0, 8003fe8 <__swsetup_r+0x14>
 8003fe0:	6a03      	ldr	r3, [r0, #32]
 8003fe2:	b90b      	cbnz	r3, 8003fe8 <__swsetup_r+0x14>
 8003fe4:	f7ff fa02 	bl	80033ec <__sinit>
 8003fe8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fec:	0719      	lsls	r1, r3, #28
 8003fee:	d422      	bmi.n	8004036 <__swsetup_r+0x62>
 8003ff0:	06da      	lsls	r2, r3, #27
 8003ff2:	d407      	bmi.n	8004004 <__swsetup_r+0x30>
 8003ff4:	2209      	movs	r2, #9
 8003ff6:	602a      	str	r2, [r5, #0]
 8003ff8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ffc:	81a3      	strh	r3, [r4, #12]
 8003ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8004002:	e033      	b.n	800406c <__swsetup_r+0x98>
 8004004:	0758      	lsls	r0, r3, #29
 8004006:	d512      	bpl.n	800402e <__swsetup_r+0x5a>
 8004008:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800400a:	b141      	cbz	r1, 800401e <__swsetup_r+0x4a>
 800400c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004010:	4299      	cmp	r1, r3
 8004012:	d002      	beq.n	800401a <__swsetup_r+0x46>
 8004014:	4628      	mov	r0, r5
 8004016:	f7ff fafd 	bl	8003614 <_free_r>
 800401a:	2300      	movs	r3, #0
 800401c:	6363      	str	r3, [r4, #52]	@ 0x34
 800401e:	89a3      	ldrh	r3, [r4, #12]
 8004020:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004024:	81a3      	strh	r3, [r4, #12]
 8004026:	2300      	movs	r3, #0
 8004028:	6063      	str	r3, [r4, #4]
 800402a:	6923      	ldr	r3, [r4, #16]
 800402c:	6023      	str	r3, [r4, #0]
 800402e:	89a3      	ldrh	r3, [r4, #12]
 8004030:	f043 0308 	orr.w	r3, r3, #8
 8004034:	81a3      	strh	r3, [r4, #12]
 8004036:	6923      	ldr	r3, [r4, #16]
 8004038:	b94b      	cbnz	r3, 800404e <__swsetup_r+0x7a>
 800403a:	89a3      	ldrh	r3, [r4, #12]
 800403c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004040:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004044:	d003      	beq.n	800404e <__swsetup_r+0x7a>
 8004046:	4621      	mov	r1, r4
 8004048:	4628      	mov	r0, r5
 800404a:	f000 f883 	bl	8004154 <__smakebuf_r>
 800404e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004052:	f013 0201 	ands.w	r2, r3, #1
 8004056:	d00a      	beq.n	800406e <__swsetup_r+0x9a>
 8004058:	2200      	movs	r2, #0
 800405a:	60a2      	str	r2, [r4, #8]
 800405c:	6962      	ldr	r2, [r4, #20]
 800405e:	4252      	negs	r2, r2
 8004060:	61a2      	str	r2, [r4, #24]
 8004062:	6922      	ldr	r2, [r4, #16]
 8004064:	b942      	cbnz	r2, 8004078 <__swsetup_r+0xa4>
 8004066:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800406a:	d1c5      	bne.n	8003ff8 <__swsetup_r+0x24>
 800406c:	bd38      	pop	{r3, r4, r5, pc}
 800406e:	0799      	lsls	r1, r3, #30
 8004070:	bf58      	it	pl
 8004072:	6962      	ldrpl	r2, [r4, #20]
 8004074:	60a2      	str	r2, [r4, #8]
 8004076:	e7f4      	b.n	8004062 <__swsetup_r+0x8e>
 8004078:	2000      	movs	r0, #0
 800407a:	e7f7      	b.n	800406c <__swsetup_r+0x98>
 800407c:	20000020 	.word	0x20000020

08004080 <_raise_r>:
 8004080:	291f      	cmp	r1, #31
 8004082:	b538      	push	{r3, r4, r5, lr}
 8004084:	4605      	mov	r5, r0
 8004086:	460c      	mov	r4, r1
 8004088:	d904      	bls.n	8004094 <_raise_r+0x14>
 800408a:	2316      	movs	r3, #22
 800408c:	6003      	str	r3, [r0, #0]
 800408e:	f04f 30ff 	mov.w	r0, #4294967295
 8004092:	bd38      	pop	{r3, r4, r5, pc}
 8004094:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004096:	b112      	cbz	r2, 800409e <_raise_r+0x1e>
 8004098:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800409c:	b94b      	cbnz	r3, 80040b2 <_raise_r+0x32>
 800409e:	4628      	mov	r0, r5
 80040a0:	f000 f830 	bl	8004104 <_getpid_r>
 80040a4:	4622      	mov	r2, r4
 80040a6:	4601      	mov	r1, r0
 80040a8:	4628      	mov	r0, r5
 80040aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80040ae:	f000 b817 	b.w	80040e0 <_kill_r>
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d00a      	beq.n	80040cc <_raise_r+0x4c>
 80040b6:	1c59      	adds	r1, r3, #1
 80040b8:	d103      	bne.n	80040c2 <_raise_r+0x42>
 80040ba:	2316      	movs	r3, #22
 80040bc:	6003      	str	r3, [r0, #0]
 80040be:	2001      	movs	r0, #1
 80040c0:	e7e7      	b.n	8004092 <_raise_r+0x12>
 80040c2:	2100      	movs	r1, #0
 80040c4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80040c8:	4620      	mov	r0, r4
 80040ca:	4798      	blx	r3
 80040cc:	2000      	movs	r0, #0
 80040ce:	e7e0      	b.n	8004092 <_raise_r+0x12>

080040d0 <raise>:
 80040d0:	4b02      	ldr	r3, [pc, #8]	@ (80040dc <raise+0xc>)
 80040d2:	4601      	mov	r1, r0
 80040d4:	6818      	ldr	r0, [r3, #0]
 80040d6:	f7ff bfd3 	b.w	8004080 <_raise_r>
 80040da:	bf00      	nop
 80040dc:	20000020 	.word	0x20000020

080040e0 <_kill_r>:
 80040e0:	b538      	push	{r3, r4, r5, lr}
 80040e2:	4d07      	ldr	r5, [pc, #28]	@ (8004100 <_kill_r+0x20>)
 80040e4:	2300      	movs	r3, #0
 80040e6:	4604      	mov	r4, r0
 80040e8:	4608      	mov	r0, r1
 80040ea:	4611      	mov	r1, r2
 80040ec:	602b      	str	r3, [r5, #0]
 80040ee:	f7fd fa52 	bl	8001596 <_kill>
 80040f2:	1c43      	adds	r3, r0, #1
 80040f4:	d102      	bne.n	80040fc <_kill_r+0x1c>
 80040f6:	682b      	ldr	r3, [r5, #0]
 80040f8:	b103      	cbz	r3, 80040fc <_kill_r+0x1c>
 80040fa:	6023      	str	r3, [r4, #0]
 80040fc:	bd38      	pop	{r3, r4, r5, pc}
 80040fe:	bf00      	nop
 8004100:	20000440 	.word	0x20000440

08004104 <_getpid_r>:
 8004104:	f7fd ba3f 	b.w	8001586 <_getpid>

08004108 <__swhatbuf_r>:
 8004108:	b570      	push	{r4, r5, r6, lr}
 800410a:	460c      	mov	r4, r1
 800410c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004110:	2900      	cmp	r1, #0
 8004112:	b096      	sub	sp, #88	@ 0x58
 8004114:	4615      	mov	r5, r2
 8004116:	461e      	mov	r6, r3
 8004118:	da0d      	bge.n	8004136 <__swhatbuf_r+0x2e>
 800411a:	89a3      	ldrh	r3, [r4, #12]
 800411c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004120:	f04f 0100 	mov.w	r1, #0
 8004124:	bf14      	ite	ne
 8004126:	2340      	movne	r3, #64	@ 0x40
 8004128:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800412c:	2000      	movs	r0, #0
 800412e:	6031      	str	r1, [r6, #0]
 8004130:	602b      	str	r3, [r5, #0]
 8004132:	b016      	add	sp, #88	@ 0x58
 8004134:	bd70      	pop	{r4, r5, r6, pc}
 8004136:	466a      	mov	r2, sp
 8004138:	f000 f848 	bl	80041cc <_fstat_r>
 800413c:	2800      	cmp	r0, #0
 800413e:	dbec      	blt.n	800411a <__swhatbuf_r+0x12>
 8004140:	9901      	ldr	r1, [sp, #4]
 8004142:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004146:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800414a:	4259      	negs	r1, r3
 800414c:	4159      	adcs	r1, r3
 800414e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004152:	e7eb      	b.n	800412c <__swhatbuf_r+0x24>

08004154 <__smakebuf_r>:
 8004154:	898b      	ldrh	r3, [r1, #12]
 8004156:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004158:	079d      	lsls	r5, r3, #30
 800415a:	4606      	mov	r6, r0
 800415c:	460c      	mov	r4, r1
 800415e:	d507      	bpl.n	8004170 <__smakebuf_r+0x1c>
 8004160:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004164:	6023      	str	r3, [r4, #0]
 8004166:	6123      	str	r3, [r4, #16]
 8004168:	2301      	movs	r3, #1
 800416a:	6163      	str	r3, [r4, #20]
 800416c:	b003      	add	sp, #12
 800416e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004170:	ab01      	add	r3, sp, #4
 8004172:	466a      	mov	r2, sp
 8004174:	f7ff ffc8 	bl	8004108 <__swhatbuf_r>
 8004178:	9f00      	ldr	r7, [sp, #0]
 800417a:	4605      	mov	r5, r0
 800417c:	4639      	mov	r1, r7
 800417e:	4630      	mov	r0, r6
 8004180:	f7ff fabc 	bl	80036fc <_malloc_r>
 8004184:	b948      	cbnz	r0, 800419a <__smakebuf_r+0x46>
 8004186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800418a:	059a      	lsls	r2, r3, #22
 800418c:	d4ee      	bmi.n	800416c <__smakebuf_r+0x18>
 800418e:	f023 0303 	bic.w	r3, r3, #3
 8004192:	f043 0302 	orr.w	r3, r3, #2
 8004196:	81a3      	strh	r3, [r4, #12]
 8004198:	e7e2      	b.n	8004160 <__smakebuf_r+0xc>
 800419a:	89a3      	ldrh	r3, [r4, #12]
 800419c:	6020      	str	r0, [r4, #0]
 800419e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041a2:	81a3      	strh	r3, [r4, #12]
 80041a4:	9b01      	ldr	r3, [sp, #4]
 80041a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80041aa:	b15b      	cbz	r3, 80041c4 <__smakebuf_r+0x70>
 80041ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80041b0:	4630      	mov	r0, r6
 80041b2:	f000 f81d 	bl	80041f0 <_isatty_r>
 80041b6:	b128      	cbz	r0, 80041c4 <__smakebuf_r+0x70>
 80041b8:	89a3      	ldrh	r3, [r4, #12]
 80041ba:	f023 0303 	bic.w	r3, r3, #3
 80041be:	f043 0301 	orr.w	r3, r3, #1
 80041c2:	81a3      	strh	r3, [r4, #12]
 80041c4:	89a3      	ldrh	r3, [r4, #12]
 80041c6:	431d      	orrs	r5, r3
 80041c8:	81a5      	strh	r5, [r4, #12]
 80041ca:	e7cf      	b.n	800416c <__smakebuf_r+0x18>

080041cc <_fstat_r>:
 80041cc:	b538      	push	{r3, r4, r5, lr}
 80041ce:	4d07      	ldr	r5, [pc, #28]	@ (80041ec <_fstat_r+0x20>)
 80041d0:	2300      	movs	r3, #0
 80041d2:	4604      	mov	r4, r0
 80041d4:	4608      	mov	r0, r1
 80041d6:	4611      	mov	r1, r2
 80041d8:	602b      	str	r3, [r5, #0]
 80041da:	f7fd fa3c 	bl	8001656 <_fstat>
 80041de:	1c43      	adds	r3, r0, #1
 80041e0:	d102      	bne.n	80041e8 <_fstat_r+0x1c>
 80041e2:	682b      	ldr	r3, [r5, #0]
 80041e4:	b103      	cbz	r3, 80041e8 <_fstat_r+0x1c>
 80041e6:	6023      	str	r3, [r4, #0]
 80041e8:	bd38      	pop	{r3, r4, r5, pc}
 80041ea:	bf00      	nop
 80041ec:	20000440 	.word	0x20000440

080041f0 <_isatty_r>:
 80041f0:	b538      	push	{r3, r4, r5, lr}
 80041f2:	4d06      	ldr	r5, [pc, #24]	@ (800420c <_isatty_r+0x1c>)
 80041f4:	2300      	movs	r3, #0
 80041f6:	4604      	mov	r4, r0
 80041f8:	4608      	mov	r0, r1
 80041fa:	602b      	str	r3, [r5, #0]
 80041fc:	f7fd fa3b 	bl	8001676 <_isatty>
 8004200:	1c43      	adds	r3, r0, #1
 8004202:	d102      	bne.n	800420a <_isatty_r+0x1a>
 8004204:	682b      	ldr	r3, [r5, #0]
 8004206:	b103      	cbz	r3, 800420a <_isatty_r+0x1a>
 8004208:	6023      	str	r3, [r4, #0]
 800420a:	bd38      	pop	{r3, r4, r5, pc}
 800420c:	20000440 	.word	0x20000440

08004210 <_init>:
 8004210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004212:	bf00      	nop
 8004214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004216:	bc08      	pop	{r3}
 8004218:	469e      	mov	lr, r3
 800421a:	4770      	bx	lr

0800421c <_fini>:
 800421c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800421e:	bf00      	nop
 8004220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004222:	bc08      	pop	{r3}
 8004224:	469e      	mov	lr, r3
 8004226:	4770      	bx	lr
