#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fb376f6d80 .scope module, "And" "And" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o000001fb376f6f48 .functor BUFZ 1, C4<z>; HiZ drive
o000001fb376f6f78 .functor BUFZ 1, C4<z>; HiZ drive
L_000001fb376c2910 .functor AND 1, o000001fb376f6f48, o000001fb376f6f78, C4<1>, C4<1>;
v000001fb376c2b50_0 .net *"_ivl_2", 0 0, L_000001fb376c2910;  1 drivers
v000001fb376c2d70_0 .net "a", 0 0, o000001fb376f6f48;  0 drivers
v000001fb376c3000_0 .net "b", 0 0, o000001fb376f6f78;  0 drivers
v000001fb3781ee30_0 .var "y", 0 0;
E_000001fb376f4d70 .event anyedge, L_000001fb376c2910;
    .scope S_000001fb376f6d80;
T_0 ;
    %wait E_000001fb376f4d70;
    %load/vec4 v000001fb376c2d70_0;
    %load/vec4 v000001fb376c3000_0;
    %and;
    %store/vec4 v000001fb3781ee30_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "And.v";
