# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Full Adder.srcs/sources_1/new/fulladder.vhd" \
"../../../../Full Adder.srcs/sim_1/new/fulladder tb.vhd" \

# Do not sort compile order
nosort
