; ModuleID = '/home/alex/Documents/RFNoCFrameSynchHWAccel/correlatorDev/correlator/solution1/.autopilot/db/a.o.2.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@phaseClassValid_V_9 = internal global i1 false
@phaseClassValid_V_8 = internal global i1 false
@phaseClassValid_V_7 = internal global i1 false
@phaseClassValid_V_6 = internal global i1 false
@phaseClassValid_V_5 = internal global i1 false
@phaseClassValid_V_4 = internal global i1 false
@phaseClassValid_V_3 = internal global i1 false
@phaseClassValid_V_2 = internal global i1 false
@phaseClassValid_V_15 = internal global i1 false
@phaseClassValid_V_14 = internal global i1 false
@phaseClassValid_V_13 = internal global i1 false
@phaseClassValid_V_12 = internal global i1 false
@phaseClassValid_V_11 = internal global i1 false
@phaseClassValid_V_10 = internal global i1 false
@phaseClassValid_V_1 = internal global i1 false
@phaseClassValid_V_0 = internal global i1 false
@phaseClass9_V_8 = internal unnamed_addr global i16 0
@phaseClass9_V_7 = internal unnamed_addr global i16 0
@phaseClass9_V_6 = internal unnamed_addr global i16 0
@phaseClass9_V_5 = internal unnamed_addr global i16 0
@phaseClass9_V_4 = internal unnamed_addr global i16 0
@phaseClass9_V_3 = internal unnamed_addr global i16 0
@phaseClass9_V_2 = internal unnamed_addr global i16 0
@phaseClass9_V_1 = internal unnamed_addr global i16 0
@phaseClass9_V_0 = internal unnamed_addr global i16 0
@phaseClass8_V_8 = internal unnamed_addr global i16 0
@phaseClass8_V_7 = internal unnamed_addr global i16 0
@phaseClass8_V_6 = internal unnamed_addr global i16 0
@phaseClass8_V_5 = internal unnamed_addr global i16 0
@phaseClass8_V_4 = internal unnamed_addr global i16 0
@phaseClass8_V_3 = internal unnamed_addr global i16 0
@phaseClass8_V_2 = internal unnamed_addr global i16 0
@phaseClass8_V_1 = internal unnamed_addr global i16 0
@phaseClass8_V_0 = internal unnamed_addr global i16 0
@phaseClass7_V_8 = internal unnamed_addr global i16 0
@phaseClass7_V_7 = internal unnamed_addr global i16 0
@phaseClass7_V_6 = internal unnamed_addr global i16 0
@phaseClass7_V_5 = internal unnamed_addr global i16 0
@phaseClass7_V_4 = internal unnamed_addr global i16 0
@phaseClass7_V_3 = internal unnamed_addr global i16 0
@phaseClass7_V_2 = internal unnamed_addr global i16 0
@phaseClass7_V_1 = internal unnamed_addr global i16 0
@phaseClass7_V_0 = internal unnamed_addr global i16 0
@phaseClass6_V_8 = internal unnamed_addr global i16 0
@phaseClass6_V_7 = internal unnamed_addr global i16 0
@phaseClass6_V_6 = internal unnamed_addr global i16 0
@phaseClass6_V_5 = internal unnamed_addr global i16 0
@phaseClass6_V_4 = internal unnamed_addr global i16 0
@phaseClass6_V_3 = internal unnamed_addr global i16 0
@phaseClass6_V_2 = internal unnamed_addr global i16 0
@phaseClass6_V_1 = internal unnamed_addr global i16 0
@phaseClass6_V_0 = internal unnamed_addr global i16 0
@phaseClass5_V_8 = internal unnamed_addr global i16 0
@phaseClass5_V_7 = internal unnamed_addr global i16 0
@phaseClass5_V_6 = internal unnamed_addr global i16 0
@phaseClass5_V_5 = internal unnamed_addr global i16 0
@phaseClass5_V_4 = internal unnamed_addr global i16 0
@phaseClass5_V_3 = internal unnamed_addr global i16 0
@phaseClass5_V_2 = internal unnamed_addr global i16 0
@phaseClass5_V_1 = internal unnamed_addr global i16 0
@phaseClass5_V_0 = internal unnamed_addr global i16 0
@phaseClass4_V_8 = internal unnamed_addr global i16 0
@phaseClass4_V_7 = internal unnamed_addr global i16 0
@phaseClass4_V_6 = internal unnamed_addr global i16 0
@phaseClass4_V_5 = internal unnamed_addr global i16 0
@phaseClass4_V_4 = internal unnamed_addr global i16 0
@phaseClass4_V_3 = internal unnamed_addr global i16 0
@phaseClass4_V_2 = internal unnamed_addr global i16 0
@phaseClass4_V_1 = internal unnamed_addr global i16 0
@phaseClass4_V_0 = internal unnamed_addr global i16 0
@phaseClass3_V_8 = internal unnamed_addr global i16 0
@phaseClass3_V_7 = internal unnamed_addr global i16 0
@phaseClass3_V_6 = internal unnamed_addr global i16 0
@phaseClass3_V_5 = internal unnamed_addr global i16 0
@phaseClass3_V_4 = internal unnamed_addr global i16 0
@phaseClass3_V_3 = internal unnamed_addr global i16 0
@phaseClass3_V_2 = internal unnamed_addr global i16 0
@phaseClass3_V_1 = internal unnamed_addr global i16 0
@phaseClass3_V_0 = internal unnamed_addr global i16 0
@phaseClass2_V_8 = internal unnamed_addr global i16 0
@phaseClass2_V_7 = internal unnamed_addr global i16 0
@phaseClass2_V_6 = internal unnamed_addr global i16 0
@phaseClass2_V_5 = internal unnamed_addr global i16 0
@phaseClass2_V_4 = internal unnamed_addr global i16 0
@phaseClass2_V_3 = internal unnamed_addr global i16 0
@phaseClass2_V_2 = internal unnamed_addr global i16 0
@phaseClass2_V_1 = internal unnamed_addr global i16 0
@phaseClass2_V_0 = internal unnamed_addr global i16 0
@phaseClass15_V_8 = internal unnamed_addr global i16 0
@phaseClass15_V_7 = internal unnamed_addr global i16 0
@phaseClass15_V_6 = internal unnamed_addr global i16 0
@phaseClass15_V_5 = internal unnamed_addr global i16 0
@phaseClass15_V_4 = internal unnamed_addr global i16 0
@phaseClass15_V_3 = internal unnamed_addr global i16 0
@phaseClass15_V_2 = internal unnamed_addr global i16 0
@phaseClass15_V_1 = internal unnamed_addr global i16 0
@phaseClass15_V_0 = internal unnamed_addr global i16 0
@phaseClass14_V_8 = internal unnamed_addr global i16 0
@phaseClass14_V_7 = internal unnamed_addr global i16 0
@phaseClass14_V_6 = internal unnamed_addr global i16 0
@phaseClass14_V_5 = internal unnamed_addr global i16 0
@phaseClass14_V_4 = internal unnamed_addr global i16 0
@phaseClass14_V_3 = internal unnamed_addr global i16 0
@phaseClass14_V_2 = internal unnamed_addr global i16 0
@phaseClass14_V_1 = internal unnamed_addr global i16 0
@phaseClass14_V_0 = internal unnamed_addr global i16 0
@phaseClass13_V_8 = internal unnamed_addr global i16 0
@phaseClass13_V_7 = internal unnamed_addr global i16 0
@phaseClass13_V_6 = internal unnamed_addr global i16 0
@phaseClass13_V_5 = internal unnamed_addr global i16 0
@phaseClass13_V_4 = internal unnamed_addr global i16 0
@phaseClass13_V_3 = internal unnamed_addr global i16 0
@phaseClass13_V_2 = internal unnamed_addr global i16 0
@phaseClass13_V_1 = internal unnamed_addr global i16 0
@phaseClass13_V_0 = internal unnamed_addr global i16 0
@phaseClass12_V_8 = internal unnamed_addr global i16 0
@phaseClass12_V_7 = internal unnamed_addr global i16 0
@phaseClass12_V_6 = internal unnamed_addr global i16 0
@phaseClass12_V_5 = internal unnamed_addr global i16 0
@phaseClass12_V_4 = internal unnamed_addr global i16 0
@phaseClass12_V_3 = internal unnamed_addr global i16 0
@phaseClass12_V_2 = internal unnamed_addr global i16 0
@phaseClass12_V_1 = internal unnamed_addr global i16 0
@phaseClass12_V_0 = internal unnamed_addr global i16 0
@phaseClass11_V_8 = internal unnamed_addr global i16 0
@phaseClass11_V_7 = internal unnamed_addr global i16 0
@phaseClass11_V_6 = internal unnamed_addr global i16 0
@phaseClass11_V_5 = internal unnamed_addr global i16 0
@phaseClass11_V_4 = internal unnamed_addr global i16 0
@phaseClass11_V_3 = internal unnamed_addr global i16 0
@phaseClass11_V_2 = internal unnamed_addr global i16 0
@phaseClass11_V_1 = internal unnamed_addr global i16 0
@phaseClass11_V_0 = internal unnamed_addr global i16 0
@phaseClass10_V_8 = internal unnamed_addr global i16 0
@phaseClass10_V_7 = internal unnamed_addr global i16 0
@phaseClass10_V_6 = internal unnamed_addr global i16 0
@phaseClass10_V_5 = internal unnamed_addr global i16 0
@phaseClass10_V_4 = internal unnamed_addr global i16 0
@phaseClass10_V_3 = internal unnamed_addr global i16 0
@phaseClass10_V_2 = internal unnamed_addr global i16 0
@phaseClass10_V_1 = internal unnamed_addr global i16 0
@phaseClass10_V_0 = internal unnamed_addr global i16 0
@phaseClass1_V_8 = internal unnamed_addr global i16 0
@phaseClass1_V_7 = internal unnamed_addr global i16 0
@phaseClass1_V_6 = internal unnamed_addr global i16 0
@phaseClass1_V_5 = internal unnamed_addr global i16 0
@phaseClass1_V_4 = internal unnamed_addr global i16 0
@phaseClass1_V_3 = internal unnamed_addr global i16 0
@phaseClass1_V_2 = internal unnamed_addr global i16 0
@phaseClass1_V_1 = internal unnamed_addr global i16 0
@phaseClass1_V_0 = internal unnamed_addr global i16 0
@phaseClass0_V_9 = internal unnamed_addr global i16 0
@phaseClass0_V_8 = internal unnamed_addr global i16 0
@phaseClass0_V_7 = internal unnamed_addr global i16 0
@phaseClass0_V_6 = internal unnamed_addr global i16 0
@phaseClass0_V_5 = internal unnamed_addr global i16 0
@phaseClass0_V_4 = internal unnamed_addr global i16 0
@phaseClass0_V_3 = internal unnamed_addr global i16 0
@phaseClass0_V_2 = internal unnamed_addr global i16 0
@phaseClass0_V_14 = internal unnamed_addr global i16 0
@phaseClass0_V_13 = internal unnamed_addr global i16 0
@phaseClass0_V_12 = internal unnamed_addr global i16 0
@phaseClass0_V_11 = internal unnamed_addr global i16 0
@phaseClass0_V_10 = internal unnamed_addr global i16 0
@phaseClass0_V_1 = internal unnamed_addr global i16 0
@phaseClass0_V_0 = internal unnamed_addr global i16 0
@newVal_V = internal global i16 0
@loadCount_V = internal global i32 0
@llvm_global_ctors_1 = appending global [0 x void ()*] zeroinitializer
@llvm_global_ctors_0 = appending global [0 x i32] zeroinitializer
@currentState = internal unnamed_addr global i1 false, align 1
@correlator_str = internal unnamed_addr constant [11 x i8] c"correlator\00"
@corHelperI_V = internal global i32 0
@Phase0_V_8 = internal unnamed_addr global i32 0
@Phase0_V_7 = internal unnamed_addr global i32 0
@Phase0_V_6 = internal unnamed_addr global i32 0
@Phase0_V_5 = internal unnamed_addr global i32 0
@Phase0_V_4 = internal unnamed_addr global i32 0
@Phase0_V_3 = internal unnamed_addr global i32 0
@Phase0_V_2 = internal unnamed_addr global i32 0
@Phase0_V_1 = internal unnamed_addr global i32 0
@Phase0_V_0 = internal unnamed_addr global i32 0
@p_str3 = private unnamed_addr constant [5 x i8] c"both\00", align 1
@p_str2 = private unnamed_addr constant [5 x i8] c"axis\00", align 1
@p_str1 = private unnamed_addr constant [13 x i8] c"ap_ctrl_none\00", align 1
@p_str = private unnamed_addr constant [1 x i8] zeroinitializer, align 1

declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

declare void @llvm.dbg.declare(metadata, metadata) nounwind readnone

define void @correlator(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32* %o_data_V_data_V, i1* %o_data_V_last_V, i1 %start_V, i4 %phaseClass_V) {
.preheader811.preheader:
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !81
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !85
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !89
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !93
  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !97
  call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !103
  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @correlator_str) nounwind
  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)
  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)
  call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i1* @phaseClassValid_V_0, i1* @phaseClassValid_V_1, i1* @phaseClassValid_V_2, i1* @phaseClassValid_V_3, i1* @phaseClassValid_V_4, i1* @phaseClassValid_V_5, i1* @phaseClassValid_V_6, i1* @phaseClassValid_V_7, i1* @phaseClassValid_V_8, i1* @phaseClassValid_V_9, i1* @phaseClassValid_V_10, i1* @phaseClassValid_V_11, i1* @phaseClassValid_V_12, i1* @phaseClassValid_V_13, i1* @phaseClassValid_V_14, i1* @phaseClassValid_V_15, i32 1, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i32* @corHelperI_V, i32 1, [1 x i8]* @p_str) nounwind
  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind
  %currentState_load = load i1* @currentState, align 1
  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str) nounwind
  br i1 %currentState_load, label %2, label %0

; <label>:0                                       ; preds = %.preheader811.preheader
  br i1 %start_V_read, label %1, label %._crit_edge1070

; <label>:1                                       ; preds = %0
  store i1 true, i1* @currentState, align 1
  br label %._crit_edge1070

._crit_edge1070:                                  ; preds = %1, %0
  br label %._crit_edge1069

; <label>:2                                       ; preds = %.preheader811.preheader
  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32 1)
  br i1 %tmp, label %3, label %._crit_edge1071

; <label>:3                                       ; preds = %2
  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)
  %tmp_data_V_1 = extractvalue { i32, i1 } %empty, 0
  %tmp_last_V = extractvalue { i32, i1 } %empty, 1
  %tmp_1 = trunc i32 %tmp_data_V_1 to i16
  store i16 %tmp_1, i16* @newVal_V, align 2
  switch i4 %phaseClass_V_read, label %._crit_edge1072 [
    i4 0, label %.preheader668.0
    i4 1, label %.preheader667.0
    i4 2, label %.preheader666.0
    i4 3, label %.preheader665.0
    i4 4, label %.preheader664.0
    i4 5, label %.preheader663.0
    i4 6, label %.preheader662.0
    i4 7, label %.preheader661.0
    i4 -8, label %.preheader660.0
    i4 -7, label %.preheader659.0
    i4 -6, label %.preheader658.0
    i4 -5, label %.preheader657.0
    i4 -4, label %.preheader656.0
    i4 -3, label %.preheader655.0
    i4 -2, label %.preheader654.0
    i4 -1, label %.preheader.0
  ]

.preheader668.0:                                  ; preds = %3
  %phaseClass0_V_14_loa = load i16* @phaseClass0_V_14, align 4
  %phaseClass0_V_13_loa = load i16* @phaseClass0_V_13, align 2
  store i16 %phaseClass0_V_13_loa, i16* @phaseClass0_V_14, align 4
  %phaseClass0_V_12_loa = load i16* @phaseClass0_V_12, align 8
  store i16 %phaseClass0_V_12_loa, i16* @phaseClass0_V_13, align 2
  %phaseClass0_V_11_loa = load i16* @phaseClass0_V_11, align 2
  store i16 %phaseClass0_V_11_loa, i16* @phaseClass0_V_12, align 8
  %phaseClass0_V_10_loa = load i16* @phaseClass0_V_10, align 4
  store i16 %phaseClass0_V_10_loa, i16* @phaseClass0_V_11, align 2
  %phaseClass0_V_9_load = load i16* @phaseClass0_V_9, align 2
  store i16 %phaseClass0_V_9_load, i16* @phaseClass0_V_10, align 4
  %phaseClass0_V_8_load = load i16* @phaseClass0_V_8, align 16
  store i16 %phaseClass0_V_8_load, i16* @phaseClass0_V_9, align 2
  %phaseClass0_V_7_load = load i16* @phaseClass0_V_7, align 2
  store i16 %phaseClass0_V_7_load, i16* @phaseClass0_V_8, align 16
  %phaseClass0_V_6_load = load i16* @phaseClass0_V_6, align 4
  store i16 %phaseClass0_V_6_load, i16* @phaseClass0_V_7, align 2
  %phaseClass0_V_5_load = load i16* @phaseClass0_V_5, align 2
  store i16 %phaseClass0_V_5_load, i16* @phaseClass0_V_6, align 4
  %phaseClass0_V_4_load = load i16* @phaseClass0_V_4, align 8
  store i16 %phaseClass0_V_4_load, i16* @phaseClass0_V_5, align 2
  %phaseClass0_V_3_load = load i16* @phaseClass0_V_3, align 2
  store i16 %phaseClass0_V_3_load, i16* @phaseClass0_V_4, align 8
  %phaseClass0_V_2_load = load i16* @phaseClass0_V_2, align 4
  store i16 %phaseClass0_V_2_load, i16* @phaseClass0_V_3, align 2
  %phaseClass0_V_1_load = load i16* @phaseClass0_V_1, align 2
  store i16 %phaseClass0_V_1_load, i16* @phaseClass0_V_2, align 4
  %phaseClass0_V_0_load = load i16* @phaseClass0_V_0, align 16
  store i16 %phaseClass0_V_0_load, i16* @phaseClass0_V_1, align 2
  store i16 %tmp_1, i16* @phaseClass0_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_0, align 1
  %corHelperI_V_load = load i32* @corHelperI_V, align 4
  %tmp_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_14_loa, i5 0)
  %tmp_2_cast = sext i21 %tmp_2 to i22
  %tmp_71_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_12_loa, i5 0)
  %tmp_71_2_cast = sext i21 %tmp_71_2 to i22
  %tmp_71_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_9_load, i5 0)
  %tmp_71_5_cast = sext i21 %tmp_71_5 to i23
  %tmp_71_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_7_load, i5 0)
  %tmp_71_7_cast = sext i21 %tmp_71_7 to i22
  %Phase0_V_6_load = load i32* @Phase0_V_6, align 8
  store i32 %Phase0_V_6_load, i32* @Phase0_V_7, align 4
  %Phase0_V_5_load = load i32* @Phase0_V_5, align 4
  store i32 %Phase0_V_5_load, i32* @Phase0_V_6, align 8
  %Phase0_V_4_load = load i32* @Phase0_V_4, align 16
  store i32 %Phase0_V_4_load, i32* @Phase0_V_5, align 4
  %Phase0_V_3_load = load i32* @Phase0_V_3, align 4
  store i32 %Phase0_V_3_load, i32* @Phase0_V_4, align 16
  %tmp_71_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_2_load, i5 0)
  %tmp_71_cast = sext i21 %tmp_71_s to i22
  %Phase0_V_2_load = load i32* @Phase0_V_2, align 8
  store i32 %Phase0_V_2_load, i32* @Phase0_V_3, align 4
  %tmp_71_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_1_load, i5 0)
  %tmp_71_1_cast = sext i21 %tmp_71_1 to i32
  %Phase0_V_1_load = load i32* @Phase0_V_1, align 4
  store i32 %Phase0_V_1_load, i32* @Phase0_V_2, align 8
  %tmp_71_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_0_load, i5 0)
  %tmp_71_3_cast = sext i21 %tmp_71_3 to i22
  %Phase0_V_0_load = load i32* @Phase0_V_0, align 16
  store i32 %Phase0_V_0_load, i32* @Phase0_V_1, align 4
  %tmp_71_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_1, i5 0)
  %tmp_71_4_cast = sext i21 %tmp_71_4 to i22
  %tmp8 = add i32 %tmp_71_1_cast, %corHelperI_V_load
  %tmp9 = add i22 %tmp_71_cast, %tmp_71_3_cast
  %tmp9_cast = sext i22 %tmp9 to i32
  %tmp7 = add i32 %tmp8, %tmp9_cast
  %tmp1 = add i22 %tmp_2_cast, %tmp_71_7_cast
  %tmp11_cast = sext i22 %tmp1 to i24
  %tmp2 = add i22 %tmp_71_4_cast, %tmp_71_2_cast
  %tmp13_cast = sext i22 %tmp2 to i23
  %tmp3 = add i23 %tmp_71_5_cast, %tmp13_cast
  %tmp12_cast = sext i23 %tmp3 to i24
  %tmp4 = add i24 %tmp11_cast, %tmp12_cast
  %tmp10_cast = sext i24 %tmp4 to i32
  %loc_V = add i32 %tmp7, %tmp10_cast
  store i32 %loc_V, i32* @corHelperI_V, align 4
  store i32 %loc_V, i32* @Phase0_V_0, align 16
  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %loc_V, i1 %tmp_last_V)
  br label %._crit_edge1072

.preheader667.0:                                  ; preds = %3
  %phaseClass1_V_6_load = load i16* @phaseClass1_V_6, align 4
  store i16 %phaseClass1_V_6_load, i16* @phaseClass1_V_7, align 2
  %phaseClass1_V_5_load = load i16* @phaseClass1_V_5, align 2
  store i16 %phaseClass1_V_5_load, i16* @phaseClass1_V_6, align 4
  %phaseClass1_V_4_load = load i16* @phaseClass1_V_4, align 8
  store i16 %phaseClass1_V_4_load, i16* @phaseClass1_V_5, align 2
  %phaseClass1_V_3_load = load i16* @phaseClass1_V_3, align 2
  store i16 %phaseClass1_V_3_load, i16* @phaseClass1_V_4, align 8
  %phaseClass1_V_2_load = load i16* @phaseClass1_V_2, align 4
  store i16 %phaseClass1_V_2_load, i16* @phaseClass1_V_3, align 2
  %phaseClass1_V_1_load = load i16* @phaseClass1_V_1, align 2
  store i16 %phaseClass1_V_1_load, i16* @phaseClass1_V_2, align 4
  %phaseClass1_V_0_load = load i16* @phaseClass1_V_0, align 16
  store i16 %phaseClass1_V_0_load, i16* @phaseClass1_V_1, align 2
  store i16 %tmp_1, i16* @phaseClass1_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_1, align 1
  br label %._crit_edge1072

.preheader666.0:                                  ; preds = %3
  %phaseClass2_V_6_load = load i16* @phaseClass2_V_6, align 4
  store i16 %phaseClass2_V_6_load, i16* @phaseClass2_V_7, align 2
  %phaseClass2_V_5_load = load i16* @phaseClass2_V_5, align 2
  store i16 %phaseClass2_V_5_load, i16* @phaseClass2_V_6, align 4
  %phaseClass2_V_4_load = load i16* @phaseClass2_V_4, align 8
  store i16 %phaseClass2_V_4_load, i16* @phaseClass2_V_5, align 2
  %phaseClass2_V_3_load = load i16* @phaseClass2_V_3, align 2
  store i16 %phaseClass2_V_3_load, i16* @phaseClass2_V_4, align 8
  %phaseClass2_V_2_load = load i16* @phaseClass2_V_2, align 4
  store i16 %phaseClass2_V_2_load, i16* @phaseClass2_V_3, align 2
  %phaseClass2_V_1_load = load i16* @phaseClass2_V_1, align 2
  store i16 %phaseClass2_V_1_load, i16* @phaseClass2_V_2, align 4
  %phaseClass2_V_0_load = load i16* @phaseClass2_V_0, align 16
  store i16 %phaseClass2_V_0_load, i16* @phaseClass2_V_1, align 2
  store i16 %tmp_1, i16* @phaseClass2_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_2, align 1
  br label %._crit_edge1072

.preheader665.0:                                  ; preds = %3
  %phaseClass3_V_6_load = load i16* @phaseClass3_V_6, align 4
  store i16 %phaseClass3_V_6_load, i16* @phaseClass3_V_7, align 2
  %phaseClass3_V_5_load = load i16* @phaseClass3_V_5, align 2
  store i16 %phaseClass3_V_5_load, i16* @phaseClass3_V_6, align 4
  %phaseClass3_V_4_load = load i16* @phaseClass3_V_4, align 8
  store i16 %phaseClass3_V_4_load, i16* @phaseClass3_V_5, align 2
  %phaseClass3_V_3_load = load i16* @phaseClass3_V_3, align 2
  store i16 %phaseClass3_V_3_load, i16* @phaseClass3_V_4, align 8
  %phaseClass3_V_2_load = load i16* @phaseClass3_V_2, align 4
  store i16 %phaseClass3_V_2_load, i16* @phaseClass3_V_3, align 2
  %phaseClass3_V_1_load = load i16* @phaseClass3_V_1, align 2
  store i16 %phaseClass3_V_1_load, i16* @phaseClass3_V_2, align 4
  %phaseClass3_V_0_load = load i16* @phaseClass3_V_0, align 16
  store i16 %phaseClass3_V_0_load, i16* @phaseClass3_V_1, align 2
  store i16 %tmp_1, i16* @phaseClass3_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_3, align 1
  br label %._crit_edge1072

.preheader664.0:                                  ; preds = %3
  %phaseClass4_V_6_load = load i16* @phaseClass4_V_6, align 4
  store i16 %phaseClass4_V_6_load, i16* @phaseClass4_V_7, align 2
  %phaseClass4_V_5_load = load i16* @phaseClass4_V_5, align 2
  store i16 %phaseClass4_V_5_load, i16* @phaseClass4_V_6, align 4
  %phaseClass4_V_4_load = load i16* @phaseClass4_V_4, align 8
  store i16 %phaseClass4_V_4_load, i16* @phaseClass4_V_5, align 2
  %phaseClass4_V_3_load = load i16* @phaseClass4_V_3, align 2
  store i16 %phaseClass4_V_3_load, i16* @phaseClass4_V_4, align 8
  %phaseClass4_V_2_load = load i16* @phaseClass4_V_2, align 4
  store i16 %phaseClass4_V_2_load, i16* @phaseClass4_V_3, align 2
  %phaseClass4_V_1_load = load i16* @phaseClass4_V_1, align 2
  store i16 %phaseClass4_V_1_load, i16* @phaseClass4_V_2, align 4
  %phaseClass4_V_0_load = load i16* @phaseClass4_V_0, align 16
  store i16 %phaseClass4_V_0_load, i16* @phaseClass4_V_1, align 2
  store i16 %tmp_1, i16* @phaseClass4_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_4, align 1
  br label %._crit_edge1072

.preheader663.0:                                  ; preds = %3
  %phaseClass5_V_6_load = load i16* @phaseClass5_V_6, align 4
  store i16 %phaseClass5_V_6_load, i16* @phaseClass5_V_7, align 2
  %phaseClass5_V_5_load = load i16* @phaseClass5_V_5, align 2
  store i16 %phaseClass5_V_5_load, i16* @phaseClass5_V_6, align 4
  %phaseClass5_V_4_load = load i16* @phaseClass5_V_4, align 8
  store i16 %phaseClass5_V_4_load, i16* @phaseClass5_V_5, align 2
  %phaseClass5_V_3_load = load i16* @phaseClass5_V_3, align 2
  store i16 %phaseClass5_V_3_load, i16* @phaseClass5_V_4, align 8
  %phaseClass5_V_2_load = load i16* @phaseClass5_V_2, align 4
  store i16 %phaseClass5_V_2_load, i16* @phaseClass5_V_3, align 2
  %phaseClass5_V_1_load = load i16* @phaseClass5_V_1, align 2
  store i16 %phaseClass5_V_1_load, i16* @phaseClass5_V_2, align 4
  %phaseClass5_V_0_load = load i16* @phaseClass5_V_0, align 16
  store i16 %phaseClass5_V_0_load, i16* @phaseClass5_V_1, align 2
  store i16 %tmp_1, i16* @phaseClass5_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_5, align 1
  br label %._crit_edge1072

.preheader662.0:                                  ; preds = %3
  %phaseClass6_V_6_load = load i16* @phaseClass6_V_6, align 4
  store i16 %phaseClass6_V_6_load, i16* @phaseClass6_V_7, align 2
  %phaseClass6_V_5_load = load i16* @phaseClass6_V_5, align 2
  store i16 %phaseClass6_V_5_load, i16* @phaseClass6_V_6, align 4
  %phaseClass6_V_4_load = load i16* @phaseClass6_V_4, align 8
  store i16 %phaseClass6_V_4_load, i16* @phaseClass6_V_5, align 2
  %phaseClass6_V_3_load = load i16* @phaseClass6_V_3, align 2
  store i16 %phaseClass6_V_3_load, i16* @phaseClass6_V_4, align 8
  %phaseClass6_V_2_load = load i16* @phaseClass6_V_2, align 4
  store i16 %phaseClass6_V_2_load, i16* @phaseClass6_V_3, align 2
  %phaseClass6_V_1_load = load i16* @phaseClass6_V_1, align 2
  store i16 %phaseClass6_V_1_load, i16* @phaseClass6_V_2, align 4
  %phaseClass6_V_0_load = load i16* @phaseClass6_V_0, align 16
  store i16 %phaseClass6_V_0_load, i16* @phaseClass6_V_1, align 2
  store i16 %tmp_1, i16* @phaseClass6_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_6, align 1
  br label %._crit_edge1072

.preheader661.0:                                  ; preds = %3
  %phaseClass7_V_6_load = load i16* @phaseClass7_V_6, align 4
  store i16 %phaseClass7_V_6_load, i16* @phaseClass7_V_7, align 2
  %phaseClass7_V_5_load = load i16* @phaseClass7_V_5, align 2
  store i16 %phaseClass7_V_5_load, i16* @phaseClass7_V_6, align 4
  %phaseClass7_V_4_load = load i16* @phaseClass7_V_4, align 8
  store i16 %phaseClass7_V_4_load, i16* @phaseClass7_V_5, align 2
  %phaseClass7_V_3_load = load i16* @phaseClass7_V_3, align 2
  store i16 %phaseClass7_V_3_load, i16* @phaseClass7_V_4, align 8
  %phaseClass7_V_2_load = load i16* @phaseClass7_V_2, align 4
  store i16 %phaseClass7_V_2_load, i16* @phaseClass7_V_3, align 2
  %phaseClass7_V_1_load = load i16* @phaseClass7_V_1, align 2
  store i16 %phaseClass7_V_1_load, i16* @phaseClass7_V_2, align 4
  %phaseClass7_V_0_load = load i16* @phaseClass7_V_0, align 16
  store i16 %phaseClass7_V_0_load, i16* @phaseClass7_V_1, align 2
  store i16 %tmp_1, i16* @phaseClass7_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_7, align 1
  br label %._crit_edge1072

.preheader660.0:                                  ; preds = %3
  %phaseClass8_V_6_load = load i16* @phaseClass8_V_6, align 4
  store i16 %phaseClass8_V_6_load, i16* @phaseClass8_V_7, align 2
  %phaseClass8_V_5_load = load i16* @phaseClass8_V_5, align 2
  store i16 %phaseClass8_V_5_load, i16* @phaseClass8_V_6, align 4
  %phaseClass8_V_4_load = load i16* @phaseClass8_V_4, align 8
  store i16 %phaseClass8_V_4_load, i16* @phaseClass8_V_5, align 2
  %phaseClass8_V_3_load = load i16* @phaseClass8_V_3, align 2
  store i16 %phaseClass8_V_3_load, i16* @phaseClass8_V_4, align 8
  %phaseClass8_V_2_load = load i16* @phaseClass8_V_2, align 4
  store i16 %phaseClass8_V_2_load, i16* @phaseClass8_V_3, align 2
  %phaseClass8_V_1_load = load i16* @phaseClass8_V_1, align 2
  store i16 %phaseClass8_V_1_load, i16* @phaseClass8_V_2, align 4
  %phaseClass8_V_0_load = load i16* @phaseClass8_V_0, align 16
  store i16 %phaseClass8_V_0_load, i16* @phaseClass8_V_1, align 2
  store i16 %tmp_1, i16* @phaseClass8_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_8, align 1
  br label %._crit_edge1072

.preheader659.0:                                  ; preds = %3
  %phaseClass9_V_6_load = load i16* @phaseClass9_V_6, align 4
  store i16 %phaseClass9_V_6_load, i16* @phaseClass9_V_7, align 2
  %phaseClass9_V_5_load = load i16* @phaseClass9_V_5, align 2
  store i16 %phaseClass9_V_5_load, i16* @phaseClass9_V_6, align 4
  %phaseClass9_V_4_load = load i16* @phaseClass9_V_4, align 8
  store i16 %phaseClass9_V_4_load, i16* @phaseClass9_V_5, align 2
  %phaseClass9_V_3_load = load i16* @phaseClass9_V_3, align 2
  store i16 %phaseClass9_V_3_load, i16* @phaseClass9_V_4, align 8
  %phaseClass9_V_2_load = load i16* @phaseClass9_V_2, align 4
  store i16 %phaseClass9_V_2_load, i16* @phaseClass9_V_3, align 2
  %phaseClass9_V_1_load = load i16* @phaseClass9_V_1, align 2
  store i16 %phaseClass9_V_1_load, i16* @phaseClass9_V_2, align 4
  %phaseClass9_V_0_load = load i16* @phaseClass9_V_0, align 16
  store i16 %phaseClass9_V_0_load, i16* @phaseClass9_V_1, align 2
  store i16 %tmp_1, i16* @phaseClass9_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_9, align 1
  br label %._crit_edge1072

.preheader658.0:                                  ; preds = %3
  %phaseClass10_V_6_loa = load i16* @phaseClass10_V_6, align 4
  store i16 %phaseClass10_V_6_loa, i16* @phaseClass10_V_7, align 2
  %phaseClass10_V_5_loa = load i16* @phaseClass10_V_5, align 2
  store i16 %phaseClass10_V_5_loa, i16* @phaseClass10_V_6, align 4
  %phaseClass10_V_4_loa = load i16* @phaseClass10_V_4, align 8
  store i16 %phaseClass10_V_4_loa, i16* @phaseClass10_V_5, align 2
  %phaseClass10_V_3_loa = load i16* @phaseClass10_V_3, align 2
  store i16 %phaseClass10_V_3_loa, i16* @phaseClass10_V_4, align 8
  %phaseClass10_V_2_loa = load i16* @phaseClass10_V_2, align 4
  store i16 %phaseClass10_V_2_loa, i16* @phaseClass10_V_3, align 2
  %phaseClass10_V_1_loa = load i16* @phaseClass10_V_1, align 2
  store i16 %phaseClass10_V_1_loa, i16* @phaseClass10_V_2, align 4
  %phaseClass10_V_0_loa = load i16* @phaseClass10_V_0, align 16
  store i16 %phaseClass10_V_0_loa, i16* @phaseClass10_V_1, align 2
  store i16 %tmp_1, i16* @phaseClass10_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_10, align 1
  br label %._crit_edge1072

.preheader657.0:                                  ; preds = %3
  %phaseClass11_V_6_loa = load i16* @phaseClass11_V_6, align 4
  store i16 %phaseClass11_V_6_loa, i16* @phaseClass11_V_7, align 2
  %phaseClass11_V_5_loa = load i16* @phaseClass11_V_5, align 2
  store i16 %phaseClass11_V_5_loa, i16* @phaseClass11_V_6, align 4
  %phaseClass11_V_4_loa = load i16* @phaseClass11_V_4, align 8
  store i16 %phaseClass11_V_4_loa, i16* @phaseClass11_V_5, align 2
  %phaseClass11_V_3_loa = load i16* @phaseClass11_V_3, align 2
  store i16 %phaseClass11_V_3_loa, i16* @phaseClass11_V_4, align 8
  %phaseClass11_V_2_loa = load i16* @phaseClass11_V_2, align 4
  store i16 %phaseClass11_V_2_loa, i16* @phaseClass11_V_3, align 2
  %phaseClass11_V_1_loa = load i16* @phaseClass11_V_1, align 2
  store i16 %phaseClass11_V_1_loa, i16* @phaseClass11_V_2, align 4
  %phaseClass11_V_0_loa = load i16* @phaseClass11_V_0, align 16
  store i16 %phaseClass11_V_0_loa, i16* @phaseClass11_V_1, align 2
  store i16 %tmp_1, i16* @phaseClass11_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_11, align 1
  br label %._crit_edge1072

.preheader656.0:                                  ; preds = %3
  %phaseClass12_V_6_loa = load i16* @phaseClass12_V_6, align 4
  store i16 %phaseClass12_V_6_loa, i16* @phaseClass12_V_7, align 2
  %phaseClass12_V_5_loa = load i16* @phaseClass12_V_5, align 2
  store i16 %phaseClass12_V_5_loa, i16* @phaseClass12_V_6, align 4
  %phaseClass12_V_4_loa = load i16* @phaseClass12_V_4, align 8
  store i16 %phaseClass12_V_4_loa, i16* @phaseClass12_V_5, align 2
  %phaseClass12_V_3_loa = load i16* @phaseClass12_V_3, align 2
  store i16 %phaseClass12_V_3_loa, i16* @phaseClass12_V_4, align 8
  %phaseClass12_V_2_loa = load i16* @phaseClass12_V_2, align 4
  store i16 %phaseClass12_V_2_loa, i16* @phaseClass12_V_3, align 2
  %phaseClass12_V_1_loa = load i16* @phaseClass12_V_1, align 2
  store i16 %phaseClass12_V_1_loa, i16* @phaseClass12_V_2, align 4
  %phaseClass12_V_0_loa = load i16* @phaseClass12_V_0, align 16
  store i16 %phaseClass12_V_0_loa, i16* @phaseClass12_V_1, align 2
  store i16 %tmp_1, i16* @phaseClass12_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_12, align 1
  br label %._crit_edge1072

.preheader655.0:                                  ; preds = %3
  %phaseClass13_V_6_loa = load i16* @phaseClass13_V_6, align 4
  store i16 %phaseClass13_V_6_loa, i16* @phaseClass13_V_7, align 2
  %phaseClass13_V_5_loa = load i16* @phaseClass13_V_5, align 2
  store i16 %phaseClass13_V_5_loa, i16* @phaseClass13_V_6, align 4
  %phaseClass13_V_4_loa = load i16* @phaseClass13_V_4, align 8
  store i16 %phaseClass13_V_4_loa, i16* @phaseClass13_V_5, align 2
  %phaseClass13_V_3_loa = load i16* @phaseClass13_V_3, align 2
  store i16 %phaseClass13_V_3_loa, i16* @phaseClass13_V_4, align 8
  %phaseClass13_V_2_loa = load i16* @phaseClass13_V_2, align 4
  store i16 %phaseClass13_V_2_loa, i16* @phaseClass13_V_3, align 2
  %phaseClass13_V_1_loa = load i16* @phaseClass13_V_1, align 2
  store i16 %phaseClass13_V_1_loa, i16* @phaseClass13_V_2, align 4
  %phaseClass13_V_0_loa = load i16* @phaseClass13_V_0, align 16
  store i16 %phaseClass13_V_0_loa, i16* @phaseClass13_V_1, align 2
  store i16 %tmp_1, i16* @phaseClass13_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_13, align 1
  br label %._crit_edge1072

.preheader654.0:                                  ; preds = %3
  %phaseClass14_V_6_loa = load i16* @phaseClass14_V_6, align 4
  store i16 %phaseClass14_V_6_loa, i16* @phaseClass14_V_7, align 2
  %phaseClass14_V_5_loa = load i16* @phaseClass14_V_5, align 2
  store i16 %phaseClass14_V_5_loa, i16* @phaseClass14_V_6, align 4
  %phaseClass14_V_4_loa = load i16* @phaseClass14_V_4, align 8
  store i16 %phaseClass14_V_4_loa, i16* @phaseClass14_V_5, align 2
  %phaseClass14_V_3_loa = load i16* @phaseClass14_V_3, align 2
  store i16 %phaseClass14_V_3_loa, i16* @phaseClass14_V_4, align 8
  %phaseClass14_V_2_loa = load i16* @phaseClass14_V_2, align 4
  store i16 %phaseClass14_V_2_loa, i16* @phaseClass14_V_3, align 2
  %phaseClass14_V_1_loa = load i16* @phaseClass14_V_1, align 2
  store i16 %phaseClass14_V_1_loa, i16* @phaseClass14_V_2, align 4
  %phaseClass14_V_0_loa = load i16* @phaseClass14_V_0, align 16
  store i16 %phaseClass14_V_0_loa, i16* @phaseClass14_V_1, align 2
  store i16 %tmp_1, i16* @phaseClass14_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_14, align 1
  br label %._crit_edge1072

.preheader.0:                                     ; preds = %3
  %phaseClass15_V_6_loa = load i16* @phaseClass15_V_6, align 4
  store i16 %phaseClass15_V_6_loa, i16* @phaseClass15_V_7, align 2
  %phaseClass15_V_5_loa = load i16* @phaseClass15_V_5, align 2
  store i16 %phaseClass15_V_5_loa, i16* @phaseClass15_V_6, align 4
  %phaseClass15_V_4_loa = load i16* @phaseClass15_V_4, align 8
  store i16 %phaseClass15_V_4_loa, i16* @phaseClass15_V_5, align 2
  %phaseClass15_V_3_loa = load i16* @phaseClass15_V_3, align 2
  store i16 %phaseClass15_V_3_loa, i16* @phaseClass15_V_4, align 8
  %phaseClass15_V_2_loa = load i16* @phaseClass15_V_2, align 4
  store i16 %phaseClass15_V_2_loa, i16* @phaseClass15_V_3, align 2
  %phaseClass15_V_1_loa = load i16* @phaseClass15_V_1, align 2
  store i16 %phaseClass15_V_1_loa, i16* @phaseClass15_V_2, align 4
  %phaseClass15_V_0_loa = load i16* @phaseClass15_V_0, align 16
  store i16 %phaseClass15_V_0_loa, i16* @phaseClass15_V_1, align 2
  store i16 %tmp_1, i16* @phaseClass15_V_0, align 16
  store i1 true, i1* @phaseClassValid_V_15, align 1
  br label %._crit_edge1072

._crit_edge1072:                                  ; preds = %.preheader.0, %.preheader654.0, %.preheader655.0, %.preheader656.0, %.preheader657.0, %.preheader658.0, %.preheader659.0, %.preheader660.0, %.preheader661.0, %.preheader662.0, %.preheader663.0, %.preheader664.0, %.preheader665.0, %.preheader666.0, %.preheader667.0, %.preheader668.0, %3
  %loadCount_V_load = load i32* @loadCount_V, align 4
  %tmp_s = add i32 %loadCount_V_load, 1
  store i32 %tmp_s, i32* @loadCount_V, align 4
  br label %._crit_edge1071

._crit_edge1071:                                  ; preds = %._crit_edge1072, %2
  store i1 true, i1* @currentState, align 1
  br label %._crit_edge1069

._crit_edge1069:                                  ; preds = %._crit_edge1071, %._crit_edge1070
  ret void
}

define weak void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32*, i1*, i32, i1) {
entry:
  store i32 %2, i32* %0
  store i1 %3, i1* %1
  ret void
}

define weak void @_ssdm_op_SpecTopModule(...) {
entry:
  ret void
}

define weak void @_ssdm_op_SpecResource(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecReset(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecPipeline(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecInterface(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecBitsMap(...) {
entry:
  ret void
}

define weak { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32*, i1*) {
entry:
  %empty = load i32* %0
  %empty_3 = load i1* %1
  %mrv_0 = insertvalue { i32, i1 } undef, i32 %empty, 0
  %mrv1 = insertvalue { i32, i1 } %mrv_0, i1 %empty_3, 1
  ret { i32, i1 } %mrv1
}

define weak i4 @_ssdm_op_Read.ap_auto.i4(i4) {
entry:
  ret i4 %0
}

define weak i1 @_ssdm_op_Read.ap_auto.i1(i1) {
entry:
  ret i1 %0
}

declare i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32, i32, i32) nounwind readnone

define weak i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32*, i1*, i32) {
entry:
  ret i1 true
}

define weak i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16, i5) nounwind readnone {
entry:
  %empty = zext i16 %0 to i21
  %empty_4 = zext i5 %1 to i21
  %empty_5 = shl i21 %empty, 5
  %empty_6 = or i21 %empty_5, %empty_4
  ret i21 %empty_6
}

!opencl.kernels = !{!0, !7, !7, !13, !13, !19, !22, !28, !28, !30, !13, !13, !13, !33, !33, !35, !38, !41, !41, !13, !43, !43, !43, !45, !47, !49, !49, !50, !50, !13, !13, !52, !54, !55, !13, !13, !13, !57, !60, !60, !66, !68, !71, !13, !13, !13, !13, !13, !13, !13, !13, !13, !13, !13, !73, !73, !13, !13, !13, !13, !13, !13, !13, !13, !13, !13, !13, !13, !13}
!hls.encrypted.func = !{}
!llvm.map.gv = !{!74}

!0 = metadata !{null, metadata !1, metadata !2, metadata !3, metadata !4, metadata !5, metadata !6}
!1 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0, i32 0, i32 0}
!2 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none", metadata !"none"}
!3 = metadata !{metadata !"kernel_arg_type", metadata !"hls::stream<rfnoc_axis>", metadata !"hls::stream<rfnoc_axis>", metadata !"ap_uint<1>", metadata !"ap_uint<4>"}
!4 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !"", metadata !""}
!5 = metadata !{metadata !"kernel_arg_name", metadata !"i_data", metadata !"o_data", metadata !"start", metadata !"phaseClass"}
!6 = metadata !{metadata !"reqd_work_group_size", i32 1, i32 1, i32 1}
!7 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !12, metadata !6}
!8 = metadata !{metadata !"kernel_arg_addr_space", i32 0}
!9 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none"}
!10 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<33, true> &"}
!11 = metadata !{metadata !"kernel_arg_type_qual", metadata !""}
!12 = metadata !{metadata !"kernel_arg_name", metadata !"op"}
!13 = metadata !{null, metadata !14, metadata !15, metadata !16, metadata !17, metadata !18, metadata !6}
!14 = metadata !{metadata !"kernel_arg_addr_space"}
!15 = metadata !{metadata !"kernel_arg_access_qual"}
!16 = metadata !{metadata !"kernel_arg_type"}
!17 = metadata !{metadata !"kernel_arg_type_qual"}
!18 = metadata !{metadata !"kernel_arg_name"}
!19 = metadata !{null, metadata !8, metadata !9, metadata !20, metadata !11, metadata !21, metadata !6}
!20 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int<32> &"}
!21 = metadata !{metadata !"kernel_arg_name", metadata !"op2"}
!22 = metadata !{null, metadata !23, metadata !24, metadata !25, metadata !26, metadata !27, metadata !6}
!23 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0}
!24 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none"}
!25 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &", metadata !"int"}
!26 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !""}
!27 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"i_op"}
!28 = metadata !{null, metadata !8, metadata !9, metadata !29, metadata !11, metadata !12, metadata !6}
!29 = metadata !{metadata !"kernel_arg_type", metadata !"int"}
!30 = metadata !{null, metadata !23, metadata !24, metadata !31, metadata !26, metadata !32, metadata !6}
!31 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &", metadata !"const ap_int_base<32, true> &"}
!32 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"op2"}
!33 = metadata !{null, metadata !8, metadata !9, metadata !34, metadata !11, metadata !12, metadata !6}
!34 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &"}
!35 = metadata !{null, metadata !8, metadata !9, metadata !36, metadata !11, metadata !37, metadata !6}
!36 = metadata !{metadata !"kernel_arg_type", metadata !"const struct rfnoc_axis &"}
!37 = metadata !{metadata !"kernel_arg_name", metadata !"din"}
!38 = metadata !{null, metadata !8, metadata !9, metadata !39, metadata !11, metadata !40, metadata !6}
!39 = metadata !{metadata !"kernel_arg_type", metadata !"ulong long"}
!40 = metadata !{metadata !"kernel_arg_name", metadata !"val"}
!41 = metadata !{null, metadata !8, metadata !9, metadata !42, metadata !11, metadata !12, metadata !6}
!42 = metadata !{metadata !"kernel_arg_type", metadata !"ap_ulong"}
!43 = metadata !{null, metadata !8, metadata !9, metadata !44, metadata !11, metadata !12, metadata !6}
!44 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<33, 23, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!45 = metadata !{null, metadata !8, metadata !9, metadata !46, metadata !11, metadata !12, metadata !6}
!46 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed<32, 22, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!47 = metadata !{null, metadata !8, metadata !9, metadata !48, metadata !11, metadata !21, metadata !6}
!48 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<16, 11, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!49 = metadata !{null, metadata !8, metadata !9, metadata !48, metadata !11, metadata !12, metadata !6}
!50 = metadata !{null, metadata !8, metadata !9, metadata !51, metadata !11, metadata !12, metadata !6}
!51 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<32, 22, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!52 = metadata !{null, metadata !23, metadata !24, metadata !53, metadata !26, metadata !32, metadata !6}
!53 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<1, false> &", metadata !"int"}
!54 = metadata !{null, metadata !8, metadata !9, metadata !34, metadata !11, metadata !21, metadata !6}
!55 = metadata !{null, metadata !8, metadata !9, metadata !56, metadata !11, metadata !12, metadata !6}
!56 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed<16, 11, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!57 = metadata !{null, metadata !23, metadata !24, metadata !58, metadata !26, metadata !59, metadata !6}
!58 = metadata !{metadata !"kernel_arg_type", metadata !"int", metadata !"int"}
!59 = metadata !{metadata !"kernel_arg_name", metadata !"Hi", metadata !"Lo"}
!60 = metadata !{null, metadata !61, metadata !62, metadata !63, metadata !64, metadata !65, metadata !6}
!61 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 0, i32 0}
!62 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none"}
!63 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<32, true>*", metadata !"int", metadata !"int"}
!64 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !""}
!65 = metadata !{metadata !"kernel_arg_name", metadata !"bv", metadata !"h", metadata !"l"}
!66 = metadata !{null, metadata !8, metadata !9, metadata !67, metadata !11, metadata !21, metadata !6}
!67 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<1> &"}
!68 = metadata !{null, metadata !8, metadata !9, metadata !69, metadata !11, metadata !70, metadata !6}
!69 = metadata !{metadata !"kernel_arg_type", metadata !"struct rfnoc_axis &"}
!70 = metadata !{metadata !"kernel_arg_name", metadata !"dout"}
!71 = metadata !{null, metadata !8, metadata !9, metadata !36, metadata !11, metadata !72, metadata !6}
!72 = metadata !{metadata !"kernel_arg_name", metadata !""}
!73 = metadata !{null, metadata !8, metadata !9, metadata !29, metadata !11, metadata !40, metadata !6}
!74 = metadata !{metadata !75, [0 x i32]* @llvm_global_ctors_0}
!75 = metadata !{metadata !76}
!76 = metadata !{i32 0, i32 31, metadata !77}
!77 = metadata !{metadata !78}
!78 = metadata !{metadata !"llvm.global_ctors.0", metadata !79, metadata !"", i32 0, i32 31}
!79 = metadata !{metadata !80}
!80 = metadata !{i32 0, i32 0, i32 1}
!81 = metadata !{metadata !82}
!82 = metadata !{i32 0, i32 31, metadata !83}
!83 = metadata !{metadata !84}
!84 = metadata !{metadata !"i_data.V.data.V", metadata !79, metadata !"int32", i32 0, i32 31}
!85 = metadata !{metadata !86}
!86 = metadata !{i32 0, i32 0, metadata !87}
!87 = metadata !{metadata !88}
!88 = metadata !{metadata !"i_data.V.last.V", metadata !79, metadata !"uint1", i32 0, i32 0}
!89 = metadata !{metadata !90}
!90 = metadata !{i32 0, i32 31, metadata !91}
!91 = metadata !{metadata !92}
!92 = metadata !{metadata !"o_data.V.data.V", metadata !79, metadata !"int32", i32 0, i32 31}
!93 = metadata !{metadata !94}
!94 = metadata !{i32 0, i32 0, metadata !95}
!95 = metadata !{metadata !96}
!96 = metadata !{metadata !"o_data.V.last.V", metadata !79, metadata !"uint1", i32 0, i32 0}
!97 = metadata !{metadata !98}
!98 = metadata !{i32 0, i32 0, metadata !99}
!99 = metadata !{metadata !100}
!100 = metadata !{metadata !"start.V", metadata !101, metadata !"uint1", i32 0, i32 0}
!101 = metadata !{metadata !102}
!102 = metadata !{i32 0, i32 0, i32 0}
!103 = metadata !{metadata !104}
!104 = metadata !{i32 0, i32 3, metadata !105}
!105 = metadata !{metadata !106}
!106 = metadata !{metadata !"phaseClass.V", metadata !101, metadata !"uint4", i32 0, i32 3}
