# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Automat.srcs/sources_1/new/Automat.vhd" \
"../../../../Automat.srcs/sim_1/new/Test_bench.vhd" \

# Do not sort compile order
nosort
