// Seed: 3860182091
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  assign id_2 = 1;
  logic id_2;
  logic id_3;
  id_4 :
  assert property (@(posedge id_4) 1)
  else SystemTFIdentifier(1, 1);
endmodule
