<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<bd:repository xmlns:bd="http://www.xilinx.com/bd" bd:BoundaryCRC="0x808BE1E5E198D313" bd:device="xc7z020clg484-1" bd:isValidated="true" bd:synthFlowMode="Hierarchical" bd:tool_version="2018.1" bd:top="design_1" bd:version="1.00.a">

  <spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram</spirit:library>
    <spirit:name>design_1</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:parameters>
      <spirit:parameter>
        <spirit:name>isTop</spirit:name>
        <spirit:value spirit:format="bool" spirit:resolve="immediate">true</spirit:value>
      </spirit:parameter>
    </spirit:parameters>
    <spirit:busInterfaces>
      <spirit:busInterface>
        <spirit:name>RST.RST_N</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>rst_n</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>POLARITY</spirit:name>
            <spirit:value>ACTIVE_LOW</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="user"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>CLK.CLK</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>clk</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>FREQ_HZ</spirit:name>
            <spirit:value>500000000</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="user"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>PHASE</spirit:name>
            <spirit:value>0.000</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="user"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>CLK_DOMAIN</spirit:name>
            <spirit:value>design_1_sys_clock</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="default"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
    </spirit:busInterfaces>
    <spirit:model>
      <spirit:views>
        <spirit:view>
          <spirit:name>BlockDiagram</spirit:name>
          <spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier>
          <spirit:hierarchyRef spirit:library="BlockDiagram" spirit:name="design_1_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/>
        </spirit:view>
      </spirit:views>
      <spirit:ports>
        <spirit:port>
          <spirit:name>rst_n</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>clk</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>Read_Data</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
            <spirit:vector>
              <spirit:left>31</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>instruction</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
            <spirit:vector>
              <spirit:left>31</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>pc</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
            <spirit:vector>
              <spirit:left>31</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>Write_Addr</spirit:name>
          <spirit:wire>
            <spirit:direction>out</spirit:direction>
            <spirit:vector>
              <spirit:left>31</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>Write_Data</spirit:name>
          <spirit:wire>
            <spirit:direction>out</spirit:direction>
            <spirit:vector>
              <spirit:left>31</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>mem_MemRW</spirit:name>
          <spirit:wire>
            <spirit:direction>out</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>mem_pc</spirit:name>
          <spirit:wire>
            <spirit:direction>out</spirit:direction>
            <spirit:vector>
              <spirit:left>31</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:wire>
        </spirit:port>
      </spirit:ports>
    </spirit:model>
  </spirit:component>

  <spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram</spirit:library>
    <spirit:name>design_1_imp</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:componentInstances>
      <spirit:componentInstance>
        <spirit:instanceName>clk_wiz_0</spirit:instanceName>
        <spirit:componentRef spirit:library="ip" spirit:name="clk_wiz" spirit:vendor="xilinx.com" spirit:version="6.0"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">design_1_clk_wiz_0_0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="RESET_PORT">resetn</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="RESET_TYPE">ACTIVE_LOW</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="USE_BOARD_FLOW">true</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="CLK_IN1_BOARD_INTERFACE">sys_clock</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
      <spirit:componentInstance>
        <spirit:instanceName>Risc_32_bit_fpga_0</spirit:instanceName>
        <spirit:componentRef spirit:library="user" spirit:name="Risc_32_bit_fpga" spirit:vendor="user.org" spirit:version="1.0"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">design_1_Risc_32_bit_fpga_0_0</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
    </spirit:componentInstances>
    <spirit:adHocConnections>
      <spirit:adHocConnection>
        <spirit:name>sys_clock_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="clk"/>
        <spirit:internalPortReference spirit:componentRef="clk_wiz_0" spirit:portRef="clk_in1"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>clk_wiz_0_clk_out1</spirit:name>
        <spirit:internalPortReference spirit:componentRef="clk_wiz_0" spirit:portRef="clk_out1"/>
        <spirit:internalPortReference spirit:componentRef="Risc_32_bit_fpga_0" spirit:portRef="clk"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>DataB_out_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="Read_Data"/>
        <spirit:internalPortReference spirit:componentRef="Risc_32_bit_fpga_0" spirit:portRef="DataB_out"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>if_inst_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="instruction"/>
        <spirit:internalPortReference spirit:componentRef="Risc_32_bit_fpga_0" spirit:portRef="if_inst"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>if_pc_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="pc"/>
        <spirit:internalPortReference spirit:componentRef="Risc_32_bit_fpga_0" spirit:portRef="if_pc"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>Risc_32_bit_fpga_0_mem_ALU_out</spirit:name>
        <spirit:internalPortReference spirit:componentRef="Risc_32_bit_fpga_0" spirit:portRef="mem_ALU_out"/>
        <spirit:externalPortReference spirit:portRef="Write_Addr"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>Risc_32_bit_fpga_0_ex_ForwardDataB</spirit:name>
        <spirit:internalPortReference spirit:componentRef="Risc_32_bit_fpga_0" spirit:portRef="ex_ForwardDataB"/>
        <spirit:externalPortReference spirit:portRef="Write_Data"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>Risc_32_bit_fpga_0_mem_MemRW</spirit:name>
        <spirit:internalPortReference spirit:componentRef="Risc_32_bit_fpga_0" spirit:portRef="mem_MemRW"/>
        <spirit:externalPortReference spirit:portRef="mem_MemRW"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>Risc_32_bit_fpga_0_pc_next</spirit:name>
        <spirit:internalPortReference spirit:componentRef="Risc_32_bit_fpga_0" spirit:portRef="pc_next"/>
        <spirit:externalPortReference spirit:portRef="mem_pc"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>reset_rtl_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="rst_n"/>
        <spirit:internalPortReference spirit:componentRef="clk_wiz_0" spirit:portRef="resetn"/>
        <spirit:internalPortReference spirit:componentRef="Risc_32_bit_fpga_0" spirit:portRef="rst_n"/>
      </spirit:adHocConnection>
    </spirit:adHocConnections>
  </spirit:design>

</bd:repository>
