/***************************************************************************
*     Copyright (c) 2006-2014, Broadcom Corporation*
*     All Rights Reserved*
*     Confidential Property of Broadcom Corporation*
*
*  THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
*  AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
*  EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
*
* $brcm_Workfile: $
* $brcm_Revision: $
* $brcm_Date: $
*
* Module Description:
*
* Revision History:
*
* $brcm_Log: $
*
***************************************************************************/
/***************************************************************
*
* This file is auto-generated by generate_chp_pwr.pl, based on
* bchp_pwr_resources.txt.
*
* This file contains a list of private power resource IDs that
* represent HW clocks, and function prototypes for controlling
* them.
*
***************************************************************/

#ifndef BCHP_PWR_RESOURCES_PRIV_H__
#define BCHP_PWR_RESOURCES_PRIV_H__

#include "bchp_pwr.h"

/* Private power resource IDs */
#define BCHP_PWR_HW_HVD0_CORE_CLK           0xff000001
#define BCHP_PWR_HW_HVD0_CPU_CLK            0xff000002
#define BCHP_PWR_HW_HVD0_SCB_GISB_54_CLK    0xff000003
#define BCHP_PWR_HW_HVD0_SRAM               0xff000004
#define BCHP_PWR_HW_HVD1_CORE_CLK           0xff000005
#define BCHP_PWR_HW_HVD1_CPU_CLK            0xff000006
#define BCHP_PWR_HW_HVD1_54_CLK             0xff000007
#define BCHP_PWR_HW_HVD1_SCB_GISB           0xff000008
#define BCHP_PWR_HW_HVD1_SRAM               0xff000009
#define BCHP_PWR_HW_HVD2_CORE_CLK           0xff00000a
#define BCHP_PWR_HW_HVD2_CPU_CLK            0xff00000b
#define BCHP_PWR_HW_HVD2_SCB_GISB_54_CLK    0xff00000c
#define BCHP_PWR_HW_HVD2_SRAM               0xff00000d
#define BCHP_PWR_HW_VICE0_CLK               0xff00000e
#define BCHP_PWR_HW_VICE0_SRAM              0xff00000f
#define BCHP_PWR_HW_VICE1_CLK               0xff000010
#define BCHP_PWR_HW_VICE1_SRAM              0xff000011
#define BCHP_PWR_HW_AIO                     0xff000012
#define BCHP_PWR_HW_AIO_SRAM                0xff000013
#define BCHP_PWR_HW_RAAGA0_CLK              0xff000014
#define BCHP_PWR_HW_RAAGA0_DSP              0xff000015
#define BCHP_PWR_HW_VEC_108                 0xff000016
#define BCHP_PWR_HW_AUD_DAC                 0xff000017
#define BCHP_PWR_HW_RAAGA0_SRAM             0xff000018
#define BCHP_PWR_HW_RAAGA1_CLK              0xff000019
#define BCHP_PWR_HW_RAAGA1_DSP              0xff00001a
#define BCHP_PWR_HW_RAAGA1_SRAM             0xff00001b
#define BCHP_PWR_HW_HDMI_TX_108M            0xff00001c
#define BCHP_PWR_HW_BVN                     0xff00001d
#define BCHP_PWR_HW_BVN_BVB_GISB            0xff00001e
#define BCHP_PWR_HW_BVN_SRAM                0xff00001f
#define BCHP_PWR_HW_VDC_DAC                 0xff000020
#define BCHP_PWR_HW_VEC                     0xff000021
#define BCHP_PWR_HW_VEC_SRAM                0xff000022
#define BCHP_PWR_HW_VDC_656_OUT             0xff000023
#define BCHP_PWR_HW_HDMI_TX_PHY             0xff000024
#define BCHP_PWR_HW_XPT_108M                0xff000025
#define BCHP_PWR_HW_XPT_XMEMIF              0xff000026
#define BCHP_PWR_HW_XPT_RMX                 0xff000027
#define BCHP_PWR_HW_XPT_SRAM                0xff000028
#define BCHP_PWR_HW_XPT_WAKEUP              0xff000029
#define BCHP_PWR_HW_HDMI_TX_CLK             0xff00002a
#define BCHP_PWR_HW_HDMI_TX_SRAM            0xff00002b
#define BCHP_PWR_HW_HDMI_RX0_FE             0xff00002c
#define BCHP_PWR_HW_HDMI_RX0_SRAM           0xff00002d
#define BCHP_PWR_HW_HDMI_RX0_108M           0xff00002e
#define BCHP_PWR_HW_M2MC0                   0xff00002f
#define BCHP_PWR_HW_M2MC1                   0xff000030
#define BCHP_PWR_HW_M2MC0_SRAM              0xff000031
#define BCHP_PWR_HW_M2MC1_SRAM              0xff000032
#define BCHP_PWR_HW_V3D                     0xff000033
#define BCHP_PWR_HW_V3D_SRAM                0xff000034
#define BCHP_PWR_HW_SCD0                    0xff000035
#define BCHP_PWR_HW_SCD1                    0xff000036
#define BCHP_PWR_HW_TEMP_MONITOR            0xff000037
#define BCHP_PWR_HW_SID                     0xff000038
#define BCHP_PWR_HW_SID_SRAM                0xff000039
#define BCHP_PWR_HW_RFM                     0xff00003a
#define BCHP_PWR_HW_PLL_HVD_CH0             0xff00003b
#define BCHP_PWR_HW_PLL_HVD_CH1             0xff00003c
#define BCHP_PWR_HW_PLL_HVD_CH2             0xff00003d
#define BCHP_PWR_HW_PLL_HVD_CH3             0xff00003e
#define BCHP_PWR_HW_PLL_HVD                 0xff00003f
#define BCHP_PWR_HW_AUD_PLL0                0xff000040
#define BCHP_PWR_HW_AUD_PLL1                0xff000041
#define BCHP_PWR_HW_AUD_PLL2                0xff000042
#define BCHP_PWR_HW_PLL_VCXO_PLL0_CH0       0xff000043
#define BCHP_PWR_HW_PLL_VCXO_PLL0_CH2       0xff000044
#define BCHP_PWR_HW_PLL_VCXO_PLL0           0xff000045
#define BCHP_PWR_HW_PLL_VCXO_PLL1_CH0       0xff000046
#define BCHP_PWR_HW_PLL_VCXO_PLL1_CH2       0xff000047
#define BCHP_PWR_HW_PLL_VCXO_PLL1           0xff000048
#define BCHP_PWR_HW_PLL_VCXO_PLL2_CH0       0xff000049
#define BCHP_PWR_HW_PLL_VCXO_PLL2_CH2       0xff00004a
#define BCHP_PWR_HW_PLL_VCXO_PLL2           0xff00004b
#define BCHP_PWR_HW_PLL_MOCA_CH3            0xff00004c
#define BCHP_PWR_HW_PLL_MOCA_CH4            0xff00004d
#define BCHP_PWR_HW_PLL_SCD0_CH0            0xff00004e
#define BCHP_PWR_HW_PLL_SCD0                0xff00004f
#define BCHP_PWR_HW_PLL_SCD1_CH0            0xff000050
#define BCHP_PWR_HW_PLL_SCD1                0xff000051
#define BCHP_PWR_HW_PLL_RAAGA_PLL_CH0       0xff000052
#define BCHP_PWR_HW_PLL_RAAGA_PLL_CH1       0xff000053
#define BCHP_PWR_HW_PLL_RAAGA_PLL_CH3       0xff000054
#define BCHP_PWR_HW_PLL_RAAGA_PLL_CH2       0xff000055
#define BCHP_PWR_HW_PLL_RAAGA               0xff000056

/* This is the link between the public and private interface */
void BCHP_PWR_P_HW_Control(BCHP_Handle handle, const BCHP_PWR_P_Resource *resource, bool activate);
void BCHP_PWR_P_HW_ControlId(BCHP_Handle handle, unsigned id, bool activate);

#define BCHP_PWR_P_NUM_NONLEAFS   75
#define BCHP_PWR_P_NUM_NONLEAFSHW 43
#define BCHP_PWR_P_NUM_LEAFS      43
#define BCHP_PWR_P_NUM_ALLNODES   161

#endif
