set tool_name "Active-HDL (Verilog)"
