
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/outdir_openMSP430/openMSP430.ys' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_uart.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_uart.v' to AST representation.
Generating RTLIL representation for module `\omsp_dbg_uart'.
Note: Assuming pure combinatorial block at /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_uart.v:160 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_wakeup_cell.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_wakeup_cell.v' to AST representation.
Generating RTLIL representation for module `\omsp_wakeup_cell'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/openMSP430_defines.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/openMSP430_defines.v' to AST representation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sync_reset.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sync_reset.v' to AST representation.
Generating RTLIL representation for module `\omsp_sync_reset'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sync_cell.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sync_cell.v' to AST representation.
Generating RTLIL representation for module `\omsp_sync_cell'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v' to AST representation.
Generating RTLIL representation for module `\omsp_alu'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v' to AST representation.
Generating RTLIL representation for module `\omsp_frontend'.
Note: Assuming pure combinatorial block at /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:254 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:691 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:742 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:768 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:879 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v' to AST representation.
Generating RTLIL representation for module `\omsp_multiplier'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/openMSP430_undefines.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/openMSP430_undefines.v' to AST representation.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/openMSP430.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/openMSP430.v' to AST representation.
Generating RTLIL representation for module `\openMSP430'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v' to AST representation.
Generating RTLIL representation for module `\omsp_clock_module'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v' to AST representation.
Generating RTLIL representation for module `\omsp_mem_backbone'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v' to AST representation.
Generating RTLIL representation for module `\omsp_watchdog'.
Note: Assuming pure combinatorial block at /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:512 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_scan_mux.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_scan_mux.v' to AST representation.
Generating RTLIL representation for module `\omsp_scan_mux'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_hwbrk.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_hwbrk.v' to AST representation.
Generating RTLIL representation for module `\omsp_dbg_hwbrk'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v' to AST representation.
Generating RTLIL representation for module `\omsp_dbg'.
Note: Assuming pure combinatorial block at /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:240 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:746 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_gate.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_gate.v' to AST representation.
Generating RTLIL representation for module `\omsp_clock_gate'.
Note: Assuming pure combinatorial block at /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_gate.v:76 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v' to AST representation.
Generating RTLIL representation for module `\omsp_register_file'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v' to AST representation.
Generating RTLIL representation for module `\omsp_dbg_i2c'.
Note: Assuming pure combinatorial block at /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:239 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:357 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_mux.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_mux.v' to AST representation.
Generating RTLIL representation for module `\omsp_clock_mux'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v' to AST representation.
Generating RTLIL representation for module `\omsp_sfr'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v' to AST representation.
Generating RTLIL representation for module `\omsp_execution_unit'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_and_gate.v
Parsing Verilog input from `/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_and_gate.v' to AST representation.
Generating RTLIL representation for module `\omsp_and_gate'.
Successfully finished Verilog frontend.

25. Executing HIERARCHY pass (managing design hierarchy).

25.1. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:             \omsp_sync_cell
Used module:     \omsp_multiplier
Used module:     \omsp_watchdog
Used module:     \omsp_sfr
Used module:     \omsp_mem_backbone
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_clock_module
Used module:         \omsp_sync_reset

25.2. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:             \omsp_sync_cell
Used module:     \omsp_multiplier
Used module:     \omsp_watchdog
Used module:     \omsp_sfr
Used module:     \omsp_mem_backbone
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_clock_module
Used module:         \omsp_sync_reset
Removing unused module `\omsp_and_gate'.
Removing unused module `\omsp_clock_mux'.
Removing unused module `\omsp_clock_gate'.
Removing unused module `\omsp_dbg_hwbrk'.
Removing unused module `\omsp_scan_mux'.
Removing unused module `\omsp_wakeup_cell'.
Removing unused module `\omsp_dbg_uart'.
Removed 7 unused modules.

26. Executing SYNTH pass.

26.1. Executing HIERARCHY pass (managing design hierarchy).

26.1.1. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:             \omsp_sync_cell
Used module:     \omsp_multiplier
Used module:     \omsp_watchdog
Used module:     \omsp_sfr
Used module:     \omsp_mem_backbone
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_clock_module
Used module:         \omsp_sync_reset

26.1.2. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:             \omsp_sync_cell
Used module:     \omsp_multiplier
Used module:     \omsp_watchdog
Used module:     \omsp_sfr
Used module:     \omsp_mem_backbone
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_clock_module
Used module:         \omsp_sync_reset
Removed 0 unused modules.

26.2. Executing PROC pass (convert processes to netlists).

26.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

26.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:788$1329 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:759$1302 in module omsp_dbg.
Removed 1 dead cases from process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:746$1297 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:746$1297 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:726$1289 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:715$1285 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:696$1275 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:679$1266 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:646$1255 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:446$1232 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:433$1225 in module omsp_dbg.
Marked 3 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:414$1209 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:396$1204 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:389$1203 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:354$1199 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:328$1190 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:240$1187 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:407$1937 in module omsp_execution_unit.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:392$1935 in module omsp_execution_unit.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:387$1933 in module omsp_execution_unit.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:378$1929 in module omsp_execution_unit.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:364$1919 in module omsp_execution_unit.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:456$1631 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:447$1624 in module omsp_dbg_i2c.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:437$1623 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:432$1622 in module omsp_dbg_i2c.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:412$1621 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:394$1614 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:357$1582 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:331$1574 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:305$1567 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:273$1528 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:239$1505 in module omsp_dbg_i2c.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:207$1499 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:174$1496 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:163$1490 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:153$1484 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:131$1473 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:126$1472 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:550$1093 in module omsp_watchdog.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:534$1090 in module omsp_watchdog.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:512$1084 in module omsp_watchdog.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:502$1083 in module omsp_watchdog.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:192$1069 in module omsp_watchdog.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:375$1055 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:360$1052 in module omsp_mem_backbone.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:346$1050 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:336$1049 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:318$1041 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:306$1040 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1243$978 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1142$972 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1138$970 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:954$954 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:950$950 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:632$934 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:287$924 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:248$916 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:381$884 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:323$880 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:312$878 in module omsp_multiplier.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:272$864 in module omsp_multiplier.
Marked 3 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:253$862 in module omsp_multiplier.
Marked 3 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:224$860 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:197$859 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:172$858 in module omsp_multiplier.
Removed 1 dead cases from process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$817 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$817 in module omsp_frontend.
Removed 1 dead cases from process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$812 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$812 in module omsp_frontend.
Removed 1 dead cases from process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$807 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$807 in module omsp_frontend.
Removed 1 dead cases from process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$802 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$802 in module omsp_frontend.
Removed 1 dead cases from process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$797 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$797 in module omsp_frontend.
Removed 1 dead cases from process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:179$792 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:179$792 in module omsp_frontend.
Removed 1 dead cases from process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:179$787 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:179$787 in module omsp_frontend.
Removed 1 dead cases from process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:161$782 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:161$782 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:1000$781 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:913$744 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:879$734 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:860$721 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:854$715 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:848$712 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:842$709 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:812$689 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:805$674 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:790$673 in module omsp_frontend.
Marked 6 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:768$669 in module omsp_frontend.
Marked 6 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:742$668 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:727$667 in module omsp_frontend.
Marked 8 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:691$662 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:654$656 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:636$650 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:621$649 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:588$646 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:565$645 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:540$642 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:501$627 in module omsp_frontend.
Marked 3 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:474$620 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:432$594 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:426$593 in module omsp_frontend.
Marked 65 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:334$386 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:302$373 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:287$370 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:276$355 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:254$329 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$235 in module omsp_alu.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$223 in module omsp_alu.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$211 in module omsp_alu.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$199 in module omsp_alu.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sync_cell.v:72$96 in module omsp_sync_cell.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sync_reset.v:70$95 in module omsp_sync_reset.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:567$1405 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:543$1402 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:519$1399 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:495$1396 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:471$1393 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:447$1390 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:423$1387 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:399$1384 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:375$1381 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:351$1378 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:327$1375 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:303$1372 in module omsp_register_file.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:275$1369 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:245$1363 in module omsp_register_file.
Marked 3 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:162$1344 in module omsp_register_file.
Marked 1 switch rules as full_case in process $proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:182$1692 in module omsp_sfr.
Removed a total of 9 dead cases.

26.2.3. Executing PROC_INIT pass (extract init attributes).

26.2.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:788$1329'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:759$1302'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:726$1289'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:715$1285'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:696$1275'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:679$1266'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:646$1255'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:446$1232'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:433$1225'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:414$1209'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:396$1204'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:389$1203'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:354$1199'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:328$1190'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:407$1937'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:392$1935'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:387$1933'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:378$1929'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:364$1919'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:456$1631'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:447$1624'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:437$1623'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:432$1622'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:412$1621'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:394$1614'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:331$1574'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:305$1567'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:273$1528'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:207$1499'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:174$1496'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:163$1490'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:153$1484'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:131$1473'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:126$1472'.
Found async reset \por in `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:550$1093'.
Found async reset \por in `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:534$1090'.
Found async reset \puc_rst in `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:502$1083'.
Found async reset \puc_rst in `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:192$1069'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:375$1055'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:360$1052'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:346$1050'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:336$1049'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:318$1041'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:306$1040'.
Found async reset \por in `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1243$978'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1142$972'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1138$970'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:954$954'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:950$950'.
Found async reset \por in `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:632$934'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:287$924'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:248$916'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:381$884'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:323$880'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:312$878'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:272$864'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:253$862'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:224$860'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:197$859'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:172$858'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:1000$781'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:913$744'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:860$721'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:854$715'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:848$712'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:842$709'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:812$689'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:805$674'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:790$673'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:727$667'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:654$656'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:636$650'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:621$649'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:588$646'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:565$645'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:540$642'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:501$627'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:474$620'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:432$594'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:426$593'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:334$386'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:302$373'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:287$370'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:276$355'.
Found async reset \rst in `\omsp_sync_cell.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sync_cell.v:72$96'.
Found async reset \rst_a in `\omsp_sync_reset.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sync_reset.v:70$95'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:567$1405'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:543$1402'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:519$1399'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:495$1396'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:471$1393'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:447$1390'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:423$1387'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:399$1384'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:375$1381'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:351$1378'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:327$1375'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:303$1372'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:275$1369'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:245$1363'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:162$1344'.
Found async reset \puc_rst in `\omsp_sfr.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:182$1692'.

26.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:788$1329'.
     1/1: $0\dbg_mem_rd_dly[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:759$1302'.
     1/1: $0\mem_state[1:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:746$1297'.
     1/2: $1\mem_state_nxt[1:0]
     2/2: $0\mem_state_nxt[1:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:726$1289'.
     1/1: $0\mem_startb[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:715$1285'.
     1/1: $0\mem_burst[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:696$1275'.
     1/1: $0\halt_flag[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:679$1266'.
     1/1: $0\inc_step[1:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:646$1255'.
     1/1: $0\dbg_rd_rdy[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:446$1232'.
     1/1: $0\mem_cnt[15:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:433$1225'.
     1/1: $0\mem_addr[15:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:414$1209'.
     1/1: $0\mem_data[15:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:396$1204'.
     1/1: $0\mem_start[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:389$1203'.
     1/1: $0\mem_ctl[2:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:354$1199'.
     1/1: $0\cpu_stat[1:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:328$1190'.
     1/1: $0\cpu_ctl[3:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:240$1187'.
     1/2: $1\reg_dec[24:0]
     2/2: $0\reg_dec[24:0]
Creating decoders for process `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:407$1937'.
     1/1: $0\mdb_in_buf[15:0]
Creating decoders for process `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:392$1935'.
     1/1: $0\mdb_in_buf_valid[0:0]
Creating decoders for process `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:387$1933'.
     1/1: $0\mdb_in_buf_en[0:0]
Creating decoders for process `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:378$1929'.
     1/1: $0\mab_lsb[0:0]
Creating decoders for process `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:364$1919'.
     1/1: $0\mdb_out_nxt[15:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:456$1631'.
     1/1: $0\dbg_rd[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:447$1624'.
     1/1: $0\dbg_wr[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:437$1623'.
     1/1: $0\dbg_din_hi[7:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:432$1622'.
     1/1: $0\dbg_din_lo[7:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:412$1621'.
     1/2: $0\dbg_bw[0:0]
     2/2: $0\dbg_addr[5:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:394$1614'.
     1/1: $0\dbg_state[2:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:357$1582'.
     1/2: $1\dbg_state_nxt[2:0]
     2/2: $0\dbg_state_nxt[2:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:331$1574'.
     1/1: $0\dbg_i2c_sda_out[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:305$1567'.
     1/1: $0\shift_buf[8:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:273$1528'.
     1/1: $0\i2c_state[2:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:239$1505'.
     1/2: $1\i2c_state_nxt[2:0]
     2/2: $0\i2c_state_nxt[2:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:207$1499'.
     1/1: $0\i2c_active_seq[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:174$1496'.
     1/1: $0\scl_re_dly[1:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:163$1490'.
     1/1: $0\scl_dly[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:153$1484'.
     1/1: $0\sda_in_dly[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:131$1473'.
     1/1: $0\sda_in_buf[1:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:126$1472'.
     1/1: $0\scl_buf[1:0]
Creating decoders for process `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:550$1093'.
     1/1: $0\wdt_reset[0:0]
Creating decoders for process `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:534$1090'.
     1/1: $0\wdtifg[0:0]
Creating decoders for process `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:512$1084'.
     1/2: $1\wdtqn[0:0]
     2/2: $0\wdtqn[0:0]
Creating decoders for process `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:502$1083'.
     1/1: $0\wdtcnt[15:0]
Creating decoders for process `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:192$1069'.
     1/1: $0\wdtctl[7:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:375$1055'.
     1/1: $0\ext_mem_din_sel[1:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:360$1052'.
     1/1: $0\eu_mdb_in_sel[1:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:346$1050'.
     1/1: $0\pmem_dout_bckup_sel[0:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:336$1049'.
     1/1: $0\pmem_dout_bckup[15:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:318$1041'.
     1/1: $0\fe_pmem_en_dly[0:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:306$1040'.
     1/1: $0\per_dout_val[15:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1243$978'.
     1/1: $0\dbg_rst_noscan[0:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1142$972'.
     1/1: $0\smclk_div[2:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1138$970'.
     1/1: $0\smclk_en[0:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:954$954'.
     1/1: $0\aclk_en[0:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:950$950'.
     1/1: $0\aclk_div[2:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:632$934'.
     1/1: $0\lfxt_clk_dly[0:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:287$924'.
     1/1: $0\bcsctl2[7:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:248$916'.
     1/1: $0\bcsctl1[7:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:381$884'.
     1/1: $0\cycle[1:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:323$880'.
     1/1: $0\acc_sel[0:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:312$878'.
     1/1: $0\sign_sel[0:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:272$864'.
     1/1: $0\sumext_s[1:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:253$862'.
     1/1: $0\reshi[15:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:224$860'.
     1/1: $0\reslo[15:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:197$859'.
     1/1: $0\op2[15:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:172$858'.
     1/1: $0\op1[15:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$817'.
     1/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16[15:0]$821 [14]
     2/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16[15:0]$821 [13]
     3/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16[15:0]$821 [11]
     4/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16[15:0]$821 [9]
     5/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16[15:0]$821 [7]
     6/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16[15:0]$821 [5]
     7/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16[15:0]$821 [3]
     8/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16[15:0]$821 [1]
     9/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16[15:0]$821 [15]
    10/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16[15:0]$821 [10]
    11/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16[15:0]$821 [6]
    12/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16[15:0]$821 [2]
    13/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16[15:0]$821 [12]
    14/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16[15:0]$821 [4]
    15/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16[15:0]$821 [8]
    16/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16[15:0]$821 [0]
    17/19: $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$318$\one_hot16[15:0]$818
    18/19: $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16[15:0]$819
    19/19: $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\binary[3:0]$820
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$812'.
     1/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16[15:0]$816 [14]
     2/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16[15:0]$816 [13]
     3/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16[15:0]$816 [11]
     4/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16[15:0]$816 [9]
     5/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16[15:0]$816 [7]
     6/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16[15:0]$816 [5]
     7/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16[15:0]$816 [3]
     8/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16[15:0]$816 [1]
     9/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16[15:0]$816 [15]
    10/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16[15:0]$816 [10]
    11/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16[15:0]$816 [6]
    12/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16[15:0]$816 [2]
    13/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16[15:0]$816 [12]
    14/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16[15:0]$816 [4]
    15/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16[15:0]$816 [8]
    16/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16[15:0]$816 [0]
    17/19: $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$317$\one_hot16[15:0]$813
    18/19: $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16[15:0]$814
    19/19: $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\binary[3:0]$815
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$807'.
     1/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16[15:0]$811 [14]
     2/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16[15:0]$811 [13]
     3/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16[15:0]$811 [11]
     4/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16[15:0]$811 [9]
     5/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16[15:0]$811 [7]
     6/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16[15:0]$811 [5]
     7/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16[15:0]$811 [3]
     8/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16[15:0]$811 [1]
     9/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16[15:0]$811 [15]
    10/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16[15:0]$811 [10]
    11/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16[15:0]$811 [6]
    12/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16[15:0]$811 [2]
    13/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16[15:0]$811 [12]
    14/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16[15:0]$811 [4]
    15/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16[15:0]$811 [8]
    16/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16[15:0]$811 [0]
    17/19: $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$316$\one_hot16[15:0]$808
    18/19: $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16[15:0]$809
    19/19: $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\binary[3:0]$810
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$802'.
     1/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16[15:0]$806 [14]
     2/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16[15:0]$806 [13]
     3/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16[15:0]$806 [11]
     4/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16[15:0]$806 [9]
     5/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16[15:0]$806 [7]
     6/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16[15:0]$806 [5]
     7/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16[15:0]$806 [3]
     8/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16[15:0]$806 [1]
     9/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16[15:0]$806 [15]
    10/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16[15:0]$806 [10]
    11/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16[15:0]$806 [6]
    12/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16[15:0]$806 [2]
    13/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16[15:0]$806 [12]
    14/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16[15:0]$806 [4]
    15/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16[15:0]$806 [8]
    16/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16[15:0]$806 [0]
    17/19: $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$315$\one_hot16[15:0]$803
    18/19: $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16[15:0]$804
    19/19: $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\binary[3:0]$805
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$797'.
     1/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16[15:0]$801 [14]
     2/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16[15:0]$801 [13]
     3/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16[15:0]$801 [11]
     4/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16[15:0]$801 [9]
     5/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16[15:0]$801 [7]
     6/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16[15:0]$801 [5]
     7/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16[15:0]$801 [3]
     8/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16[15:0]$801 [1]
     9/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16[15:0]$801 [15]
    10/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16[15:0]$801 [10]
    11/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16[15:0]$801 [6]
    12/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16[15:0]$801 [2]
    13/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16[15:0]$801 [12]
    14/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16[15:0]$801 [4]
    15/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16[15:0]$801 [8]
    16/19: $1$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16[15:0]$801 [0]
    17/19: $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$314$\one_hot16[15:0]$798
    18/19: $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16[15:0]$799
    19/19: $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\binary[3:0]$800
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:179$792'.
     1/11: $1$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$321$\one_hot8[7:0]$796 [6]
     2/11: $1$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$321$\one_hot8[7:0]$796 [5]
     3/11: $1$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$321$\one_hot8[7:0]$796 [3]
     4/11: $1$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$321$\one_hot8[7:0]$796 [1]
     5/11: $1$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$321$\one_hot8[7:0]$796 [7]
     6/11: $1$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$321$\one_hot8[7:0]$796 [2]
     7/11: $1$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$321$\one_hot8[7:0]$796 [4]
     8/11: $1$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$321$\one_hot8[7:0]$796 [0]
     9/11: $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$313$\one_hot8[7:0]$793
    10/11: $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$321$\one_hot8[7:0]$794
    11/11: $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$321$\binary[2:0]$795
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:179$787'.
     1/11: $1$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$320$\one_hot8[7:0]$791 [6]
     2/11: $1$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$320$\one_hot8[7:0]$791 [5]
     3/11: $1$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$320$\one_hot8[7:0]$791 [3]
     4/11: $1$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$320$\one_hot8[7:0]$791 [1]
     5/11: $1$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$320$\one_hot8[7:0]$791 [7]
     6/11: $1$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$320$\one_hot8[7:0]$791 [2]
     7/11: $1$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$320$\one_hot8[7:0]$791 [4]
     8/11: $1$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$320$\one_hot8[7:0]$791 [0]
     9/11: $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$312$\one_hot8[7:0]$788
    10/11: $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$320$\one_hot8[7:0]$789
    11/11: $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$320$\binary[2:0]$790
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:161$782'.
     1/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [62]
     2/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [61]
     3/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [59]
     4/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [57]
     5/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [55]
     6/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [53]
     7/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [51]
     8/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [49]
     9/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [47]
    10/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [45]
    11/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [43]
    12/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [41]
    13/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [39]
    14/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [37]
    15/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [35]
    16/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [33]
    17/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [31]
    18/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [29]
    19/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [27]
    20/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [25]
    21/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [23]
    22/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [21]
    23/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [19]
    24/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [17]
    25/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [15]
    26/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [13]
    27/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [11]
    28/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [9]
    29/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [7]
    30/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [5]
    31/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [3]
    32/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [1]
    33/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [63]
    34/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [58]
    35/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [54]
    36/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [50]
    37/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [46]
    38/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [42]
    39/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [38]
    40/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [34]
    41/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [30]
    42/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [26]
    43/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [22]
    44/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [18]
    45/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [14]
    46/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [10]
    47/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [6]
    48/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [2]
    49/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [60]
    50/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [52]
    51/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [44]
    52/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [36]
    53/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [28]
    54/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [20]
    55/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [12]
    56/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [4]
    57/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [56]
    58/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [40]
    59/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [24]
    60/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [8]
    61/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [48]
    62/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [16]
    63/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [32]
    64/67: $1$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$786 [0]
    65/67: $0$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$311$\one_hot64[63:0]$783
    66/67: $0$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64[63:0]$784
    67/67: $0$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\binary[5:0]$785
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:1000$781'.
     1/1: $0\inst_alu[11:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:913$744'.
     1/1: $0\e_state[3:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:879$734'.
     1/2: $1\e_state_nxt[3:0]
     2/2: $0\e_state_nxt[3:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:860$721'.
     1/1: $0\exec_dext_rdy[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:854$715'.
     1/1: $0\exec_src_wr[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:848$712'.
     1/1: $0\exec_dst_wr[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:842$709'.
     1/1: $0\exec_jmp[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:812$689'.
     1/1: $0\inst_sz[1:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:805$674'.
     1/1: $0\inst_bw[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:790$673'.
     1/1: $0\inst_ad[7:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:768$669'.
     1/7: $6\inst_ad_nxt[7:0]
     2/7: $5\inst_ad_nxt[7:0]
     3/7: $4\inst_ad_nxt[7:0]
     4/7: $3\inst_ad_nxt[7:0]
     5/7: $2\inst_ad_nxt[7:0]
     6/7: $1\inst_ad_nxt[7:0]
     7/7: $0\inst_ad_nxt[7:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:742$668'.
     1/7: $6\sconst_nxt[15:0]
     2/7: $5\sconst_nxt[15:0]
     3/7: $4\sconst_nxt[15:0]
     4/7: $3\sconst_nxt[15:0]
     5/7: $2\sconst_nxt[15:0]
     6/7: $1\sconst_nxt[15:0]
     7/7: $0\sconst_nxt[15:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:727$667'.
     1/1: $0\inst_as[7:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:691$662'.
     1/9: $8\inst_as_nxt[12:0]
     2/9: $7\inst_as_nxt[12:0]
     3/9: $6\inst_as_nxt[12:0]
     4/9: $5\inst_as_nxt[12:0]
     5/9: $4\inst_as_nxt[12:0]
     6/9: $3\inst_as_nxt[12:0]
     7/9: $2\inst_as_nxt[12:0]
     8/9: $1\inst_as_nxt[12:0]
     9/9: $0\inst_as_nxt[12:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:654$656'.
     1/1: $0\inst_src_bin[3:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:636$650'.
     1/1: $0\inst_dest_bin[3:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:621$649'.
     1/1: $0\inst_mov[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:588$646'.
     1/1: $0\inst_jmp_bin[2:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:565$645'.
     1/1: $0\inst_so[7:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:540$642'.
     1/1: $0\inst_type[2:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:501$627'.
     1/1: $0\inst_dext[15:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:474$620'.
     1/1: $0\inst_sext[15:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:432$594'.
     1/1: $0\pmem_busy[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:426$593'.
     1/1: $0\pc[15:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:334$386'.
     1/73: $65$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$584
     2/73: $64$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$581
     3/73: $63$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$578
     4/73: $62$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$575
     5/73: $61$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$572
     6/73: $60$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$569
     7/73: $59$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$566
     8/73: $58$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$563
     9/73: $57$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$560
    10/73: $56$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$557
    11/73: $55$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$554
    12/73: $54$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$551
    13/73: $53$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$548
    14/73: $52$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$545
    15/73: $51$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$542
    16/73: $50$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$539
    17/73: $49$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$536
    18/73: $48$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$533
    19/73: $47$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$530
    20/73: $46$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$527
    21/73: $45$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$524
    22/73: $44$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$521
    23/73: $43$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$518
    24/73: $42$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$515
    25/73: $41$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$512
    26/73: $40$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$509
    27/73: $39$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$506
    28/73: $38$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$503
    29/73: $37$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$500
    30/73: $36$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$497
    31/73: $35$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$494
    32/73: $34$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$491
    33/73: $33$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$488
    34/73: $32$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$485
    35/73: $31$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$482
    36/73: $30$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$479
    37/73: $29$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$476
    38/73: $28$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$473
    39/73: $27$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$470
    40/73: $26$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$467
    41/73: $25$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$464
    42/73: $24$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$461
    43/73: $23$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$458
    44/73: $22$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$455
    45/73: $21$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$452
    46/73: $20$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$449
    47/73: $19$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$446
    48/73: $18$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$443
    49/73: $17$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$440
    50/73: $16$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$437
    51/73: $15$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$434
    52/73: $14$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$431
    53/73: $13$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$428
    54/73: $12$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$425
    55/73: $11$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$422
    56/73: $10$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$419
    57/73: $9$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$416
    58/73: $8$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$413
    59/73: $7$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$410
    60/73: $6$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$407
    61/73: $5$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$404
    62/73: $4$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$401
    63/73: $3$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$398
    64/73: $2$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\ii[31:0]$395
    65/73: $2$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$393
    66/73: $2$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\irq_all[62:0]$394
    67/73: $1$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\ii[31:0]$392
    68/73: $1$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\irq_all[62:0]$391
    69/73: $1$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$390
    70/73: $0$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\ii[31:0]$389
    71/73: $0$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\irq_all[62:0]$388
    72/73: $0$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$387
    73/73: $0\irq_num[5:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:302$373'.
     1/1: $0\inst_irq_rst[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:287$370'.
     1/1: $0\cpu_halt_st[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:276$355'.
     1/1: $0\i_state[2:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:254$329'.
     1/2: $1\i_state_nxt[2:0]
     2/2: $0\i_state_nxt[2:0]
Creating decoders for process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$235'.
     1/7: $1$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:188$104$\bcd_add[4:0]$245
     2/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:188$100$\bcd_add[4:0]$236
     3/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:188$104$\bcd_add[4:0]$237
     4/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:188$104$\Z_[4:0]$241
     5/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:188$104$\C_[0:0]$240
     6/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:188$104$\Y[3:0]$239
     7/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:188$104$\X[3:0]$238
Creating decoders for process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$223'.
     1/7: $1$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:187$103$\bcd_add[4:0]$233
     2/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:187$99$\bcd_add[4:0]$224
     3/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:187$103$\bcd_add[4:0]$225
     4/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:187$103$\Z_[4:0]$229
     5/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:187$103$\C_[0:0]$228
     6/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:187$103$\Y[3:0]$227
     7/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:187$103$\X[3:0]$226
Creating decoders for process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$211'.
     1/7: $1$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:186$102$\bcd_add[4:0]$221
     2/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:186$98$\bcd_add[4:0]$212
     3/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:186$102$\bcd_add[4:0]$213
     4/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:186$102$\Z_[4:0]$217
     5/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:186$102$\C_[0:0]$216
     6/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:186$102$\Y[3:0]$215
     7/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:186$102$\X[3:0]$214
Creating decoders for process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$199'.
     1/7: $1$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:185$101$\bcd_add[4:0]$209
     2/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:185$97$\bcd_add[4:0]$200
     3/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:185$101$\bcd_add[4:0]$201
     4/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:185$101$\Z_[4:0]$205
     5/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:185$101$\C_[0:0]$204
     6/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:185$101$\Y[3:0]$203
     7/7: $0$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:185$101$\X[3:0]$202
Creating decoders for process `\omsp_sync_cell.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sync_cell.v:72$96'.
     1/1: $0\data_sync[1:0]
Creating decoders for process `\omsp_sync_reset.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sync_reset.v:70$95'.
     1/1: $0\data_sync[1:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:567$1405'.
     1/1: $0\r15[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:543$1402'.
     1/1: $0\r14[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:519$1399'.
     1/1: $0\r13[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:495$1396'.
     1/1: $0\r12[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:471$1393'.
     1/1: $0\r11[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:447$1390'.
     1/1: $0\r10[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:423$1387'.
     1/1: $0\r9[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:399$1384'.
     1/1: $0\r8[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:375$1381'.
     1/1: $0\r7[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:351$1378'.
     1/1: $0\r6[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:327$1375'.
     1/1: $0\r5[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:303$1372'.
     1/1: $0\r4[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:275$1369'.
     1/1: $0\r3[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:245$1363'.
     1/1: $0\r2[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:162$1344'.
     1/1: $0\r1[15:0]
Creating decoders for process `\omsp_sfr.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:182$1692'.
     1/1: $0\wdtie[0:0]

26.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\omsp_dbg.\mem_state_nxt' from process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:746$1297'.
No latch inferred for signal `\omsp_dbg.\reg_dec' from process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:240$1187'.
No latch inferred for signal `\omsp_dbg_i2c.\dbg_state_nxt' from process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:357$1582'.
No latch inferred for signal `\omsp_dbg_i2c.\i2c_state_nxt' from process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:239$1505'.
No latch inferred for signal `\omsp_watchdog.\wdtqn' from process `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:512$1084'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$318$\one_hot16' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$817'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\one_hot16' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$817'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:665$326$\binary' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$817'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$317$\one_hot16' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$812'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\one_hot16' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$812'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$325$\binary' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$812'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$316$\one_hot16' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$807'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\one_hot16' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$807'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$324$\binary' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$807'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$315$\one_hot16' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$802'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\one_hot16' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$802'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$323$\binary' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$802'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$314$\one_hot16' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$797'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\one_hot16' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$797'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$322$\binary' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$797'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$313$\one_hot8' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:179$792'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$321$\one_hot8' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:179$792'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$321$\binary' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:179$792'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$312$\one_hot8' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:179$787'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$320$\one_hot8' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:179$787'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$320$\binary' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:179$787'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$311$\one_hot64' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:161$782'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\one_hot64' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:161$782'.
No latch inferred for signal `\omsp_frontend.$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$319$\binary' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:161$782'.
No latch inferred for signal `\omsp_frontend.\e_state_nxt' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:879$734'.
No latch inferred for signal `\omsp_frontend.\inst_ad_nxt' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:768$669'.
No latch inferred for signal `\omsp_frontend.\sconst_nxt' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:742$668'.
No latch inferred for signal `\omsp_frontend.\inst_as_nxt' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:691$662'.
No latch inferred for signal `\omsp_frontend.\i_state_nxt' from process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:254$329'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:188$100$\bcd_add' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$235'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:188$104$\bcd_add' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$235'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:188$104$\X' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$235'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:188$104$\Y' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$235'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:188$104$\C_' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$235'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:188$104$\Z_' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$235'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:187$99$\bcd_add' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$223'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:187$103$\bcd_add' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$223'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:187$103$\X' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$223'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:187$103$\Y' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$223'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:187$103$\C_' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$223'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:187$103$\Z_' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$223'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:186$98$\bcd_add' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$211'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:186$102$\bcd_add' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$211'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:186$102$\X' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$211'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:186$102$\Y' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$211'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:186$102$\C_' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$211'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:186$102$\Z_' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$211'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:185$97$\bcd_add' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$199'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:185$101$\bcd_add' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$199'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:185$101$\X' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$199'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:185$101$\Y' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$199'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:185$101$\C_' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$199'.
No latch inferred for signal `\omsp_alu.$func$\bcd_add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:185$101$\Z_' from process `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$199'.

26.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\omsp_dbg.\dbg_mem_rd_dly' using process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:788$1329'.
  created $adff cell `$procdff$8532' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_state' using process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:759$1302'.
  created $adff cell `$procdff$8533' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_startb' using process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:726$1289'.
  created $adff cell `$procdff$8534' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_burst' using process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:715$1285'.
  created $adff cell `$procdff$8535' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\halt_flag' using process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:696$1275'.
  created $adff cell `$procdff$8536' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\inc_step' using process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:679$1266'.
  created $adff cell `$procdff$8537' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\dbg_rd_rdy' using process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:646$1255'.
  created $adff cell `$procdff$8538' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_cnt' using process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:446$1232'.
  created $adff cell `$procdff$8539' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_addr' using process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:433$1225'.
  created $adff cell `$procdff$8540' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_data' using process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:414$1209'.
  created $adff cell `$procdff$8541' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_start' using process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:396$1204'.
  created $adff cell `$procdff$8542' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_ctl' using process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:389$1203'.
  created $adff cell `$procdff$8543' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\cpu_stat' using process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:354$1199'.
  created $adff cell `$procdff$8544' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\cpu_ctl' using process `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:328$1190'.
  created $adff cell `$procdff$8545' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mdb_in_buf' using process `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:407$1937'.
  created $adff cell `$procdff$8546' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mdb_in_buf_valid' using process `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:392$1935'.
  created $adff cell `$procdff$8547' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mdb_in_buf_en' using process `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:387$1933'.
  created $adff cell `$procdff$8548' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mab_lsb' using process `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:378$1929'.
  created $adff cell `$procdff$8549' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mdb_out_nxt' using process `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:364$1919'.
  created $adff cell `$procdff$8550' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_rd' using process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:456$1631'.
  created $adff cell `$procdff$8551' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_wr' using process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:447$1624'.
  created $adff cell `$procdff$8552' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_din_hi' using process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:437$1623'.
  created $adff cell `$procdff$8553' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_din_lo' using process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:432$1622'.
  created $adff cell `$procdff$8554' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_addr' using process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:412$1621'.
  created $adff cell `$procdff$8555' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_bw' using process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:412$1621'.
  created $adff cell `$procdff$8556' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_state' using process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:394$1614'.
  created $adff cell `$procdff$8557' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_i2c_sda_out' using process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:331$1574'.
  created $adff cell `$procdff$8558' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\shift_buf' using process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:305$1567'.
  created $adff cell `$procdff$8559' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\i2c_state' using process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:273$1528'.
  created $adff cell `$procdff$8560' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\i2c_active_seq' using process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:207$1499'.
  created $adff cell `$procdff$8561' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\scl_re_dly' using process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:174$1496'.
  created $adff cell `$procdff$8562' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\scl_dly' using process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:163$1490'.
  created $adff cell `$procdff$8563' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\sda_in_dly' using process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:153$1484'.
  created $adff cell `$procdff$8564' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\sda_in_buf' using process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:131$1473'.
  created $adff cell `$procdff$8565' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\scl_buf' using process `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:126$1472'.
  created $adff cell `$procdff$8566' with positive edge clock and positive level reset.
Creating register for signal `\omsp_watchdog.\wdt_reset' using process `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:550$1093'.
  created $adff cell `$procdff$8567' with positive edge clock and positive level reset.
Creating register for signal `\omsp_watchdog.\wdtifg' using process `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:534$1090'.
  created $adff cell `$procdff$8568' with positive edge clock and positive level reset.
Creating register for signal `\omsp_watchdog.\wdtcnt' using process `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:502$1083'.
  created $adff cell `$procdff$8569' with positive edge clock and positive level reset.
Creating register for signal `\omsp_watchdog.\wdtctl' using process `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:192$1069'.
  created $adff cell `$procdff$8570' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\ext_mem_din_sel' using process `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:375$1055'.
  created $adff cell `$procdff$8571' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\eu_mdb_in_sel' using process `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:360$1052'.
  created $adff cell `$procdff$8572' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\pmem_dout_bckup_sel' using process `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:346$1050'.
  created $adff cell `$procdff$8573' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\pmem_dout_bckup' using process `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:336$1049'.
  created $adff cell `$procdff$8574' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\fe_pmem_en_dly' using process `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:318$1041'.
  created $adff cell `$procdff$8575' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\per_dout_val' using process `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:306$1040'.
  created $adff cell `$procdff$8576' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\dbg_rst_noscan' using process `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1243$978'.
  created $adff cell `$procdff$8577' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\smclk_div' using process `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1142$972'.
  created $adff cell `$procdff$8578' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\smclk_en' using process `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1138$970'.
  created $adff cell `$procdff$8579' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\aclk_en' using process `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:954$954'.
  created $adff cell `$procdff$8580' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\aclk_div' using process `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:950$950'.
  created $adff cell `$procdff$8581' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\lfxt_clk_dly' using process `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:632$934'.
  created $adff cell `$procdff$8582' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\bcsctl2' using process `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:287$924'.
  created $adff cell `$procdff$8583' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\bcsctl1' using process `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:248$916'.
  created $adff cell `$procdff$8584' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\cycle' using process `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:381$884'.
  created $adff cell `$procdff$8585' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\acc_sel' using process `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:323$880'.
  created $adff cell `$procdff$8586' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\sign_sel' using process `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:312$878'.
  created $adff cell `$procdff$8587' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\sumext_s' using process `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:272$864'.
  created $adff cell `$procdff$8588' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\reshi' using process `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:253$862'.
  created $adff cell `$procdff$8589' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\reslo' using process `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:224$860'.
  created $adff cell `$procdff$8590' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\op2' using process `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:197$859'.
  created $adff cell `$procdff$8591' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\op1' using process `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:172$858'.
  created $adff cell `$procdff$8592' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_alu' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:1000$781'.
  created $adff cell `$procdff$8593' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\e_state' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:913$744'.
  created $adff cell `$procdff$8594' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\exec_dext_rdy' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:860$721'.
  created $adff cell `$procdff$8595' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\exec_src_wr' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:854$715'.
  created $adff cell `$procdff$8596' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\exec_dst_wr' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:848$712'.
  created $adff cell `$procdff$8597' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\exec_jmp' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:842$709'.
  created $adff cell `$procdff$8598' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_sz' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:812$689'.
  created $adff cell `$procdff$8599' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_bw' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:805$674'.
  created $adff cell `$procdff$8600' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_ad' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:790$673'.
  created $adff cell `$procdff$8601' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_as' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:727$667'.
  created $adff cell `$procdff$8602' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_src_bin' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:654$656'.
  created $adff cell `$procdff$8603' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_dest_bin' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:636$650'.
  created $adff cell `$procdff$8604' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_mov' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:621$649'.
  created $adff cell `$procdff$8605' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_jmp_bin' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:588$646'.
  created $adff cell `$procdff$8606' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_so' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:565$645'.
  created $adff cell `$procdff$8607' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_type' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:540$642'.
  created $adff cell `$procdff$8608' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_dext' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:501$627'.
  created $adff cell `$procdff$8609' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_sext' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:474$620'.
  created $adff cell `$procdff$8610' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\pmem_busy' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:432$594'.
  created $adff cell `$procdff$8611' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\pc' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:426$593'.
  created $adff cell `$procdff$8612' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\irq_num' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:334$386'.
  created $adff cell `$procdff$8613' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:334$386'.
  created $adff cell `$procdff$8614' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\irq_all' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:334$386'.
  created $adff cell `$procdff$8615' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\ii' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:334$386'.
  created $adff cell `$procdff$8616' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_irq_rst' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:302$373'.
  created $adff cell `$procdff$8617' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\cpu_halt_st' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:287$370'.
  created $adff cell `$procdff$8618' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\i_state' using process `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:276$355'.
  created $adff cell `$procdff$8619' with positive edge clock and positive level reset.
Creating register for signal `\omsp_sync_cell.\data_sync' using process `\omsp_sync_cell.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sync_cell.v:72$96'.
  created $adff cell `$procdff$8620' with positive edge clock and positive level reset.
Creating register for signal `\omsp_sync_reset.\data_sync' using process `\omsp_sync_reset.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sync_reset.v:70$95'.
  created $adff cell `$procdff$8621' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r15' using process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:567$1405'.
  created $adff cell `$procdff$8622' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r14' using process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:543$1402'.
  created $adff cell `$procdff$8623' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r13' using process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:519$1399'.
  created $adff cell `$procdff$8624' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r12' using process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:495$1396'.
  created $adff cell `$procdff$8625' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r11' using process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:471$1393'.
  created $adff cell `$procdff$8626' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r10' using process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:447$1390'.
  created $adff cell `$procdff$8627' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r9' using process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:423$1387'.
  created $adff cell `$procdff$8628' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r8' using process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:399$1384'.
  created $adff cell `$procdff$8629' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r7' using process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:375$1381'.
  created $adff cell `$procdff$8630' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r6' using process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:351$1378'.
  created $adff cell `$procdff$8631' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r5' using process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:327$1375'.
  created $adff cell `$procdff$8632' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r4' using process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:303$1372'.
  created $adff cell `$procdff$8633' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r3' using process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:275$1369'.
  created $adff cell `$procdff$8634' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r2' using process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:245$1363'.
  created $adff cell `$procdff$8635' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r1' using process `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:162$1344'.
  created $adff cell `$procdff$8636' with positive edge clock and positive level reset.
Creating register for signal `\omsp_sfr.\wdtie' using process `\omsp_sfr.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:182$1692'.
  created $adff cell `$procdff$8637' with positive edge clock and positive level reset.

26.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:788$1329'.
Removing empty process `omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:759$1302'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:746$1297'.
Removing empty process `omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:746$1297'.
Removing empty process `omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:726$1289'.
Found and cleaned up 2 empty switches in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:715$1285'.
Removing empty process `omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:715$1285'.
Found and cleaned up 2 empty switches in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:696$1275'.
Removing empty process `omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:696$1275'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:679$1266'.
Removing empty process `omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:679$1266'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:646$1255'.
Removing empty process `omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:646$1255'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:446$1232'.
Removing empty process `omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:446$1232'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:433$1225'.
Removing empty process `omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:433$1225'.
Found and cleaned up 3 empty switches in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:414$1209'.
Removing empty process `omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:414$1209'.
Removing empty process `omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:396$1204'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:389$1203'.
Removing empty process `omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:389$1203'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:354$1199'.
Removing empty process `omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:354$1199'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:328$1190'.
Removing empty process `omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:328$1190'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:240$1187'.
Removing empty process `omsp_dbg.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:240$1187'.
Found and cleaned up 1 empty switch in `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:407$1937'.
Removing empty process `omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:407$1937'.
Found and cleaned up 2 empty switches in `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:392$1935'.
Removing empty process `omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:392$1935'.
Removing empty process `omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:387$1933'.
Found and cleaned up 1 empty switch in `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:378$1929'.
Removing empty process `omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:378$1929'.
Found and cleaned up 2 empty switches in `\omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:364$1919'.
Removing empty process `omsp_execution_unit.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:364$1919'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:456$1631'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:447$1624'.
Found and cleaned up 2 empty switches in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:437$1623'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:437$1623'.
Found and cleaned up 1 empty switch in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:432$1622'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:432$1622'.
Found and cleaned up 2 empty switches in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:412$1621'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:412$1621'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:394$1614'.
Found and cleaned up 1 empty switch in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:357$1582'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:357$1582'.
Found and cleaned up 1 empty switch in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:331$1574'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:331$1574'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:305$1567'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:273$1528'.
Found and cleaned up 1 empty switch in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:239$1505'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:239$1505'.
Found and cleaned up 2 empty switches in `\omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:207$1499'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:207$1499'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:174$1496'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:163$1490'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:153$1484'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:131$1473'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:126$1472'.
Removing empty process `omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:550$1093'.
Found and cleaned up 2 empty switches in `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:534$1090'.
Removing empty process `omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:534$1090'.
Found and cleaned up 1 empty switch in `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:512$1084'.
Removing empty process `omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:512$1084'.
Found and cleaned up 2 empty switches in `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:502$1083'.
Removing empty process `omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:502$1083'.
Found and cleaned up 1 empty switch in `\omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:192$1069'.
Removing empty process `omsp_watchdog.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:192$1069'.
Removing empty process `omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:375$1055'.
Removing empty process `omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:360$1052'.
Found and cleaned up 2 empty switches in `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:346$1050'.
Removing empty process `omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:346$1050'.
Found and cleaned up 1 empty switch in `\omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:336$1049'.
Removing empty process `omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:336$1049'.
Removing empty process `omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:318$1041'.
Removing empty process `omsp_mem_backbone.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:306$1040'.
Removing empty process `omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1243$978'.
Found and cleaned up 1 empty switch in `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1142$972'.
Removing empty process `omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1142$972'.
Removing empty process `omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1138$970'.
Removing empty process `omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:954$954'.
Found and cleaned up 1 empty switch in `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:950$950'.
Removing empty process `omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:950$950'.
Removing empty process `omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:632$934'.
Found and cleaned up 1 empty switch in `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:287$924'.
Removing empty process `omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:287$924'.
Found and cleaned up 1 empty switch in `\omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:248$916'.
Removing empty process `omsp_clock_module.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:248$916'.
Removing empty process `omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:381$884'.
Found and cleaned up 1 empty switch in `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:323$880'.
Removing empty process `omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:323$880'.
Found and cleaned up 1 empty switch in `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:312$878'.
Removing empty process `omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:312$878'.
Found and cleaned up 2 empty switches in `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:272$864'.
Removing empty process `omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:272$864'.
Found and cleaned up 3 empty switches in `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:253$862'.
Removing empty process `omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:253$862'.
Found and cleaned up 3 empty switches in `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:224$860'.
Removing empty process `omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:224$860'.
Found and cleaned up 1 empty switch in `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:197$859'.
Removing empty process `omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:197$859'.
Found and cleaned up 1 empty switch in `\omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:172$858'.
Removing empty process `omsp_multiplier.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:172$858'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$817'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$817'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$812'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$812'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$807'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$807'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$802'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$802'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$797'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:170$797'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:179$792'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:179$792'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:179$787'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:179$787'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:161$782'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:161$782'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:1000$781'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:1000$781'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:913$744'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:879$734'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:879$734'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:860$721'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:860$721'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:854$715'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:854$715'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:848$712'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:848$712'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:842$709'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:842$709'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:812$689'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:812$689'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:805$674'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:805$674'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:790$673'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:790$673'.
Found and cleaned up 6 empty switches in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:768$669'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:768$669'.
Found and cleaned up 6 empty switches in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:742$668'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:742$668'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:727$667'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:727$667'.
Found and cleaned up 8 empty switches in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:691$662'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:691$662'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:654$656'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:654$656'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:636$650'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:636$650'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:621$649'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:621$649'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:588$646'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:588$646'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:565$645'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:565$645'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:540$642'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:540$642'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:501$627'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:501$627'.
Found and cleaned up 3 empty switches in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:474$620'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:474$620'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:432$594'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:426$593'.
Found and cleaned up 64 empty switches in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:334$386'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:334$386'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:302$373'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:302$373'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:287$370'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:276$355'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:254$329'.
Removing empty process `omsp_frontend.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:254$329'.
Found and cleaned up 1 empty switch in `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$235'.
Removing empty process `omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$235'.
Found and cleaned up 1 empty switch in `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$223'.
Removing empty process `omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$223'.
Found and cleaned up 1 empty switch in `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$211'.
Removing empty process `omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$211'.
Found and cleaned up 1 empty switch in `\omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$199'.
Removing empty process `omsp_alu.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:92$199'.
Removing empty process `omsp_sync_cell.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sync_cell.v:72$96'.
Removing empty process `omsp_sync_reset.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sync_reset.v:70$95'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:567$1405'.
Removing empty process `omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:567$1405'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:543$1402'.
Removing empty process `omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:543$1402'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:519$1399'.
Removing empty process `omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:519$1399'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:495$1396'.
Removing empty process `omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:495$1396'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:471$1393'.
Removing empty process `omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:471$1393'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:447$1390'.
Removing empty process `omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:447$1390'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:423$1387'.
Removing empty process `omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:423$1387'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:399$1384'.
Removing empty process `omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:399$1384'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:375$1381'.
Removing empty process `omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:375$1381'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:351$1378'.
Removing empty process `omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:351$1378'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:327$1375'.
Removing empty process `omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:327$1375'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:303$1372'.
Removing empty process `omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:303$1372'.
Found and cleaned up 1 empty switch in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:275$1369'.
Removing empty process `omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:275$1369'.
Found and cleaned up 1 empty switch in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:245$1363'.
Removing empty process `omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:245$1363'.
Found and cleaned up 3 empty switches in `\omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:162$1344'.
Removing empty process `omsp_register_file.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:162$1344'.
Found and cleaned up 1 empty switch in `\omsp_sfr.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:182$1692'.
Removing empty process `omsp_sfr.$proc$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:182$1692'.
Cleaned up 210 empty switches.

26.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_dbg.
<suppressed ~18 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~5 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~18 debug messages>
Optimizing module omsp_watchdog.
<suppressed ~3 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_clock_module.
<suppressed ~23 debug messages>
Optimizing module openMSP430.
Optimizing module omsp_multiplier.
<suppressed ~1 debug messages>
Optimizing module omsp_frontend.
<suppressed ~179 debug messages>
Optimizing module omsp_alu.
<suppressed ~2 debug messages>
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_register_file.
<suppressed ~6 debug messages>
Optimizing module omsp_sfr.
<suppressed ~8 debug messages>

26.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \openMSP430..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Removed 30 unused cells and 1173 unused wires.
<suppressed ~53 debug messages>

26.5. Executing CHECK pass (checking for obvious problems).
checking module omsp_alu..
checking module omsp_clock_module..
checking module omsp_dbg..
checking module omsp_dbg_i2c..
checking module omsp_execution_unit..
checking module omsp_frontend..
checking module omsp_mem_backbone..
checking module omsp_multiplier..
checking module omsp_register_file..
checking module omsp_sfr..
checking module omsp_sync_cell..
checking module omsp_sync_reset..
checking module omsp_watchdog..
checking module openMSP430..
found and reported 0 problems.

26.6. Executing OPT pass (performing simple optimizations).

26.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
<suppressed ~12 debug messages>
Finding identical cells in module `\omsp_clock_module'.
<suppressed ~6 debug messages>
Finding identical cells in module `\omsp_dbg'.
<suppressed ~39 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~75 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
<suppressed ~234 debug messages>
Finding identical cells in module `\omsp_frontend'.
<suppressed ~16260 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
<suppressed ~6 debug messages>
Finding identical cells in module `\omsp_multiplier'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
<suppressed ~3 debug messages>
Finding identical cells in module `\openMSP430'.
Removed a total of 5546 cells.

26.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$7819.
    dead port 1/2 on $mux $procmux$7822.
    dead port 2/2 on $mux $procmux$7825.
    dead port 2/2 on $mux $procmux$7831.
    dead port 1/2 on $mux $procmux$7834.
    dead port 2/2 on $mux $procmux$7837.
    dead port 1/2 on $mux $procmux$7843.
    dead port 2/2 on $mux $procmux$7846.
    dead port 2/2 on $mux $procmux$7852.
    dead port 2/2 on $mux $procmux$7855.
    dead port 2/2 on $mux $procmux$7861.
    dead port 1/2 on $mux $procmux$7870.
    dead port 1/2 on $mux $procmux$7873.
    dead port 1/2 on $mux $procmux$7876.
    dead port 1/2 on $mux $procmux$7879.
    dead port 1/2 on $mux $procmux$7882.
    dead port 1/2 on $mux $procmux$7888.
    dead port 1/2 on $mux $procmux$7891.
    dead port 1/2 on $mux $procmux$7894.
    dead port 1/2 on $mux $procmux$7897.
    dead port 1/2 on $mux $procmux$7903.
    dead port 1/2 on $mux $procmux$7906.
    dead port 1/2 on $mux $procmux$7909.
    dead port 1/2 on $mux $procmux$7915.
    dead port 1/2 on $mux $procmux$7918.
    dead port 1/2 on $mux $procmux$7924.
    dead port 1/2 on $mux $procmux$7937.
    dead port 1/2 on $mux $procmux$7940.
    dead port 1/2 on $mux $procmux$7943.
    dead port 1/2 on $mux $procmux$7946.
    dead port 2/2 on $mux $procmux$7954.
    dead port 1/2 on $mux $procmux$7957.
    dead port 1/2 on $mux $procmux$7960.
    dead port 1/2 on $mux $procmux$7963.
    dead port 1/2 on $mux $procmux$7969.
    dead port 1/2 on $mux $procmux$7972.
    dead port 1/2 on $mux $procmux$7975.
    dead port 2/2 on $mux $procmux$7983.
    dead port 1/2 on $mux $procmux$7986.
    dead port 1/2 on $mux $procmux$7989.
    dead port 1/2 on $mux $procmux$7995.
    dead port 1/2 on $mux $procmux$7998.
    dead port 2/2 on $mux $procmux$8006.
    dead port 1/2 on $mux $procmux$8009.
    dead port 1/2 on $mux $procmux$8015.
    dead port 2/2 on $mux $procmux$8049.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 46 multiplexer ports.
<suppressed ~298 debug messages>

26.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
    New input vector for $reduce_or cell $reduce_or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:184$908: { \per_we [0] \per_we [1] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:948$945: { \aclk_div [0] \aclk_div [1] \aclk_div [2] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:947$944: { \aclk_div [0] \aclk_div [1] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1136$965: { \smclk_div [0] \smclk_div [1] \smclk_div [2] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1135$964: { \smclk_div [0] \smclk_div [1] }
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
    New input vector for $reduce_or cell $reduce_or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:711$1279: { \mem_cnt [0] \mem_cnt [1] \mem_cnt [2] \mem_cnt [3] \mem_cnt [4] \mem_cnt [5] \mem_cnt [6] \mem_cnt [7] \mem_cnt [8] \mem_cnt [9] \mem_cnt [10] \mem_cnt [11] \mem_cnt [12] \mem_cnt [13] \mem_cnt [14] \mem_cnt [15] }
    New input vector for $reduce_or cell $reduce_or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:426$1210: { \dbg_mem_wr [0] \dbg_mem_wr [1] }
    New ctrl vector for $pmux cell $procmux$1940: { $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:764$1303_Y $procmux$1943_CMP $auto$opt_reduce.cc:132:opt_mux$8639 }
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_or cell $reduce_or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:724$666: { \inst_as_nxt [7] \inst_as_nxt [8] \inst_as_nxt [9] \inst_as_nxt [10] \inst_as_nxt [11] \inst_as_nxt [12] }
    New input vector for $reduce_or cell $reduce_or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:307$374: { \irq [0] \irq [1] \irq [2] \irq [3] \irq [4] \irq [5] \irq [6] \irq [7] \irq [8] \irq [9] \irq [10] \irq [11] \irq [12] \irq [13] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$582: { $64$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$581 [0] $64$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$581 [1] $64$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$581 [2] $64$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$581 [3] $64$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$581 [4] $64$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$581 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$579: { $63$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$578 [0] $63$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$578 [1] $63$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$578 [2] $63$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$578 [3] $63$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$578 [4] $63$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$578 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$576: { $62$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$575 [0] $62$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$575 [1] $62$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$575 [2] $62$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$575 [3] $62$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$575 [4] $62$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$575 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$573: { $61$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$572 [0] $61$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$572 [1] $61$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$572 [2] $61$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$572 [3] $61$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$572 [4] $61$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$572 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$570: { $60$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$569 [0] $60$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$569 [1] $60$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$569 [2] $60$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$569 [3] $60$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$569 [4] $60$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$569 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$567: { $59$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$566 [0] $59$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$566 [1] $59$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$566 [2] $59$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$566 [3] $59$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$566 [4] $59$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$566 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$564: { $58$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$563 [0] $58$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$563 [1] $58$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$563 [2] $58$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$563 [3] $58$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$563 [4] $58$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$563 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$561: { $57$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$560 [0] $57$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$560 [1] $57$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$560 [2] $57$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$560 [3] $57$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$560 [4] $57$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$560 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$558: { $56$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$557 [0] $56$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$557 [1] $56$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$557 [2] $56$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$557 [3] $56$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$557 [4] $56$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$557 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$555: { $55$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$554 [0] $55$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$554 [1] $55$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$554 [2] $55$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$554 [3] $55$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$554 [4] $55$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$554 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$552: { $54$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$551 [0] $54$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$551 [1] $54$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$551 [2] $54$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$551 [3] $54$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$551 [4] $54$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$551 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$549: { $53$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$548 [0] $53$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$548 [1] $53$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$548 [2] $53$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$548 [3] $53$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$548 [4] $53$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$548 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$546: { $52$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$545 [0] $52$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$545 [1] $52$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$545 [2] $52$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$545 [3] $52$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$545 [4] $52$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$545 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$543: { $51$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$542 [0] $51$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$542 [1] $51$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$542 [2] $51$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$542 [3] $51$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$542 [4] $51$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$542 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$540: { $50$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$539 [0] $50$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$539 [1] $50$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$539 [2] $50$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$539 [3] $50$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$539 [4] $50$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$539 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$537: { $49$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$536 [0] $49$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$536 [1] $49$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$536 [2] $49$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$536 [3] $49$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$536 [4] $49$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$536 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$534: { $48$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$533 [0] $48$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$533 [1] $48$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$533 [2] $48$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$533 [3] $48$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$533 [4] $48$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$533 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$531: { $47$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$530 [0] $47$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$530 [1] $47$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$530 [2] $47$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$530 [3] $47$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$530 [4] $47$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$530 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$528: { $46$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$527 [0] $46$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$527 [1] $46$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$527 [2] $46$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$527 [3] $46$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$527 [4] $46$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$527 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$525: { $45$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$524 [0] $45$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$524 [1] $45$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$524 [2] $45$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$524 [3] $45$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$524 [4] $45$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$524 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$522: { $44$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$521 [0] $44$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$521 [1] $44$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$521 [2] $44$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$521 [3] $44$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$521 [4] $44$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$521 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$519: { $43$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$518 [0] $43$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$518 [1] $43$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$518 [2] $43$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$518 [3] $43$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$518 [4] $43$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$518 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$516: { $42$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$515 [0] $42$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$515 [1] $42$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$515 [2] $42$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$515 [3] $42$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$515 [4] $42$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$515 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$513: { $41$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$512 [0] $41$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$512 [1] $41$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$512 [2] $41$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$512 [3] $41$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$512 [4] $41$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$512 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$510: { $40$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$509 [0] $40$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$509 [1] $40$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$509 [2] $40$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$509 [3] $40$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$509 [4] $40$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$509 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$507: { $39$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$506 [0] $39$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$506 [1] $39$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$506 [2] $39$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$506 [3] $39$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$506 [4] $39$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$506 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$504: { $38$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$503 [0] $38$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$503 [1] $38$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$503 [2] $38$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$503 [3] $38$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$503 [4] $38$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$503 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$501: { $37$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$500 [0] $37$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$500 [1] $37$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$500 [2] $37$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$500 [3] $37$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$500 [4] $37$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$500 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$498: { $36$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$497 [0] $36$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$497 [1] $36$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$497 [2] $36$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$497 [3] $36$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$497 [4] $36$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$497 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$495: { $35$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$494 [0] $35$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$494 [1] $35$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$494 [2] $35$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$494 [3] $35$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$494 [4] $35$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$494 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$492: { $34$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$491 [0] $34$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$491 [1] $34$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$491 [2] $34$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$491 [3] $34$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$491 [4] $34$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$491 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$489: { $33$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$488 [0] $33$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$488 [1] $33$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$488 [2] $33$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$488 [3] $33$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$488 [4] $33$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$488 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$486: { $32$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$485 [0] $32$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$485 [1] $32$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$485 [2] $32$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$485 [3] $32$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$485 [4] $32$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$485 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$483: { $31$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$482 [0] $31$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$482 [1] $31$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$482 [2] $31$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$482 [3] $31$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$482 [4] $31$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$482 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$480: { $30$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$479 [0] $30$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$479 [1] $30$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$479 [2] $30$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$479 [3] $30$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$479 [4] $30$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$479 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$477: { $29$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$476 [0] $29$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$476 [1] $29$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$476 [2] $29$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$476 [3] $29$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$476 [4] $29$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$476 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$474: { $28$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$473 [0] $28$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$473 [1] $28$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$473 [2] $28$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$473 [3] $28$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$473 [4] $28$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$473 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$471: { $27$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$470 [0] $27$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$470 [1] $27$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$470 [2] $27$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$470 [3] $27$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$470 [4] $27$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$470 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$468: { $26$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$467 [0] $26$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$467 [1] $26$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$467 [2] $26$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$467 [3] $26$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$467 [4] $26$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$467 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$465: { $25$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$464 [0] $25$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$464 [1] $25$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$464 [2] $25$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$464 [3] $25$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$464 [4] $25$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$464 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$462: { $24$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$461 [0] $24$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$461 [1] $24$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$461 [2] $24$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$461 [3] $24$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$461 [4] $24$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$461 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$459: { $23$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$458 [0] $23$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$458 [1] $23$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$458 [2] $23$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$458 [3] $23$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$458 [4] $23$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$458 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$456: { $22$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$455 [0] $22$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$455 [1] $22$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$455 [2] $22$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$455 [3] $22$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$455 [4] $22$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$455 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$453: { $21$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$452 [0] $21$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$452 [1] $21$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$452 [2] $21$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$452 [3] $21$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$452 [4] $21$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$452 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$450: { $20$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$449 [0] $20$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$449 [1] $20$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$449 [2] $20$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$449 [3] $20$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$449 [4] $20$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$449 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$447: { $19$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$446 [0] $19$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$446 [1] $19$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$446 [2] $19$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$446 [3] $19$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$446 [4] $19$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$446 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$444: { $18$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$443 [0] $18$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$443 [1] $18$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$443 [2] $18$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$443 [3] $18$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$443 [4] $18$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$443 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$441: { $17$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$440 [0] $17$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$440 [1] $17$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$440 [2] $17$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$440 [3] $17$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$440 [4] $17$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$440 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$438: { $16$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$437 [0] $16$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$437 [1] $16$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$437 [2] $16$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$437 [3] $16$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$437 [4] $16$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$437 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$435: { $15$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$434 [0] $15$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$434 [1] $15$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$434 [2] $15$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$434 [3] $15$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$434 [4] $15$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$434 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$432: { $14$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$431 [0] $14$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$431 [1] $14$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$431 [2] $14$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$431 [3] $14$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$431 [4] $14$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$431 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$429: { $13$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$428 [0] $13$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$428 [1] $13$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$428 [2] $13$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$428 [3] $13$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$428 [4] $13$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$428 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$426: { $12$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$425 [0] $12$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$425 [1] $12$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$425 [2] $12$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$425 [3] $12$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$425 [4] $12$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$425 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$423: { $11$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$422 [0] $11$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$422 [1] $11$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$422 [2] $11$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$422 [3] $11$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$422 [4] $11$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$422 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$420: { $10$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$419 [0] $10$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$419 [1] $10$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$419 [2] $10$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$419 [3] $10$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$419 [4] $10$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$419 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$417: { $9$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$416 [0] $9$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$416 [1] $9$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$416 [2] $9$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$416 [3] $9$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$416 [4] $9$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$416 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$414: { $8$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$413 [0] $8$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$413 [1] $8$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$413 [2] $8$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$413 [3] $8$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$413 [4] $8$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$413 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$411: { $7$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$410 [0] $7$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$410 [1] $7$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$410 [2] $7$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$410 [3] $7$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$410 [4] $7$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$410 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$408: { $6$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$407 [0] $6$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$407 [1] $6$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$407 [2] $6$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$407 [3] $6$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$407 [4] $6$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$407 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$405: { $5$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$404 [0] $5$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$404 [1] $5$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$404 [2] $5$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$404 [3] $5$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$404 [4] $5$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$404 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$402: { $4$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$401 [0] $4$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$401 [1] $4$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$401 [2] $4$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$401 [3] $4$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$401 [4] $4$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$401 [5] }
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$399: { $3$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$398 [0] $3$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$398 [1] $3$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$398 [2] $3$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$398 [3] $3$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$398 [4] $3$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$398 [5] }
    New ctrl vector for $pmux cell $procmux$3280: { $procmux$3206_CMP $auto$opt_reduce.cc:132:opt_mux$8641 }
    New ctrl vector for $pmux cell $procmux$2600: { $procmux$2391_CMP $auto$opt_reduce.cc:132:opt_mux$8643 }
    New ctrl vector for $pmux cell $procmux$5236: { $procmux$3662_CMP $auto$opt_reduce.cc:132:opt_mux$8645 }
    New ctrl vector for $pmux cell $procmux$7316: { $procmux$3635_CMP $auto$opt_reduce.cc:132:opt_mux$8647 }
    New ctrl vector for $pmux cell $procmux$2311: { $procmux$2111_CMP $auto$opt_reduce.cc:132:opt_mux$8649 }
    New ctrl vector for $pmux cell $procmux$2923: { $procmux$2925_CMP $auto$opt_reduce.cc:132:opt_mux$8651 }
    New ctrl vector for $pmux cell $procmux$5756: { $procmux$3617_CMP $auto$opt_reduce.cc:132:opt_mux$8653 }
    New ctrl vector for $pmux cell $procmux$6796: { $procmux$3623_CMP $auto$opt_reduce.cc:132:opt_mux$8655 }
    New ctrl vector for $pmux cell $procmux$3297: { $procmux$3208_CMP $auto$opt_reduce.cc:132:opt_mux$8657 }
    New ctrl vector for $pmux cell $procmux$6276: { $procmux$3649_CMP $auto$opt_reduce.cc:132:opt_mux$8659 }
    New ctrl vector for $pmux cell $procmux$4261: { $procmux$3632_CMP $auto$opt_reduce.cc:132:opt_mux$8661 }
    New ctrl vector for $pmux cell $procmux$2940: { $procmux$2926_CMP $auto$opt_reduce.cc:132:opt_mux$8663 }
    New ctrl vector for $pmux cell $procmux$3314: { $procmux$3210_CMP $auto$opt_reduce.cc:132:opt_mux$8665 }
    New ctrl vector for $pmux cell $procmux$2617: { $procmux$2387_CMP $auto$opt_reduce.cc:132:opt_mux$8667 }
    New ctrl vector for $pmux cell $procmux$4781: { $procmux$3648_CMP $auto$opt_reduce.cc:132:opt_mux$8669 }
    New ctrl vector for $pmux cell $procmux$2957: { $procmux$2928_CMP $auto$opt_reduce.cc:132:opt_mux$8671 }
    New ctrl vector for $pmux cell $procmux$2328: { $procmux$2119_CMP $auto$opt_reduce.cc:132:opt_mux$8673 }
    New ctrl vector for $pmux cell $procmux$3806: { $procmux$3618_CMP $auto$opt_reduce.cc:132:opt_mux$8675 }
    New ctrl vector for $pmux cell $procmux$3331: { $auto$opt_reduce.cc:132:opt_mux$8677 $procmux$3196_CMP }
    New ctrl vector for $pmux cell $procmux$2634: { $procmux$2395_CMP $auto$opt_reduce.cc:132:opt_mux$8679 }
    New ctrl vector for $pmux cell $procmux$7381: { $procmux$3651_CMP $auto$opt_reduce.cc:132:opt_mux$8681 }
    New ctrl vector for $pmux cell $procmux$5301: { $procmux$3664_CMP $auto$opt_reduce.cc:132:opt_mux$8683 }
    New ctrl vector for $pmux cell $procmux$2974: { $procmux$2930_CMP $auto$opt_reduce.cc:132:opt_mux$8685 }
    New ctrl vector for $pmux cell $procmux$3348: { $procmux$3201_CMP $auto$opt_reduce.cc:132:opt_mux$8687 }
    New ctrl vector for $pmux cell $procmux$2345: { $procmux$2115_CMP $auto$opt_reduce.cc:132:opt_mux$8689 }
    New ctrl vector for $pmux cell $procmux$6861: { $procmux$3631_CMP $auto$opt_reduce.cc:132:opt_mux$8691 }
    New ctrl vector for $pmux cell $procmux$5821: { $procmux$3621_CMP $auto$opt_reduce.cc:132:opt_mux$8693 }
    New ctrl vector for $pmux cell $procmux$2651: { $procmux$2109_CMP $auto$opt_reduce.cc:132:opt_mux$8695 }
    New ctrl vector for $pmux cell $procmux$6341: { $procmux$3653_CMP $auto$opt_reduce.cc:132:opt_mux$8697 }
    New ctrl vector for $pmux cell $procmux$4326: { $procmux$3634_CMP $auto$opt_reduce.cc:132:opt_mux$8699 }
    New ctrl vector for $pmux cell $procmux$2991: { $procmux$2932_CMP $auto$opt_reduce.cc:132:opt_mux$8701 }
    New ctrl vector for $pmux cell $procmux$3365: { $procmux$3205_CMP $auto$opt_reduce.cc:132:opt_mux$8703 }
    New ctrl vector for $pmux cell $procmux$2362: { $procmux$2123_CMP $auto$opt_reduce.cc:132:opt_mux$8705 }
    New ctrl vector for $pmux cell $procmux$2668: { $procmux$2110_CMP $auto$opt_reduce.cc:132:opt_mux$8707 }
    New ctrl vector for $pmux cell $procmux$3008: { $procmux$2934_CMP $auto$opt_reduce.cc:132:opt_mux$8709 }
    New ctrl vector for $pmux cell $procmux$3382: { $procmux$3209_CMP $auto$opt_reduce.cc:132:opt_mux$8711 }
    New ctrl vector for $pmux cell $procmux$2107: { $procmux$2109_CMP $auto$opt_reduce.cc:132:opt_mux$8713 }
    New ctrl vector for $pmux cell $procmux$4846: { $procmux$3650_CMP $auto$opt_reduce.cc:132:opt_mux$8715 }
    New ctrl vector for $pmux cell $procmux$2379: { $procmux$2381_CMP $auto$opt_reduce.cc:132:opt_mux$8717 }
    New ctrl vector for $pmux cell $procmux$3871: { $procmux$3620_CMP $auto$opt_reduce.cc:132:opt_mux$8719 }
    New ctrl vector for $pmux cell $procmux$2685: { $procmux$2112_CMP $auto$opt_reduce.cc:132:opt_mux$8721 }
    New ctrl vector for $pmux cell $procmux$3399: { $procmux$3199_CMP $auto$opt_reduce.cc:132:opt_mux$8723 }
    New ctrl vector for $pmux cell $procmux$3025: { $procmux$2936_CMP $auto$opt_reduce.cc:132:opt_mux$8725 }
    New ctrl vector for $pmux cell $procmux$7446: { $procmux$3667_CMP $auto$opt_reduce.cc:132:opt_mux$8727 }
    New ctrl vector for $pmux cell $procmux$5366: { $procmux$3666_CMP $auto$opt_reduce.cc:132:opt_mux$8729 }
    New ctrl vector for $pmux cell $procmux$2396: { $procmux$2382_CMP $auto$opt_reduce.cc:132:opt_mux$8731 }
    New ctrl vector for $pmux cell $procmux$6926: { $procmux$3639_CMP $auto$opt_reduce.cc:132:opt_mux$8733 }
    New ctrl vector for $pmux cell $procmux$2702: { $procmux$2114_CMP $auto$opt_reduce.cc:132:opt_mux$8735 }
    New ctrl vector for $pmux cell $procmux$5886: { $procmux$3625_CMP $auto$opt_reduce.cc:132:opt_mux$8737 }
    New ctrl vector for $pmux cell $procmux$3416: { $procmux$3207_CMP $auto$opt_reduce.cc:132:opt_mux$8739 }
    New ctrl vector for $pmux cell $procmux$6406: { $procmux$3657_CMP $auto$opt_reduce.cc:132:opt_mux$8741 }
    New ctrl vector for $pmux cell $procmux$3042: { $procmux$2938_CMP $auto$opt_reduce.cc:132:opt_mux$8743 }
    New ctrl vector for $pmux cell $procmux$2124: { $procmux$2110_CMP $auto$opt_reduce.cc:132:opt_mux$8745 }
    New ctrl vector for $pmux cell $procmux$4391: { $procmux$3636_CMP $auto$opt_reduce.cc:132:opt_mux$8747 }
    New ctrl vector for $pmux cell $procmux$2413: { $procmux$2384_CMP $auto$opt_reduce.cc:132:opt_mux$8749 }
    New ctrl vector for $pmux cell $procmux$3433: { $procmux$3203_CMP $auto$opt_reduce.cc:132:opt_mux$8751 }
    New ctrl vector for $pmux cell $procmux$2719: { $procmux$2116_CMP $auto$opt_reduce.cc:132:opt_mux$8753 }
    New ctrl vector for $pmux cell $procmux$3059: { $auto$opt_reduce.cc:132:opt_mux$8755 $procmux$2924_CMP }
    New ctrl vector for $pmux cell $procmux$2141: { $procmux$2112_CMP $auto$opt_reduce.cc:132:opt_mux$8757 }
    New ctrl vector for $pmux cell $procmux$2430: { $procmux$2386_CMP $auto$opt_reduce.cc:132:opt_mux$8759 }
    New ctrl vector for $pmux cell $procmux$3450: { $procmux$3211_CMP $auto$opt_reduce.cc:132:opt_mux$8761 }
    New ctrl vector for $pmux cell $procmux$4911: { $procmux$3652_CMP $auto$opt_reduce.cc:132:opt_mux$8763 }
    New ctrl vector for $pmux cell $procmux$2736: { $procmux$2118_CMP $auto$opt_reduce.cc:132:opt_mux$8765 }
    New ctrl vector for $pmux cell $procmux$3076: { $procmux$2929_CMP $auto$opt_reduce.cc:132:opt_mux$8767 }
    New ctrl vector for $pmux cell $procmux$3936: { $procmux$3622_CMP $auto$opt_reduce.cc:132:opt_mux$8769 }
    New ctrl vector for $pmux cell $procmux$7511: { $procmux$3627_CMP $auto$opt_reduce.cc:132:opt_mux$8771 }
    New ctrl vector for $pmux cell $procmux$2158: { $procmux$2114_CMP $auto$opt_reduce.cc:132:opt_mux$8773 }
    New ctrl vector for $pmux cell $procmux$5431: { $procmux$3668_CMP $auto$opt_reduce.cc:132:opt_mux$8775 }
    New ctrl vector for $pmux cell $procmux$3467: { $procmux$3469_CMP $auto$opt_reduce.cc:132:opt_mux$8777 }
    New ctrl vector for $pmux cell $procmux$6991: { $procmux$3647_CMP $auto$opt_reduce.cc:132:opt_mux$8779 }
    New ctrl vector for $pmux cell $procmux$5951: { $procmux$3629_CMP $auto$opt_reduce.cc:132:opt_mux$8781 }
    New ctrl vector for $pmux cell $procmux$3476: { $procmux$3470_CMP $auto$opt_reduce.cc:132:opt_mux$8783 }
    New ctrl vector for $pmux cell $procmux$6471: { $procmux$3661_CMP $auto$opt_reduce.cc:132:opt_mux$8785 }
    New ctrl vector for $pmux cell $procmux$2447: { $procmux$2388_CMP $auto$opt_reduce.cc:132:opt_mux$8787 }
    New ctrl vector for $pmux cell $procmux$3093: { $procmux$2933_CMP $auto$opt_reduce.cc:132:opt_mux$8789 }
    New ctrl vector for $pmux cell $procmux$2753: { $procmux$2120_CMP $auto$opt_reduce.cc:132:opt_mux$8791 }
    New ctrl vector for $pmux cell $procmux$3485: { $procmux$3472_CMP $auto$opt_reduce.cc:132:opt_mux$8793 }
    New ctrl vector for $pmux cell $procmux$4456: { $procmux$3638_CMP $auto$opt_reduce.cc:132:opt_mux$8795 }
    New ctrl vector for $pmux cell $procmux$3494: { $procmux$3474_CMP $auto$opt_reduce.cc:132:opt_mux$8797 }
    New ctrl vector for $pmux cell $procmux$2175: { $procmux$2116_CMP $auto$opt_reduce.cc:132:opt_mux$8799 }
    New ctrl vector for $pmux cell $procmux$3110: { $procmux$2937_CMP $auto$opt_reduce.cc:132:opt_mux$8801 }
    New ctrl vector for $pmux cell $procmux$2464: { $procmux$2390_CMP $auto$opt_reduce.cc:132:opt_mux$8803 }
    New ctrl vector for $pmux cell $procmux$2770: { $procmux$2122_CMP $auto$opt_reduce.cc:132:opt_mux$8805 }
    New ctrl vector for $pmux cell $procmux$3503: { $auto$opt_reduce.cc:132:opt_mux$8807 $procmux$3468_CMP }
    New ctrl vector for $pmux cell $procmux$3512: { $procmux$3473_CMP $auto$opt_reduce.cc:132:opt_mux$8809 }
    New ctrl vector for $pmux cell $procmux$4976: { $procmux$3654_CMP $auto$opt_reduce.cc:132:opt_mux$8811 }
    New ctrl vector for $pmux cell $procmux$7576: { $procmux$3659_CMP $auto$opt_reduce.cc:132:opt_mux$8813 }
    New ctrl vector for $pmux cell $procmux$3127: { $procmux$2927_CMP $auto$opt_reduce.cc:132:opt_mux$8815 }
    New ctrl vector for $pmux cell $procmux$4001: { $procmux$3624_CMP $auto$opt_reduce.cc:132:opt_mux$8817 }
    New ctrl vector for $pmux cell $procmux$3521: { $procmux$3471_CMP $auto$opt_reduce.cc:132:opt_mux$8819 }
    New ctrl vector for $pmux cell $procmux$2192: { $procmux$2118_CMP $auto$opt_reduce.cc:132:opt_mux$8821 }
    New ctrl vector for $pmux cell $procmux$2787: { $auto$opt_reduce.cc:132:opt_mux$8823 $procmux$2108_CMP }
    New ctrl vector for $pmux cell $procmux$2481: { $procmux$2392_CMP $auto$opt_reduce.cc:132:opt_mux$8825 }
    New ctrl vector for $pmux cell $procmux$5496: { $procmux$3670_CMP $auto$opt_reduce.cc:132:opt_mux$8827 }
    New ctrl vector for $pmux cell $procmux$7056: { $procmux$3655_CMP $auto$opt_reduce.cc:132:opt_mux$8829 }
    New ctrl vector for $pmux cell $procmux$3530: { $procmux$3475_CMP $auto$opt_reduce.cc:132:opt_mux$8831 }
    New ctrl vector for $pmux cell $procmux$6016: { $procmux$3633_CMP $auto$opt_reduce.cc:132:opt_mux$8833 }
    New ctrl vector for $pmux cell $procmux$6536: { $procmux$3665_CMP $auto$opt_reduce.cc:132:opt_mux$8835 }
    New ctrl vector for $pmux cell $procmux$3144: { $procmux$2935_CMP $auto$opt_reduce.cc:132:opt_mux$8837 }
    New ctrl vector for $pmux cell $procmux$3539: { $procmux$3541_CMP $auto$opt_reduce.cc:132:opt_mux$8839 }
    New ctrl vector for $pmux cell $procmux$3548: { $procmux$3542_CMP $auto$opt_reduce.cc:132:opt_mux$8841 }
    New ctrl vector for $pmux cell $procmux$4521: { $procmux$3640_CMP $auto$opt_reduce.cc:132:opt_mux$8843 }
    New ctrl vector for $pmux cell $procmux$2804: { $procmux$2113_CMP $auto$opt_reduce.cc:132:opt_mux$8845 }
    New ctrl vector for $pmux cell $procmux$2498: { $procmux$2394_CMP $auto$opt_reduce.cc:132:opt_mux$8847 }
    New ctrl vector for $pmux cell $procmux$2209: { $procmux$2120_CMP $auto$opt_reduce.cc:132:opt_mux$8849 }
    New ctrl vector for $pmux cell $procmux$3557: { $procmux$3544_CMP $auto$opt_reduce.cc:132:opt_mux$8851 }
    New ctrl vector for $pmux cell $procmux$3566: { $procmux$3546_CMP $auto$opt_reduce.cc:132:opt_mux$8853 }
    New ctrl vector for $pmux cell $procmux$3161: { $procmux$2931_CMP $auto$opt_reduce.cc:132:opt_mux$8855 }
    New ctrl vector for $pmux cell $procmux$2821: { $procmux$2117_CMP $auto$opt_reduce.cc:132:opt_mux$8857 }
    New ctrl vector for $pmux cell $procmux$7641: { $procmux$3643_CMP $auto$opt_reduce.cc:132:opt_mux$8859 }
    New ctrl vector for $pmux cell $procmux$5041: { $procmux$3656_CMP $auto$opt_reduce.cc:132:opt_mux$8861 }
    New ctrl vector for $pmux cell $procmux$3575: { $auto$opt_reduce.cc:132:opt_mux$8863 $procmux$3540_CMP }
    New ctrl vector for $pmux cell $procmux$2515: { $auto$opt_reduce.cc:132:opt_mux$8865 $procmux$2380_CMP }
    New ctrl vector for $pmux cell $procmux$2226: { $procmux$2122_CMP $auto$opt_reduce.cc:132:opt_mux$8867 }
    New ctrl vector for $pmux cell $procmux$3584: { $procmux$3545_CMP $auto$opt_reduce.cc:132:opt_mux$8869 }
    New ctrl vector for $pmux cell $procmux$4066: { $procmux$3626_CMP $auto$opt_reduce.cc:132:opt_mux$8871 }
    New ctrl vector for $pmux cell $procmux$3178: { $procmux$2939_CMP $auto$opt_reduce.cc:132:opt_mux$8873 }
    New ctrl vector for $pmux cell $procmux$7121: { $procmux$3663_CMP $auto$opt_reduce.cc:132:opt_mux$8875 }
    New ctrl vector for $pmux cell $procmux$5561: { $procmux$3672_CMP $auto$opt_reduce.cc:132:opt_mux$8877 }
    New ctrl vector for $pmux cell $procmux$2838: { $procmux$2121_CMP $auto$opt_reduce.cc:132:opt_mux$8879 }
    New ctrl vector for $pmux cell $procmux$3593: { $procmux$3543_CMP $auto$opt_reduce.cc:132:opt_mux$8881 }
    New ctrl vector for $pmux cell $procmux$6601: { $procmux$3669_CMP $auto$opt_reduce.cc:132:opt_mux$8883 }
    New ctrl vector for $pmux cell $procmux$6081: { $procmux$3637_CMP $auto$opt_reduce.cc:132:opt_mux$8885 }
    New ctrl vector for $pmux cell $procmux$2532: { $procmux$2385_CMP $auto$opt_reduce.cc:132:opt_mux$8887 }
    New ctrl vector for $pmux cell $procmux$2243: { $auto$opt_reduce.cc:132:opt_mux$8889 $procmux$2108_CMP }
    New ctrl vector for $pmux cell $procmux$3602: { $procmux$3547_CMP $auto$opt_reduce.cc:132:opt_mux$8891 }
    New ctrl vector for $pmux cell $procmux$3195: { $procmux$3197_CMP $auto$opt_reduce.cc:132:opt_mux$8893 }
    New ctrl vector for $pmux cell $procmux$3611: { $procmux$3613_CMP $auto$opt_reduce.cc:132:opt_mux$8895 }
    New ctrl vector for $pmux cell $procmux$4586: { $procmux$3642_CMP $auto$opt_reduce.cc:132:opt_mux$8897 }
    New ctrl vector for $pmux cell $procmux$7706: { $procmux$3675_CMP $auto$opt_reduce.cc:132:opt_mux$8899 }
    New ctrl vector for $pmux cell $procmux$5106: { $procmux$3658_CMP $auto$opt_reduce.cc:132:opt_mux$8901 }
    New ctrl vector for $pmux cell $procmux$7186: { $procmux$3671_CMP $auto$opt_reduce.cc:132:opt_mux$8903 }
    New ctrl vector for $pmux cell $procmux$4131: { $procmux$3628_CMP $auto$opt_reduce.cc:132:opt_mux$8905 }
    New ctrl vector for $pmux cell $procmux$5626: { $procmux$3674_CMP $auto$opt_reduce.cc:132:opt_mux$8907 }
    New ctrl vector for $pmux cell $procmux$6666: { $procmux$3673_CMP $auto$opt_reduce.cc:132:opt_mux$8909 }
    New ctrl vector for $pmux cell $procmux$6146: { $procmux$3641_CMP $auto$opt_reduce.cc:132:opt_mux$8911 }
    New ctrl vector for $pmux cell $procmux$3676: { $procmux$3614_CMP $auto$opt_reduce.cc:132:opt_mux$8913 }
    New ctrl vector for $pmux cell $procmux$4651: { $procmux$3644_CMP $auto$opt_reduce.cc:132:opt_mux$8915 }
    New ctrl vector for $pmux cell $procmux$3212: { $procmux$3198_CMP $auto$opt_reduce.cc:132:opt_mux$8917 }
    New ctrl vector for $pmux cell $procmux$7774: { $procmux$7787_CMP $procmux$7786_CMP $procmux$7785_CMP $procmux$7784_CMP $procmux$7782_CMP $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:856$716_Y $procmux$7780_CMP $auto$opt_reduce.cc:132:opt_mux$8921 $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:923$748_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:851$714_Y $auto$opt_reduce.cc:132:opt_mux$8919 }
    New ctrl vector for $pmux cell $procmux$2855: { $procmux$2111_CMP $auto$opt_reduce.cc:132:opt_mux$8923 }
    New ctrl vector for $pmux cell $procmux$5691: { $auto$opt_reduce.cc:132:opt_mux$8925 $procmux$3612_CMP }
    New ctrl vector for $pmux cell $procmux$4196: { $procmux$3630_CMP $auto$opt_reduce.cc:132:opt_mux$8927 }
    New ctrl vector for $pmux cell $procmux$2872: { $procmux$2119_CMP $auto$opt_reduce.cc:132:opt_mux$8929 }
    New ctrl vector for $pmux cell $procmux$6731: { $procmux$3615_CMP $auto$opt_reduce.cc:132:opt_mux$8931 }
    New ctrl vector for $pmux cell $procmux$6211: { $procmux$3645_CMP $auto$opt_reduce.cc:132:opt_mux$8933 }
    New ctrl vector for $pmux cell $procmux$2566: { $procmux$2393_CMP $auto$opt_reduce.cc:132:opt_mux$8935 }
    New ctrl vector for $pmux cell $procmux$3246: { $procmux$3202_CMP $auto$opt_reduce.cc:132:opt_mux$8937 }
    New ctrl vector for $pmux cell $procmux$2277: { $procmux$2117_CMP $auto$opt_reduce.cc:132:opt_mux$8939 }
    New ctrl vector for $pmux cell $procmux$2889: { $procmux$2115_CMP $auto$opt_reduce.cc:132:opt_mux$8941 }
    New ctrl vector for $pmux cell $procmux$2583: { $procmux$2383_CMP $auto$opt_reduce.cc:132:opt_mux$8943 }
    New ctrl vector for $pmux cell $procmux$3263: { $procmux$3204_CMP $auto$opt_reduce.cc:132:opt_mux$8945 }
    New ctrl vector for $pmux cell $procmux$4716: { $procmux$3646_CMP $auto$opt_reduce.cc:132:opt_mux$8947 }
    New ctrl vector for $pmux cell $procmux$3741: { $procmux$3616_CMP $auto$opt_reduce.cc:132:opt_mux$8949 }
    New ctrl vector for $pmux cell $procmux$5171: { $procmux$3660_CMP $auto$opt_reduce.cc:132:opt_mux$8951 }
    New ctrl vector for $pmux cell $procmux$2549: { $procmux$2389_CMP $auto$opt_reduce.cc:132:opt_mux$8953 }
    New ctrl vector for $pmux cell $procmux$2294: { $procmux$2121_CMP $auto$opt_reduce.cc:132:opt_mux$8955 }
    New ctrl vector for $pmux cell $procmux$2906: { $procmux$2123_CMP $auto$opt_reduce.cc:132:opt_mux$8957 }
    New ctrl vector for $pmux cell $procmux$8438: { $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:307$382_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$585_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:281$356_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:453$605_Y $auto$opt_reduce.cc:132:opt_mux$8959 }
    New ctrl vector for $pmux cell $procmux$2260: { $procmux$2113_CMP $auto$opt_reduce.cc:132:opt_mux$8961 }
    New ctrl vector for $pmux cell $procmux$3229: { $procmux$3200_CMP $auto$opt_reduce.cc:132:opt_mux$8963 }
    New ctrl vector for $pmux cell $procmux$7251: { $procmux$3619_CMP $auto$opt_reduce.cc:132:opt_mux$8965 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8640: { $procmux$3199_CMP $procmux$3196_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8642: { $procmux$2383_CMP $procmux$2380_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8644: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8646: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8648: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8650: { $procmux$2927_CMP $procmux$2924_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8652: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8654: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8656: { $procmux$3199_CMP $procmux$3196_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8658: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8660: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8662: { $procmux$2927_CMP $procmux$2924_CMP $procmux$2925_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8664: { $procmux$3199_CMP $procmux$3196_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8666: { $procmux$2383_CMP $procmux$2380_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8668: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8670: { $procmux$2927_CMP $procmux$2924_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8672: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8674: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8676: { $procmux$3199_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8678: { $procmux$2383_CMP $procmux$2380_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8680: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8682: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8684: { $procmux$2927_CMP $procmux$2924_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8686: { $procmux$3199_CMP $procmux$3196_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8688: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8690: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8692: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8694: { $procmux$2110_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8696: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8698: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8700: { $procmux$2927_CMP $procmux$2924_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8702: { $procmux$3199_CMP $procmux$3196_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8704: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8706: { $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8708: { $procmux$2927_CMP $procmux$2924_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8710: { $procmux$3199_CMP $procmux$3196_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8712: { $procmux$2110_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8714: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8716: { $procmux$2383_CMP $procmux$2380_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8718: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8720: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8722: { $procmux$3196_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8724: { $procmux$2927_CMP $procmux$2924_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8726: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8728: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8730: { $procmux$2383_CMP $procmux$2380_CMP $procmux$2381_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8732: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8734: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8736: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8738: { $procmux$3199_CMP $procmux$3196_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8740: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8742: { $procmux$2927_CMP $procmux$2924_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8744: { $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8746: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8748: { $procmux$2383_CMP $procmux$2380_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8750: { $procmux$3199_CMP $procmux$3196_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8752: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8754: { $procmux$2927_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8756: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8758: { $procmux$2383_CMP $procmux$2380_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8760: { $procmux$3199_CMP $procmux$3196_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8762: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8764: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8766: { $procmux$2927_CMP $procmux$2924_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8768: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8770: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8772: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8774: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8776: { $procmux$3471_CMP $procmux$3468_CMP $procmux$3470_CMP $procmux$3472_CMP $procmux$3473_CMP $procmux$3474_CMP $procmux$3475_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8778: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8780: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8782: { $procmux$3471_CMP $procmux$3468_CMP $procmux$3469_CMP $procmux$3472_CMP $procmux$3473_CMP $procmux$3474_CMP $procmux$3475_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8784: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8786: { $procmux$2383_CMP $procmux$2380_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8788: { $procmux$2927_CMP $procmux$2924_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8790: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8792: { $procmux$3471_CMP $procmux$3468_CMP $procmux$3469_CMP $procmux$3470_CMP $procmux$3473_CMP $procmux$3474_CMP $procmux$3475_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8794: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8796: { $procmux$3471_CMP $procmux$3468_CMP $procmux$3469_CMP $procmux$3470_CMP $procmux$3472_CMP $procmux$3473_CMP $procmux$3475_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8798: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8800: { $procmux$2927_CMP $procmux$2924_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8802: { $procmux$2383_CMP $procmux$2380_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8804: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8806: { $procmux$3471_CMP $procmux$3469_CMP $procmux$3470_CMP $procmux$3472_CMP $procmux$3473_CMP $procmux$3474_CMP $procmux$3475_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8808: { $procmux$3471_CMP $procmux$3468_CMP $procmux$3469_CMP $procmux$3470_CMP $procmux$3472_CMP $procmux$3474_CMP $procmux$3475_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8810: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8812: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8814: { $procmux$2924_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8816: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8818: { $procmux$3468_CMP $procmux$3469_CMP $procmux$3470_CMP $procmux$3472_CMP $procmux$3473_CMP $procmux$3474_CMP $procmux$3475_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8820: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8822: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8824: { $procmux$2383_CMP $procmux$2380_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8826: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8828: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8830: { $procmux$3471_CMP $procmux$3468_CMP $procmux$3469_CMP $procmux$3470_CMP $procmux$3472_CMP $procmux$3473_CMP $procmux$3474_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8832: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8834: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8836: { $procmux$2927_CMP $procmux$2924_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8838: { $procmux$3543_CMP $procmux$3540_CMP $procmux$3542_CMP $procmux$3544_CMP $procmux$3545_CMP $procmux$3546_CMP $procmux$3547_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8840: { $procmux$3543_CMP $procmux$3540_CMP $procmux$3541_CMP $procmux$3544_CMP $procmux$3545_CMP $procmux$3546_CMP $procmux$3547_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8842: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8844: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8846: { $procmux$2383_CMP $procmux$2380_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8848: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8850: { $procmux$3543_CMP $procmux$3540_CMP $procmux$3541_CMP $procmux$3542_CMP $procmux$3545_CMP $procmux$3546_CMP $procmux$3547_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8852: { $procmux$3543_CMP $procmux$3540_CMP $procmux$3541_CMP $procmux$3542_CMP $procmux$3544_CMP $procmux$3545_CMP $procmux$3547_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8854: { $procmux$2927_CMP $procmux$2924_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8856: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8858: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8860: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8862: { $procmux$3543_CMP $procmux$3541_CMP $procmux$3542_CMP $procmux$3544_CMP $procmux$3545_CMP $procmux$3546_CMP $procmux$3547_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8864: { $procmux$2383_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8866: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8868: { $procmux$3543_CMP $procmux$3540_CMP $procmux$3541_CMP $procmux$3542_CMP $procmux$3544_CMP $procmux$3546_CMP $procmux$3547_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8870: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8872: { $procmux$2927_CMP $procmux$2924_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8874: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8876: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8878: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8880: { $procmux$3540_CMP $procmux$3541_CMP $procmux$3542_CMP $procmux$3544_CMP $procmux$3545_CMP $procmux$3546_CMP $procmux$3547_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8882: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8884: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8886: { $procmux$2383_CMP $procmux$2380_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8888: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8890: { $procmux$3543_CMP $procmux$3540_CMP $procmux$3541_CMP $procmux$3542_CMP $procmux$3544_CMP $procmux$3545_CMP $procmux$3546_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8892: { $procmux$3199_CMP $procmux$3196_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8894: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8896: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8898: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8900: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8902: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8904: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8906: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8908: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8910: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8912: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8914: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8916: { $procmux$3199_CMP $procmux$3196_CMP $procmux$3197_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8920: { $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:850$713_Y $procmux$7783_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8922: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8924: { $procmux$3615_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8926: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8928: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8930: { $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8932: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8934: { $procmux$2383_CMP $procmux$2380_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8936: { $procmux$3199_CMP $procmux$3196_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8938: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8940: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8942: { $procmux$2380_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8944: { $procmux$3199_CMP $procmux$3196_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8946: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8948: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8950: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3619_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8952: { $procmux$2383_CMP $procmux$2380_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8954: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8956: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2113_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8960: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2108_CMP $procmux$2111_CMP $procmux$2112_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8962: { $procmux$3199_CMP $procmux$3196_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8964: { $procmux$3615_CMP $procmux$3612_CMP $procmux$3613_CMP $procmux$3614_CMP $procmux$3616_CMP $procmux$3617_CMP $procmux$3618_CMP $procmux$3620_CMP $procmux$3621_CMP $procmux$3622_CMP $procmux$3623_CMP $procmux$3624_CMP $procmux$3625_CMP $procmux$3626_CMP $procmux$3627_CMP $procmux$3628_CMP $procmux$3629_CMP $procmux$3630_CMP $procmux$3631_CMP $procmux$3632_CMP $procmux$3633_CMP $procmux$3634_CMP $procmux$3635_CMP $procmux$3636_CMP $procmux$3637_CMP $procmux$3638_CMP $procmux$3639_CMP $procmux$3640_CMP $procmux$3641_CMP $procmux$3642_CMP $procmux$3643_CMP $procmux$3644_CMP $procmux$3645_CMP $procmux$3646_CMP $procmux$3647_CMP $procmux$3648_CMP $procmux$3649_CMP $procmux$3650_CMP $procmux$3651_CMP $procmux$3652_CMP $procmux$3653_CMP $procmux$3654_CMP $procmux$3655_CMP $procmux$3656_CMP $procmux$3657_CMP $procmux$3658_CMP $procmux$3659_CMP $procmux$3660_CMP $procmux$3661_CMP $procmux$3662_CMP $procmux$3663_CMP $procmux$3664_CMP $procmux$3665_CMP $procmux$3666_CMP $procmux$3667_CMP $procmux$3668_CMP $procmux$3669_CMP $procmux$3670_CMP $procmux$3671_CMP $procmux$3672_CMP $procmux$3673_CMP $procmux$3674_CMP $procmux$3675_CMP }
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
    New input vector for $reduce_or cell $reduce_or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:257$1007: { \eu_mb_wr [0] \eu_mb_wr [1] }
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
    New input vector for $reduce_or cell $reduce_or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:385$885: { \cycle [0] \cycle [1] }
    New input vector for $reduce_or cell $reduce_or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:140$847: { \per_we [0] \per_we [1] }
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
    New input vector for $reduce_or cell $reduce_or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:152$1684: { \per_we [0] \per_we [1] }
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
    New input vector for $reduce_or cell $reduce_or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:145$1062: { \per_we [0] \per_we [1] }
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 400 changes.

26.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~96 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 32 cells.

26.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

26.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 5608 unused wires.
<suppressed ~9 debug messages>

26.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.6.9. Rerunning OPT passes. (Maybe there is more to do..)

26.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~314 debug messages>

26.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

26.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.6.16. Finished OPT passes. (There is nothing left to do.)

26.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 17) from port A of cell omsp_alu.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:168$132 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:171$133 ($add).
Removed top 1 bits (of 17) from port A of cell omsp_alu.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:172$134 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:172$134 ($and).
Removed top 1 bits (of 17) from port Y of cell omsp_alu.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:172$134 ($and).
Removed top 1 bits (of 17) from port A of cell omsp_alu.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:173$135 ($or).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:173$135 ($or).
Removed top 1 bits (of 17) from port Y of cell omsp_alu.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:173$135 ($or).
Removed top 1 bits (of 17) from port A of cell omsp_alu.$xor$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:174$136 ($xor).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$xor$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:174$136 ($xor).
Removed top 1 bits (of 17) from port Y of cell omsp_alu.$xor$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:174$136 ($xor).
Removed top 16 bits (of 17) from port B of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:180$140 ($add).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:212$150 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:213$151 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:214$153 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:215$155 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:216$157 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:217$159 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:218$161 ($and).
Removed top 2 bits (of 5) from port B of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:102$210 ($add).
Removed top 1 bits (of 5) from port A of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$206 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$206 ($add).
Removed top 4 bits (of 5) from port B of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$207 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:101$208 ($lt).
Removed top 2 bits (of 5) from port B of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:102$222 ($add).
Removed top 1 bits (of 5) from port A of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$218 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$218 ($add).
Removed top 4 bits (of 5) from port B of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$219 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:101$220 ($lt).
Removed top 2 bits (of 5) from port B of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:102$234 ($add).
Removed top 1 bits (of 5) from port A of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$230 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$230 ($add).
Removed top 4 bits (of 5) from port B of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$231 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:101$232 ($lt).
Removed top 2 bits (of 5) from port B of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:102$246 ($add).
Removed top 1 bits (of 5) from port A of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$242 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$242 ($add).
Removed top 4 bits (of 5) from port B of cell omsp_alu.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$243 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:101$244 ($lt).
Removed top 1 bits (of 17) from wire omsp_alu.alu_and.
Removed top 1 bits (of 17) from wire omsp_alu.alu_or.
Removed top 2 bits (of 17) from wire omsp_alu.alu_shift.
Removed top 1 bits (of 17) from wire omsp_alu.alu_swpb.
Removed top 1 bits (of 17) from wire omsp_alu.alu_sxt.
Removed top 1 bits (of 17) from wire omsp_alu.op_dst_in.
Removed top 1 bits (of 17) from wire omsp_alu.op_src_in.
Removed top 8 bits (of 11) from port B of cell omsp_clock_module.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:172$899 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_clock_module.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:178$901 ($eq).
Removed top 8 bits (of 16) from port A of cell omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:178$902 ($and).
Removed top 7 bits (of 16) from port A of cell omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:179$904 ($and).
Removed top 8 bits (of 16) from port Y of cell omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:187$911 ($and).
Removed top 8 bits (of 16) from port A of cell omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:187$911 ($and).
Removed top 8 bits (of 16) from port B of cell omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:187$911 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:188$912 ($and).
Removed top 7 bits (of 16) from port A of cell omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:188$912 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:188$912 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:189$913 ($and).
Removed top 7 bits (of 16) from port A of cell omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:189$913 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:189$913 ($and).
Removed top 2 bits (of 8) from port B of cell omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:252$921 ($and).
Removed top 4 bits (of 8) from port B of cell omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:290$928 ($and).
Removed top 8 bits (of 16) from port B of cell omsp_clock_module.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:302$933 ($or).
Removed top 1 bits (of 2) from port B of cell omsp_clock_module.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:946$942 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_clock_module.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:952$953 ($add).
Removed top 1 bits (of 2) from port B of cell omsp_clock_module.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1134$962 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_clock_module.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1144$975 ($add).
Removed top 7 bits (of 16) from port Y of cell omsp_clock_module.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:179$905 ($or).
Removed top 7 bits (of 16) from port A of cell omsp_clock_module.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:179$905 ($or).
Removed top 7 bits (of 16) from port B of cell omsp_clock_module.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:179$905 ($or).
Removed top 7 bits (of 16) from port Y of cell omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:178$902 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:178$902 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:179$904 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:179$904 ($and).
Removed top 7 bits (of 16) from wire omsp_clock_module.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:178$902_Y.
Removed top 8 bits (of 16) from wire omsp_clock_module.bcsctl2_rd.
Removed top 1 bits (of 4) from wire omsp_clock_module.reg_addr.
Removed top 7 bits (of 16) from wire omsp_clock_module.reg_dec.
Removed top 8 bits (of 16) from wire omsp_clock_module.reg_hi_wr.
Removed top 5 bits (of 6) from port B of cell omsp_dbg.$procmux$1991_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell omsp_dbg.$procmux$1990_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell omsp_dbg.$procmux$1986_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell omsp_dbg.$procmux$1989_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell omsp_dbg.$procmux$1988_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell omsp_dbg.$procmux$1987_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell omsp_dbg.$procmux$1985_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell omsp_dbg.$procmux$1984_CMP0 ($eq).
Removed top 17 bits (of 25) from port Y of cell omsp_dbg.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:285$1188 ($and).
Removed top 17 bits (of 25) from port A of cell omsp_dbg.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:285$1188 ($and).
Removed top 17 bits (of 25) from port B of cell omsp_dbg.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:285$1188 ($and).
Removed top 8 bits (of 16) from mux cell omsp_dbg.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:412$1207 ($mux).
Removed top 15 bits (of 16) from mux cell omsp_dbg.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:431$1222 ($mux).
Removed top 14 bits (of 16) from mux cell omsp_dbg.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:431$1223 ($mux).
Removed top 14 bits (of 16) from mux cell omsp_dbg.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:431$1224 ($mux).
Removed top 14 bits (of 16) from port B of cell omsp_dbg.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:436$1226 ($add).
Removed top 9 bits (of 16) from port A of cell omsp_dbg.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:623$1236 ($and).
Removed top 12 bits (of 16) from port A of cell omsp_dbg.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:624$1237 ($and).
Removed top 12 bits (of 16) from port A of cell omsp_dbg.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:625$1238 ($and).
Removed top 1 bits (of 16) from port B of cell omsp_dbg.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:673$1263 ($eq).
Removed top 1 bits (of 2) from port B of cell omsp_dbg.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:764$1304 ($eq).
Removed top 1 bits (of 2) from port B of cell omsp_dbg.$procmux$1943_CMP0 ($eq).
Removed top 8 bits (of 16) from wire omsp_dbg.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:412$1207_Y.
Removed top 15 bits (of 16) from wire omsp_dbg.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:431$1222_Y.
Removed top 14 bits (of 16) from wire omsp_dbg.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:431$1223_Y.
Removed top 1 bits (of 8) from wire omsp_dbg.cpu_ctl_full.
Removed top 4 bits (of 8) from wire omsp_dbg.cpu_stat_full.
Removed top 14 bits (of 16) from wire omsp_dbg.mem_addr_inc.
Removed top 4 bits (of 8) from wire omsp_dbg.mem_ctl_full.
Removed top 17 bits (of 25) from wire omsp_dbg.reg_wr.
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:244$1507 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:244$1508 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:244$1509 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:257$1518 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:253$1515 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:253$1516 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:257$1519 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:261$1521 ($mux).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:282$1530 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:282$1532 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:289$1545 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:333$1575 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:334$1576 ($eq).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:364$1584 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:364$1585 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:364$1586 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:364$1587 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:370$1592 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:372$1593 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:372$1594 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:372$1595 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:376$1600 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:386$1612 ($mux).
Removed top 2 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:400$1617 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:401$1619 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:458$1633 ($eq).
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:244$1507_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:244$1508_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:244$1509_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:253$1515_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:253$1516_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:257$1518_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:257$1519_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:261$1521_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:364$1584_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:364$1585_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:364$1586_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:364$1587_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:370$1592_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:372$1593_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:372$1594_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:372$1595_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:376$1600_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:386$1612_Y.
Removed top 3 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:160$1722 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:160$1723 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:162$1737 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:163$1742 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:226$1764 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:229$1771 ($eq).
Removed top 8 bits (of 16) from mux cell omsp_execution_unit.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:383$1931 ($mux).
Removed top 8 bits (of 16) from mux cell omsp_execution_unit.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:383$1932 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_frontend.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:266$346 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_frontend.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:266$347 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_frontend.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:266$348 ($mux).
Removed top 1 bits (of 2) from port B of cell omsp_frontend.$ne$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:268$352 ($ne).
Removed top 1 bits (of 3) from port B of cell omsp_frontend.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:281$356 ($eq).
Removed top 4 bits (of 63) from port B of cell omsp_frontend.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:330$385 ($or).
Removed top 1 bits (of 64) from port Y of cell omsp_frontend.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$586 ($and).
Removed top 1 bits (of 64) from port A of cell omsp_frontend.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$586 ($and).
Removed top 1 bits (of 64) from port B of cell omsp_frontend.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$586 ($and).
Removed top 14 bits (of 16) from port B of cell omsp_frontend.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:409$587 ($add).
Removed top 2 bits (of 3) from port B of cell omsp_frontend.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:412$589 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_frontend.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:453$605 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_frontend.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:537$638 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:695$663 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:702$664 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:772$671 ($eq).
Removed top 1 bits (of 2) from port A of cell omsp_frontend.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:811$688 ($add).
Removed top 1 bits (of 2) from port B of cell omsp_frontend.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:811$688 ($add).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:856$716 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:857$718 ($eq).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:872$727 ($mux).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:872$728 ($mux).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:890$735 ($mux).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:893$736 ($mux).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:893$737 ($mux).
Removed top 3 bits (of 4) from mux cell omsp_frontend.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:896$739 ($mux).
Removed top 3 bits (of 4) from port B of cell omsp_frontend.$procmux$2122_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$procmux$2121_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$procmux$2120_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2119_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2118_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2117_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2116_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2388_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2389_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2390_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2391_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$procmux$2392_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$procmux$2393_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell omsp_frontend.$procmux$2394_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2932_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2933_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2934_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2935_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$procmux$2936_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$procmux$2937_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell omsp_frontend.$procmux$2938_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$3204_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$3205_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$3206_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$3207_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$procmux$3208_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$procmux$3209_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell omsp_frontend.$procmux$3210_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_frontend.$procmux$3472_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_frontend.$procmux$3473_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_frontend.$procmux$3474_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_frontend.$procmux$3544_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_frontend.$procmux$3545_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_frontend.$procmux$3546_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell omsp_frontend.$procmux$3644_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell omsp_frontend.$procmux$3645_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell omsp_frontend.$procmux$3646_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell omsp_frontend.$procmux$3647_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell omsp_frontend.$procmux$3648_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell omsp_frontend.$procmux$3649_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell omsp_frontend.$procmux$3650_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell omsp_frontend.$procmux$3651_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell omsp_frontend.$procmux$3652_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell omsp_frontend.$procmux$3653_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell omsp_frontend.$procmux$3654_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell omsp_frontend.$procmux$3655_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell omsp_frontend.$procmux$3656_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell omsp_frontend.$procmux$3657_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell omsp_frontend.$procmux$3658_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell omsp_frontend.$procmux$3659_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell omsp_frontend.$procmux$3660_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell omsp_frontend.$procmux$3661_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell omsp_frontend.$procmux$3662_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell omsp_frontend.$procmux$3663_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell omsp_frontend.$procmux$3664_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell omsp_frontend.$procmux$3665_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell omsp_frontend.$procmux$3666_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell omsp_frontend.$procmux$3667_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell omsp_frontend.$procmux$3668_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell omsp_frontend.$procmux$3669_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell omsp_frontend.$procmux$3670_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell omsp_frontend.$procmux$3671_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell omsp_frontend.$procmux$3672_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell omsp_frontend.$procmux$3673_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell omsp_frontend.$procmux$3674_CMP0 ($eq).
Removed cell omsp_frontend.$procmux$5691 ($pmux).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$7782_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$7783_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$procmux$7784_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell omsp_frontend.$procmux$7786_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$procmux$7787_CMP0 ($eq).
Removed top 6 bits (of 8) from mux cell omsp_frontend.$procmux$7816 ($mux).
Removed top 3 bits (of 8) from mux cell omsp_frontend.$procmux$7829 ($mux).
Removed top 3 bits (of 8) from mux cell omsp_frontend.$procmux$7840 ($mux).
Removed top 1 bits (of 8) from mux cell omsp_frontend.$procmux$7850 ($mux).
Removed top 1 bits (of 8) from mux cell omsp_frontend.$procmux$7858 ($mux).
Removed top 1 bits (of 2) from port B of cell omsp_frontend.$procmux$7933_CMP0 ($eq).
Removed top 9 bits (of 13) from mux cell omsp_frontend.$procmux$7932 ($pmux).
Removed top 7 bits (of 13) from mux cell omsp_frontend.$procmux$7950 ($pmux).
Removed top 7 bits (of 13) from mux cell omsp_frontend.$procmux$7966 ($mux).
Removed top 4 bits (of 13) from mux cell omsp_frontend.$procmux$7979 ($pmux).
Removed top 4 bits (of 13) from mux cell omsp_frontend.$procmux$7992 ($mux).
Removed cell omsp_frontend.$procmux$8055 ($mux).
Removed cell omsp_frontend.$procmux$8061 ($mux).
Removed cell omsp_frontend.$procmux$8067 ($mux).
Removed cell omsp_frontend.$procmux$8073 ($mux).
Removed cell omsp_frontend.$procmux$8079 ($mux).
Removed cell omsp_frontend.$procmux$8085 ($mux).
Removed cell omsp_frontend.$procmux$8091 ($mux).
Removed cell omsp_frontend.$procmux$8097 ($mux).
Removed cell omsp_frontend.$procmux$8103 ($mux).
Removed cell omsp_frontend.$procmux$8109 ($mux).
Removed cell omsp_frontend.$procmux$8115 ($mux).
Removed cell omsp_frontend.$procmux$8121 ($mux).
Removed cell omsp_frontend.$procmux$8127 ($mux).
Removed cell omsp_frontend.$procmux$8133 ($mux).
Removed cell omsp_frontend.$procmux$8139 ($mux).
Removed cell omsp_frontend.$procmux$8145 ($mux).
Removed cell omsp_frontend.$procmux$8151 ($mux).
Removed cell omsp_frontend.$procmux$8157 ($mux).
Removed cell omsp_frontend.$procmux$8163 ($mux).
Removed cell omsp_frontend.$procmux$8169 ($mux).
Removed cell omsp_frontend.$procmux$8175 ($mux).
Removed cell omsp_frontend.$procmux$8181 ($mux).
Removed cell omsp_frontend.$procmux$8187 ($mux).
Removed cell omsp_frontend.$procmux$8193 ($mux).
Removed cell omsp_frontend.$procmux$8199 ($mux).
Removed cell omsp_frontend.$procmux$8205 ($mux).
Removed cell omsp_frontend.$procmux$8211 ($mux).
Removed cell omsp_frontend.$procmux$8217 ($mux).
Removed cell omsp_frontend.$procmux$8223 ($mux).
Removed cell omsp_frontend.$procmux$8229 ($mux).
Removed cell omsp_frontend.$procmux$8235 ($mux).
Removed cell omsp_frontend.$procmux$8241 ($mux).
Removed cell omsp_frontend.$procmux$8247 ($mux).
Removed cell omsp_frontend.$procmux$8253 ($mux).
Removed cell omsp_frontend.$procmux$8259 ($mux).
Removed cell omsp_frontend.$procmux$8265 ($mux).
Removed cell omsp_frontend.$procmux$8271 ($mux).
Removed cell omsp_frontend.$procmux$8277 ($mux).
Removed cell omsp_frontend.$procmux$8283 ($mux).
Removed cell omsp_frontend.$procmux$8289 ($mux).
Removed cell omsp_frontend.$procmux$8295 ($mux).
Removed cell omsp_frontend.$procmux$8301 ($mux).
Removed cell omsp_frontend.$procmux$8307 ($mux).
Removed cell omsp_frontend.$procmux$8313 ($mux).
Removed cell omsp_frontend.$procmux$8319 ($mux).
Removed cell omsp_frontend.$procmux$8325 ($mux).
Removed cell omsp_frontend.$procmux$8331 ($mux).
Removed cell omsp_frontend.$procmux$8337 ($mux).
Removed cell omsp_frontend.$procmux$8343 ($mux).
Removed cell omsp_frontend.$procmux$8349 ($mux).
Removed cell omsp_frontend.$procmux$8355 ($mux).
Removed cell omsp_frontend.$procmux$8361 ($mux).
Removed cell omsp_frontend.$procmux$8367 ($mux).
Removed cell omsp_frontend.$procmux$8373 ($mux).
Removed cell omsp_frontend.$procmux$8379 ($mux).
Removed cell omsp_frontend.$procmux$8385 ($mux).
Removed cell omsp_frontend.$procmux$8391 ($mux).
Removed cell omsp_frontend.$procmux$8397 ($mux).
Removed cell omsp_frontend.$procmux$8403 ($mux).
Removed cell omsp_frontend.$procmux$8409 ($mux).
Removed cell omsp_frontend.$procmux$8415 ($mux).
Removed top 5 bits (of 6) from mux cell omsp_frontend.$procmux$8419 ($mux).
Removed cell omsp_frontend.$procmux$8421 ($mux).
Removed top 1 bits (of 64) from wire omsp_frontend.$0$func$\one_hot64$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$311$\one_hot64[63:0]$783.
Removed top 1 bits (of 8) from wire omsp_frontend.$2\inst_ad_nxt[7:0].
Removed top 5 bits (of 6) from wire omsp_frontend.$3$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$398.
Removed top 1 bits (of 8) from wire omsp_frontend.$3\inst_ad_nxt[7:0].
Removed top 4 bits (of 13) from wire omsp_frontend.$4\inst_as_nxt[12:0].
Removed top 3 bits (of 8) from wire omsp_frontend.$5\inst_ad_nxt[7:0].
Removed top 4 bits (of 13) from wire omsp_frontend.$5\inst_as_nxt[12:0].
Removed top 7 bits (of 13) from wire omsp_frontend.$6\inst_as_nxt[12:0].
Removed top 9 bits (of 13) from wire omsp_frontend.$8\inst_as_nxt[12:0].
Removed top 5 bits (of 6) from wire omsp_frontend.$procmux$8419_Y.
Removed top 2 bits (of 3) from wire omsp_frontend.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:266$346_Y.
Removed top 1 bits (of 64) from wire omsp_frontend.irq_acc_all.
Removed top 9 bits (of 16) from wire omsp_frontend.irq_addr.
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:227$987 ($ge).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:228$988 ($lt).
Removed top 17 bits (of 32) from port A of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:230$991 ($sub).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:230$991 ($sub).
Removed top 19 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:230$991 ($sub).
Removed top 2 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:230$991 ($sub).
Removed top 13 bits (of 14) from port B of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:230$991 ($sub).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:236$992 ($ge).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:237$993 ($lt).
Removed top 17 bits (of 32) from port A of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:239$998 ($sub).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:239$998 ($sub).
Removed top 19 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:239$998 ($sub).
Removed top 2 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:239$998 ($sub).
Removed top 13 bits (of 14) from port B of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:239$998 ($sub).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:256$1006 ($ge).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:258$1011 ($sub).
Removed top 18 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:258$1011 ($sub).
Removed top 1 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:258$1011 ($sub).
Removed top 14 bits (of 15) from port B of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:258$1011 ($sub).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:261$1012 ($ge).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:263$1014 ($sub).
Removed top 18 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:263$1014 ($sub).
Removed top 1 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:263$1014 ($sub).
Removed top 14 bits (of 15) from port B of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:263$1014 ($sub).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:266$1015 ($ge).
Removed top 17 bits (of 32) from port A of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:268$1021 ($sub).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:268$1021 ($sub).
Removed top 18 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:268$1021 ($sub).
Removed top 1 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:268$1021 ($sub).
Removed top 14 bits (of 15) from port B of cell omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:268$1021 ($sub).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:286$1030 ($lt).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:293$1032 ($lt).
Removed top 19 bits (of 32) from wire omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:230$991_Y.
Removed top 19 bits (of 32) from wire omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:239$998_Y.
Removed top 18 bits (of 32) from wire omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:258$1011_Y.
Removed top 18 bits (of 32) from wire omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:263$1014_Y.
Removed top 18 bits (of 32) from wire omsp_mem_backbone.$sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:268$1021_Y.
Removed top 3 bits (of 16) from wire omsp_mem_backbone.eu_dmem_addr.
Removed top 2 bits (of 16) from wire omsp_mem_backbone.eu_pmem_addr.
Removed top 3 bits (of 16) from wire omsp_mem_backbone.ext_dmem_addr.
Removed top 5 bits (of 16) from wire omsp_mem_backbone.ext_mem_din.
Removed top 2 bits (of 16) from wire omsp_mem_backbone.ext_pmem_addr.
Removed top 2 bits (of 16) from wire omsp_mem_backbone.fe_pmem_addr.
Removed top 7 bits (of 16) from wire omsp_mem_backbone.pmem_dout_bckup.
Removed top 11 bits (of 16) from port A of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:132$830 ($and).
Removed top 6 bits (of 11) from port B of cell omsp_multiplier.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:124$822 ($eq).
Removed top 15 bits (of 16) from port A of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:130$825 ($and).
Removed top 2 bits (of 3) from port B of cell omsp_multiplier.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:131$826 ($eq).
Removed top 13 bits (of 16) from port A of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:131$827 ($and).
Removed top 1 bits (of 3) from port B of cell omsp_multiplier.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:132$829 ($eq).
Removed top 7 bits (of 16) from port A of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:134$836 ($and).
Removed top 1 bits (of 3) from port B of cell omsp_multiplier.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:133$832 ($eq).
Removed top 9 bits (of 16) from port A of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:133$833 ($and).
Removed top 3 bits (of 16) from port A of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:136$842 ($and).
Removed top 5 bits (of 16) from port A of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:135$839 ($and).
Removed top 1 bits (of 16) from port A of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:137$845 ($and).
Removed top 3 bits (of 16) from port Y of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:144$852 ($and).
Removed top 3 bits (of 16) from port A of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:144$852 ($and).
Removed top 3 bits (of 16) from port B of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:144$852 ($and).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:145$853 ($and).
Removed top 1 bits (of 16) from port A of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:145$853 ($and).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:145$853 ($and).
Removed top 2 bits (of 26) from port Y of cell omsp_multiplier.$mul$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:396$889 ($mul).
Removed top 1 bits (of 33) from port A of cell omsp_multiplier.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:402$892 ($add).
Removed top 1 bits (of 33) from port B of cell omsp_multiplier.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:402$892 ($add).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:137$846 ($or).
Removed top 1 bits (of 16) from port A of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:137$846 ($or).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:137$846 ($or).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:136$843 ($or).
Removed top 1 bits (of 16) from port A of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:136$843 ($or).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:136$843 ($or).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:137$845 ($and).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:137$845 ($and).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:136$842 ($and).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:136$842 ($and).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:135$840 ($or).
Removed top 1 bits (of 16) from port A of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:135$840 ($or).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:135$840 ($or).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:134$837 ($or).
Removed top 1 bits (of 16) from port A of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:134$837 ($or).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:134$837 ($or).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:135$839 ($and).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:135$839 ($and).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:134$836 ($and).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:134$836 ($and).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:133$834 ($or).
Removed top 1 bits (of 16) from port A of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:133$834 ($or).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:133$834 ($or).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:132$831 ($or).
Removed top 1 bits (of 16) from port A of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:132$831 ($or).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:132$831 ($or).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:133$833 ($and).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:133$833 ($and).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:132$830 ($and).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:132$830 ($and).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:131$828 ($or).
Removed top 1 bits (of 16) from port A of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:131$828 ($or).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:131$828 ($or).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:130$825 ($and).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:130$825 ($and).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:131$827 ($and).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:131$827 ($and).
Removed top 1 bits (of 16) from wire omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:130$825_Y.
Removed top 1 bits (of 16) from wire omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:131$827_Y.
Removed top 1 bits (of 16) from wire omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:133$833_Y.
Removed top 1 bits (of 16) from wire omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:134$836_Y.
Removed top 1 bits (of 16) from wire omsp_multiplier.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:136$842_Y.
Removed top 1 bits (of 16) from wire omsp_multiplier.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:133$834_Y.
Removed top 1 bits (of 9) from wire omsp_multiplier.op2_lo_xp.
Removed top 2 bits (of 26) from wire omsp_multiplier.product.
Removed top 1 bits (of 16) from wire omsp_multiplier.reg_dec.
Removed top 1 bits (of 16) from wire omsp_multiplier.reg_rd.
Removed top 3 bits (of 16) from wire omsp_multiplier.reg_wr.
Removed top 14 bits (of 16) from mux cell omsp_register_file.$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:121$1336 ($mux).
Removed top 14 bits (of 16) from port B of cell omsp_register_file.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:122$1337 ($add).
Removed top 7 bits (of 16) from port A of cell omsp_register_file.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:248$1364 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_register_file.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:248$1364 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_register_file.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:248$1364 ($and).
Removed top 7 bits (of 16) from mux cell omsp_register_file.$procmux$8520 ($mux).
Removed top 7 bits (of 16) from FF cell omsp_register_file.$procdff$8635 ($adff).
Removed top 7 bits (of 16) from port A of cell omsp_register_file.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:583$1409 ($and).
Removed top 7 bits (of 16) from port A of cell omsp_register_file.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:600$1440 ($and).
Removed top 7 bits (of 16) from wire omsp_register_file.$0\r2[15:0].
Removed top 7 bits (of 16) from wire omsp_register_file.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:248$1364_Y.
Removed top 14 bits (of 16) from wire omsp_register_file.incr_op.
Removed top 7 bits (of 16) from wire omsp_register_file.r2.
Removed top 11 bits (of 16) from port A of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:145$1674 ($and).
Removed top 15 bits (of 16) from port A of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:143$1669 ($and).
Removed top 2 bits (of 3) from port B of cell omsp_sfr.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:144$1670 ($eq).
Removed top 13 bits (of 16) from port A of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:144$1671 ($and).
Removed top 1 bits (of 3) from port B of cell omsp_sfr.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:145$1673 ($eq).
Removed top 7 bits (of 16) from port A of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:147$1680 ($and).
Removed top 1 bits (of 3) from port B of cell omsp_sfr.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:146$1676 ($eq).
Removed top 9 bits (of 16) from port A of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:146$1677 ($and).
Removed top 13 bits (of 16) from port Y of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:156$1688 ($and).
Removed top 13 bits (of 16) from port A of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:156$1688 ($and).
Removed top 13 bits (of 16) from port B of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:156$1688 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:157$1689 ($and).
Removed top 7 bits (of 16) from port A of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:157$1689 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:157$1689 ($and).
Removed top 7 bits (of 8) from port A of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:274$1698 ($and).
Removed top 7 bits (of 8) from port A of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:275$1700 ($and).
Removed top 1 bits (of 16) from port A of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:276$1702 ($and).
Removed top 8 bits (of 16) from port A of cell omsp_sfr.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:281$1705 ($or).
Removed top 8 bits (of 16) from port B of cell omsp_sfr.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:281$1705 ($or).
Removed top 8 bits (of 16) from port Y of cell omsp_sfr.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:281$1705 ($or).
Removed top 8 bits (of 16) from port A of cell omsp_sfr.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:282$1706 ($or).
Removed top 7 bits (of 16) from port Y of cell omsp_sfr.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:147$1681 ($or).
Removed top 7 bits (of 16) from port A of cell omsp_sfr.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:147$1681 ($or).
Removed top 7 bits (of 16) from port B of cell omsp_sfr.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:147$1681 ($or).
Removed top 7 bits (of 16) from port Y of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:147$1680 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:147$1680 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_sfr.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:146$1678 ($or).
Removed top 7 bits (of 16) from port A of cell omsp_sfr.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:146$1678 ($or).
Removed top 7 bits (of 16) from port B of cell omsp_sfr.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:146$1678 ($or).
Removed top 7 bits (of 16) from port Y of cell omsp_sfr.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:145$1675 ($or).
Removed top 7 bits (of 16) from port A of cell omsp_sfr.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:145$1675 ($or).
Removed top 7 bits (of 16) from port B of cell omsp_sfr.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:145$1675 ($or).
Removed top 7 bits (of 16) from port Y of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:146$1677 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:146$1677 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:145$1674 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:145$1674 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_sfr.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:144$1672 ($or).
Removed top 7 bits (of 16) from port A of cell omsp_sfr.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:144$1672 ($or).
Removed top 7 bits (of 16) from port B of cell omsp_sfr.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:144$1672 ($or).
Removed top 7 bits (of 16) from port Y of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:143$1669 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:143$1669 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:144$1671 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:144$1671 ($and).
Removed top 7 bits (of 16) from wire omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:143$1669_Y.
Removed top 7 bits (of 16) from wire omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:144$1671_Y.
Removed top 7 bits (of 16) from wire omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:145$1674_Y.
Removed top 7 bits (of 16) from wire omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:146$1677_Y.
Removed top 7 bits (of 16) from wire omsp_sfr.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:147$1680_Y.
Removed top 8 bits (of 16) from wire omsp_sfr.$or$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_sfr.v:281$1705_Y.
Removed top 1 bits (of 4) from wire omsp_sfr.reg_addr.
Removed top 7 bits (of 16) from wire omsp_sfr.reg_dec.
Removed top 13 bits (of 16) from wire omsp_sfr.reg_lo_wr.
Removed top 7 bits (of 16) from wire omsp_sfr.reg_rd.
Removed top 1 bits (of 2) from port B of cell omsp_watchdog.$procmux$2054_CMP0 ($eq).
Removed top 6 bits (of 13) from port B of cell omsp_watchdog.$eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:136$1058 ($eq).
Removed top 3 bits (of 4) from port A of cell omsp_watchdog.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:142$1061 ($and).
Removed top 3 bits (of 4) from port Y of cell omsp_watchdog.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:149$1067 ($and).
Removed top 3 bits (of 4) from port A of cell omsp_watchdog.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:149$1067 ($and).
Removed top 3 bits (of 4) from port B of cell omsp_watchdog.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:149$1067 ($and).
Removed top 3 bits (of 4) from port Y of cell omsp_watchdog.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:150$1068 ($and).
Removed top 3 bits (of 4) from port A of cell omsp_watchdog.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:150$1068 ($and).
Removed top 3 bits (of 4) from port B of cell omsp_watchdog.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:150$1068 ($and).
Removed top 1 bits (of 8) from port B of cell omsp_watchdog.$ne$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:200$1071 ($ne).
Removed top 1 bits (of 16) from port A of cell omsp_watchdog.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:226$1074 ($and).
Removed top 15 bits (of 16) from port B of cell omsp_watchdog.$add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:500$1082 ($add).
Removed top 3 bits (of 4) from port Y of cell omsp_watchdog.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:142$1061 ($and).
Removed top 3 bits (of 4) from port B of cell omsp_watchdog.$and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:142$1061 ($and).
Removed top 3 bits (of 4) from wire omsp_watchdog.reg_dec.
Removed top 3 bits (of 4) from wire omsp_watchdog.reg_rd.

26.8. Executing PEEPOPT pass (run peephole optimizers).

26.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 1 unused cells and 157 unused wires.
<suppressed ~11 debug messages>

26.10. Executing TECHMAP pass (map to technology primitives).

26.10.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

26.10.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~1664 debug messages>

26.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module omsp_alu:
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$206 ($add).
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$207 ($add).
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$218 ($add).
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$219 ($add).
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$230 ($add).
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$231 ($add).
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$242 ($add).
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$243 ($add).
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:102$210 ($add).
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:102$222 ($add).
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:102$234 ($add).
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:102$246 ($add).
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:171$133 ($add).
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:180$140 ($add).
  merging $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$242 into $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$243.
  merging $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$230 into $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$231.
  merging $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$218 into $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$219.
  merging $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$206 into $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$207.
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:102$222.
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:102$210.
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$243.
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:102$234.
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$231.
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:102$246.
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$219.
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:171$133.
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$207.
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:180$140.
  creating $alu model for $lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:101$208 ($lt): new $alu
  creating $alu model for $lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:101$220 ($lt): new $alu
  creating $alu model for $lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:101$232 ($lt): new $alu
  creating $alu model for $lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:101$244 ($lt): new $alu
  creating $alu cell for $lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:101$244: $auto$alumacc.cc:474:replace_alu$9060
  creating $alu cell for $lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:101$232: $auto$alumacc.cc:474:replace_alu$9071
  creating $alu cell for $lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:101$220: $auto$alumacc.cc:474:replace_alu$9082
  creating $alu cell for $lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:101$208: $auto$alumacc.cc:474:replace_alu$9093
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:180$140: $auto$alumacc.cc:474:replace_alu$9104
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$207: $auto$alumacc.cc:474:replace_alu$9107
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:171$133: $auto$alumacc.cc:474:replace_alu$9110
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$219: $auto$alumacc.cc:474:replace_alu$9113
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:102$246: $auto$alumacc.cc:474:replace_alu$9116
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$231: $auto$alumacc.cc:474:replace_alu$9119
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:102$234: $auto$alumacc.cc:474:replace_alu$9122
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:100$243: $auto$alumacc.cc:474:replace_alu$9125
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:102$210: $auto$alumacc.cc:474:replace_alu$9128
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:102$222: $auto$alumacc.cc:474:replace_alu$9131
  created 14 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_clock_module:
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1144$975 ($add).
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:952$953 ($add).
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:952$953.
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1144$975.
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:1144$975: $auto$alumacc.cc:474:replace_alu$9134
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_clock_module.v:952$953: $auto$alumacc.cc:474:replace_alu$9137
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_dbg:
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:436$1226 ($add).
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:449$1233 ($add).
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:449$1233.
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:436$1226.
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:436$1226: $auto$alumacc.cc:474:replace_alu$9140
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:449$1233: $auto$alumacc.cc:474:replace_alu$9143
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_dbg_i2c:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_execution_unit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_frontend:
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:409$587 ($add).
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:458$619 ($add).
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:811$688 ($add).
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:811$688.
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:458$619.
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:409$587.
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:409$587: $auto$alumacc.cc:474:replace_alu$9146
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:458$619: $auto$alumacc.cc:474:replace_alu$9149
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:811$688: $auto$alumacc.cc:474:replace_alu$9152
  created 3 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_mem_backbone:
  creating $macc model for $sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:230$991 ($sub).
  creating $macc model for $sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:239$998 ($sub).
  creating $macc model for $sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:258$1011 ($sub).
  creating $macc model for $sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:263$1014 ($sub).
  creating $macc model for $sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:268$1021 ($sub).
  creating $alu model for $macc $sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:268$1021.
  creating $alu model for $macc $sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:263$1014.
  creating $alu model for $macc $sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:258$1011.
  creating $alu model for $macc $sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:239$998.
  creating $alu model for $macc $sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:230$991.
  creating $alu model for $ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:227$987 ($ge): new $alu
  creating $alu model for $ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:236$992 ($ge): new $alu
  creating $alu model for $ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:256$1006 ($ge): new $alu
  creating $alu model for $ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:261$1012 ($ge): new $alu
  creating $alu model for $ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:266$1015 ($ge): new $alu
  creating $alu model for $lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:228$988 ($lt): merged with $ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:256$1006.
  creating $alu model for $lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:237$993 ($lt): merged with $ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:266$1015.
  creating $alu model for $lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:286$1030 ($lt): merged with $ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:227$987.
  creating $alu model for $lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:293$1032 ($lt): merged with $ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:236$992.
  creating $alu cell for $ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:266$1015, $lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:237$993: $auto$alumacc.cc:474:replace_alu$9160
  creating $alu cell for $ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:261$1012: $auto$alumacc.cc:474:replace_alu$9173
  creating $alu cell for $ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:256$1006, $lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:228$988: $auto$alumacc.cc:474:replace_alu$9186
  creating $alu cell for $ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:236$992, $lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:293$1032: $auto$alumacc.cc:474:replace_alu$9199
  creating $alu cell for $ge$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:227$987, $lt$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:286$1030: $auto$alumacc.cc:474:replace_alu$9212
  creating $alu cell for $sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:230$991: $auto$alumacc.cc:474:replace_alu$9225
  creating $alu cell for $sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:239$998: $auto$alumacc.cc:474:replace_alu$9228
  creating $alu cell for $sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:258$1011: $auto$alumacc.cc:474:replace_alu$9231
  creating $alu cell for $sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:263$1014: $auto$alumacc.cc:474:replace_alu$9234
  creating $alu cell for $sub$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_mem_backbone.v:268$1021: $auto$alumacc.cc:474:replace_alu$9237
  created 10 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_multiplier:
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:402$892 ($add).
  creating $macc model for $mul$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:396$889 ($mul).
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:402$892.
  creating $macc cell for $mul$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:396$889: $auto$alumacc.cc:354:replace_macc$9240
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:402$892: $auto$alumacc.cc:474:replace_alu$9241
  created 1 $alu and 1 $macc cells.
Extracting $alu and $macc cells in module omsp_register_file:
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:122$1337 ($add).
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:122$1337.
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:122$1337: $auto$alumacc.cc:474:replace_alu$9244
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_sfr:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_sync_cell:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_sync_reset:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_watchdog:
  creating $macc model for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:500$1082 ($add).
  creating $alu model for $macc $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:500$1082.
  creating $alu cell for $add$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_watchdog.v:500$1082: $auto$alumacc.cc:474:replace_alu$9247
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module openMSP430:
  created 0 $alu and 0 $macc cells.

26.12. Executing SHARE pass (SAT-based resource sharing).

26.13. Executing OPT pass (performing simple optimizations).

26.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~4 debug messages>
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
<suppressed ~1 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
<suppressed ~1 debug messages>
Optimizing module openMSP430.

26.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~313 debug messages>

26.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$9063: { $auto$alumacc.cc:490:replace_alu$9061 [0] $auto$alumacc.cc:490:replace_alu$9061 [1] $auto$alumacc.cc:490:replace_alu$9061 [2] $auto$alumacc.cc:490:replace_alu$9061 [3] $auto$alumacc.cc:490:replace_alu$9061 [4] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$9074: { $auto$alumacc.cc:490:replace_alu$9072 [0] $auto$alumacc.cc:490:replace_alu$9072 [1] $auto$alumacc.cc:490:replace_alu$9072 [2] $auto$alumacc.cc:490:replace_alu$9072 [3] $auto$alumacc.cc:490:replace_alu$9072 [4] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$9085: { $auto$alumacc.cc:490:replace_alu$9083 [0] $auto$alumacc.cc:490:replace_alu$9083 [1] $auto$alumacc.cc:490:replace_alu$9083 [2] $auto$alumacc.cc:490:replace_alu$9083 [3] $auto$alumacc.cc:490:replace_alu$9083 [4] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$9096: { $auto$alumacc.cc:490:replace_alu$9094 [0] $auto$alumacc.cc:490:replace_alu$9094 [1] $auto$alumacc.cc:490:replace_alu$9094 [2] $auto$alumacc.cc:490:replace_alu$9094 [3] $auto$alumacc.cc:490:replace_alu$9094 [4] }
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
    New input vector for $reduce_or cell $auto$alumacc.cc:509:replace_alu$9184: { $auto$rtlil.cc:1832:Not$9183 $auto$rtlil.cc:1835:ReduceAnd$9177 }
    New input vector for $reduce_or cell $auto$alumacc.cc:509:replace_alu$9206: { $auto$rtlil.cc:1832:Not$9203 $auto$rtlil.cc:1835:ReduceAnd$9205 }
    New input vector for $reduce_or cell $auto$alumacc.cc:509:replace_alu$9219: { $auto$rtlil.cc:1832:Not$9216 $auto$rtlil.cc:1835:ReduceAnd$9218 }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$9163: { $auto$alumacc.cc:490:replace_alu$9161 [0] $auto$alumacc.cc:490:replace_alu$9161 [1] $auto$alumacc.cc:490:replace_alu$9161 [2] $auto$alumacc.cc:490:replace_alu$9161 [3] $auto$alumacc.cc:490:replace_alu$9161 [4] $auto$alumacc.cc:490:replace_alu$9161 [5] $auto$alumacc.cc:490:replace_alu$9161 [6] $auto$alumacc.cc:490:replace_alu$9161 [7] $auto$alumacc.cc:490:replace_alu$9161 [8] $auto$alumacc.cc:490:replace_alu$9161 [9] $auto$alumacc.cc:490:replace_alu$9161 [10] $auto$alumacc.cc:490:replace_alu$9161 [11] $auto$alumacc.cc:490:replace_alu$9161 [12] $auto$alumacc.cc:490:replace_alu$9161 [13] $auto$alumacc.cc:490:replace_alu$9161 [14] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$9176: { $auto$alumacc.cc:490:replace_alu$9174 [0] $auto$alumacc.cc:490:replace_alu$9174 [1] $auto$alumacc.cc:490:replace_alu$9174 [2] $auto$alumacc.cc:490:replace_alu$9174 [3] $auto$alumacc.cc:490:replace_alu$9174 [4] $auto$alumacc.cc:490:replace_alu$9174 [5] $auto$alumacc.cc:490:replace_alu$9174 [6] $auto$alumacc.cc:490:replace_alu$9174 [7] $auto$alumacc.cc:490:replace_alu$9174 [8] $auto$alumacc.cc:490:replace_alu$9174 [9] $auto$alumacc.cc:490:replace_alu$9174 [10] $auto$alumacc.cc:490:replace_alu$9174 [11] $auto$alumacc.cc:490:replace_alu$9174 [12] $auto$alumacc.cc:490:replace_alu$9174 [13] $auto$alumacc.cc:490:replace_alu$9174 [14] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$9189: { $auto$alumacc.cc:490:replace_alu$9187 [0] $auto$alumacc.cc:490:replace_alu$9187 [1] $auto$alumacc.cc:490:replace_alu$9187 [2] $auto$alumacc.cc:490:replace_alu$9187 [3] $auto$alumacc.cc:490:replace_alu$9187 [4] $auto$alumacc.cc:490:replace_alu$9187 [5] $auto$alumacc.cc:490:replace_alu$9187 [6] $auto$alumacc.cc:490:replace_alu$9187 [7] $auto$alumacc.cc:490:replace_alu$9187 [8] $auto$alumacc.cc:490:replace_alu$9187 [9] $auto$alumacc.cc:490:replace_alu$9187 [10] $auto$alumacc.cc:490:replace_alu$9187 [11] $auto$alumacc.cc:490:replace_alu$9187 [12] $auto$alumacc.cc:490:replace_alu$9187 [13] $auto$alumacc.cc:490:replace_alu$9187 [14] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$9204: { $auto$alumacc.cc:490:replace_alu$9200 [0] $auto$alumacc.cc:490:replace_alu$9200 [1] $auto$alumacc.cc:490:replace_alu$9200 [2] $auto$alumacc.cc:490:replace_alu$9200 [3] $auto$alumacc.cc:490:replace_alu$9200 [4] $auto$alumacc.cc:490:replace_alu$9200 [5] $auto$alumacc.cc:490:replace_alu$9200 [6] $auto$alumacc.cc:490:replace_alu$9200 [7] $auto$alumacc.cc:490:replace_alu$9200 [8] $auto$alumacc.cc:490:replace_alu$9200 [9] $auto$alumacc.cc:490:replace_alu$9200 [10] $auto$alumacc.cc:490:replace_alu$9200 [11] $auto$alumacc.cc:490:replace_alu$9200 [12] $auto$alumacc.cc:490:replace_alu$9200 [13] $auto$alumacc.cc:490:replace_alu$9200 [14] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$9217: { $auto$alumacc.cc:490:replace_alu$9213 [0] $auto$alumacc.cc:490:replace_alu$9213 [1] $auto$alumacc.cc:490:replace_alu$9213 [2] $auto$alumacc.cc:490:replace_alu$9213 [3] $auto$alumacc.cc:490:replace_alu$9213 [4] $auto$alumacc.cc:490:replace_alu$9213 [5] $auto$alumacc.cc:490:replace_alu$9213 [6] $auto$alumacc.cc:490:replace_alu$9213 [7] $auto$alumacc.cc:490:replace_alu$9213 [8] $auto$alumacc.cc:490:replace_alu$9213 [9] $auto$alumacc.cc:490:replace_alu$9213 [10] $auto$alumacc.cc:490:replace_alu$9213 [11] $auto$alumacc.cc:490:replace_alu$9213 [12] $auto$alumacc.cc:490:replace_alu$9213 [13] $auto$alumacc.cc:490:replace_alu$9213 [14] }
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 12 changes.

26.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.13.6. Executing OPT_RMDFF pass (remove dff with constant values).

26.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 8 unused cells and 23 unused wires.
<suppressed ~12 debug messages>

26.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.13.9. Rerunning OPT passes. (Maybe there is more to do..)

26.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~313 debug messages>

26.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.13.13. Executing OPT_RMDFF pass (remove dff with constant values).

26.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.13.16. Finished OPT passes. (There is nothing left to do.)

26.14. Executing FSM pass (extract and optimize FSM).

26.14.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register omsp_dbg.mem_state.
Found FSM state register omsp_dbg_i2c.dbg_state.
Found FSM state register omsp_dbg_i2c.i2c_state.
Not marking omsp_frontend.e_state as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Found FSM state register omsp_frontend.i_state.
Not marking omsp_frontend.inst_ad as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking omsp_frontend.irq_num as FSM state register:
    Users of register don't seem to benefit from recoding.

26.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\mem_state' from module `\omsp_dbg'.
  found $adff cell for state register: $procdff$8533
  root of input selection tree: \mem_state_nxt
  found reset state: 2'00 (from async reset)
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$8639
  found ctrl input: $procmux$1943_CMP
  found ctrl input: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:764$1303_Y
  found ctrl input: \dbg_halt_st
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \mem_seq_start
  found state code: 2'11
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:765$1306_Y
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:764$1303_Y
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:766$1309_Y
  found ctrl output: $procmux$1943_CMP
  ctrl inputs: { $auto$opt_reduce.cc:132:opt_mux$8639 \mem_seq_start \dbg_halt_st }
  ctrl outputs: { $procmux$1943_CMP $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:766$1309_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:764$1303_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:765$1306_Y \mem_state_nxt }
  transition:       2'00 3'-0- ->       2'00 6'001000
  transition:       2'00 3'-10 ->       2'01 6'001001
  transition:       2'00 3'-11 ->       2'11 6'001011
  transition:       2'10 3'--- ->       2'00 6'000100
  transition:       2'01 3'--0 ->       2'01 6'100001
  transition:       2'01 3'--1 ->       2'10 6'100010
  transition:       2'11 3'--- ->       2'00 6'010000
Extracting FSM `\dbg_state' from module `\omsp_dbg_i2c'.
  found $adff cell for state register: $procdff$8557
  root of input selection tree: \dbg_state_nxt
  found reset state: 3'000 (from async reset)
  found ctrl input: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:459$1637_Y
  found ctrl input: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:458$1633_Y
  found ctrl input: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:401$1619_Y
  found ctrl input: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:400$1617_Y
  found ctrl input: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:399$1615_Y
  found ctrl input: \shift_tx_data_done
  found state code: 3'100
  found ctrl input: \mem_burst
  found state code: 3'011
  found ctrl input: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:379$1603_Y
  found ctrl input: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:380$1605_Y
  found ctrl input: \dbg_bw
  found ctrl input: \shift_rx_data_done
  found state code: 3'010
  found ctrl input: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:368$1591_Y
  found state code: 3'001
  found ctrl input: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:366$1588_Y
  found ctrl input: \mem_bw
  found ctrl input: \mem_burst_wr
  found ctrl input: \mem_burst_rd
  found ctrl input: \shift_buf [7]
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:400$1617_Y
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:399$1615_Y
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:401$1619_Y
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:458$1633_Y
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:459$1637_Y
  ctrl inputs: { $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:380$1605_Y $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:379$1603_Y $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:368$1591_Y $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:366$1588_Y \shift_tx_data_done \shift_rx_data_done \shift_buf [7] \dbg_bw \mem_bw \mem_burst_wr \mem_burst_rd \mem_burst }
  ctrl outputs: { $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:459$1637_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:458$1633_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:401$1619_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:400$1617_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:399$1615_Y \dbg_state_nxt }
  transition:      3'000 12'-----0---00- ->      3'000 8'00001000
  transition:      3'000 12'-----10--00- ->      3'011 8'00001011
  transition:      3'000 12'-----11--00- ->      3'001 8'00001001
  transition:      3'000 12'---------01- ->      3'011 8'00001011
  transition:      3'000 12'---------1-- ->      3'001 8'00001001
  transition:      3'100 12'----0------- ->      3'100 8'10000100
  transition:      3'100 12'----1------0 ->      3'000 8'10000000
  transition:      3'100 12'----1------1 ->      3'011 8'10000011
  transition:      3'010 12'-----0------ ->      3'010 8'00100010
  transition:      3'010 12'--0--1------ ->      3'000 8'00100000
  transition:      3'010 12'--1--1------ ->      3'001 8'00100001
  transition:      3'001 12'---0-0------ ->      3'001 8'00010001
  transition:      3'001 12'--00-1-0---- ->      3'010 8'00010010
  transition:      3'001 12'--00-1-1---- ->      3'000 8'00010000
  transition:      3'001 12'--10-1--0--- ->      3'010 8'00010010
  transition:      3'001 12'--10-1--1--- ->      3'001 8'00010001
  transition:      3'001 12'---1-------- ->      3'000 8'00010000
  transition:      3'011 12'----0------- ->      3'011 8'01000011
  transition:      3'011 12'00--1--0---- ->      3'100 8'01000100
  transition:      3'011 12'00--1--1---- ->      3'000 8'01000000
  transition:      3'011 12'10--1------- ->      3'100 8'01000100
  transition:      3'011 12'-1--1------- ->      3'011 8'01000011
Extracting FSM `\i2c_state' from module `\omsp_dbg_i2c'.
  found $adff cell for state register: $procdff$8560
  root of input selection tree: \i2c_state_nxt
  found reset state: 3'000 (from async reset)
  found ctrl input: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:283$1535_Y
  found ctrl input: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:283$1534_Y
  found ctrl input: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:282$1532_Y
  found ctrl input: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:282$1530_Y
  found ctrl input: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:289$1545_Y
  found ctrl input: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:282$1529_Y
  found ctrl input: \i2c_init
  found ctrl input: \scl_fe
  found state code: 3'101
  found ctrl input: \sda_in
  found state code: 3'100
  found ctrl input: \shift_tx_data_done
  found state code: 3'011
  found state code: 3'010
  found ctrl input: \shift_rx_done
  found state code: 3'001
  found ctrl input: \shift_buf [0]
  found ctrl input: \i2c_addr_not_valid
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:282$1529_Y
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:282$1530_Y
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:282$1532_Y
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:283$1534_Y
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:283$1535_Y
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:289$1545_Y
  ctrl inputs: { \shift_tx_data_done \shift_rx_done \shift_buf [0] \i2c_init \i2c_addr_not_valid \scl_fe \sda_in }
  ctrl outputs: { $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:289$1545_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:283$1535_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:283$1534_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:282$1530_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:282$1529_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:282$1532_Y \i2c_state_nxt }
  transition:      3'000 7'-0-0--- ->      3'000 9'000010000
  transition:      3'000 7'-1-00-- ->      3'001 9'000010001
  transition:      3'000 7'-1-01-- ->      3'000 9'000010000
  transition:      3'000 7'---1--- ->      3'000 9'000010000
  transition:      3'100 7'0--0--- ->      3'100 9'001000100
  transition:      3'100 7'1--0--- ->      3'101 9'001000101
  transition:      3'100 7'---1--- ->      3'000 9'001000000
  transition:      3'010 7'-0-0--- ->      3'010 9'000100010
  transition:      3'010 7'-1-0--- ->      3'011 9'000100011
  transition:      3'010 7'---1--- ->      3'000 9'000100000
  transition:      3'001 7'---0-0- ->      3'001 9'100000001
  transition:      3'001 7'--00-1- ->      3'010 9'100000010
  transition:      3'001 7'--10-1- ->      3'100 9'100000100
  transition:      3'001 7'---1--- ->      3'000 9'100000000
  transition:      3'101 7'---0-0- ->      3'101 9'010000101
  transition:      3'101 7'---0-10 ->      3'100 9'010000100
  transition:      3'101 7'---0-11 ->      3'000 9'010000000
  transition:      3'101 7'---1--- ->      3'000 9'010000000
  transition:      3'011 7'---0-0- ->      3'011 9'000001011
  transition:      3'011 7'---0-1- ->      3'010 9'000001010
  transition:      3'011 7'---1--- ->      3'000 9'000001000
Extracting FSM `\i_state' from module `\omsp_frontend'.
  found $adff cell for state register: $procdff$8619
  root of input selection tree: \i_state_nxt
  found reset state: 3'000 (from async reset)
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$8959
  found ctrl input: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:453$605_Y
  found ctrl input: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:281$356_Y
  found ctrl input: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$585_Y
  found ctrl input: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:307$382_Y
  found state code: 3'010
  found ctrl input: \pc_sw_wr
  found ctrl input: $ne$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:268$352_Y
  found state code: 3'100
  found ctrl input: \irq_detect
  found ctrl input: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:262$338_Y
  found ctrl input: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:263$340_Y
  found ctrl input: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:265$344_Y
  found ctrl input: $ne$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:266$345_Y
  found state code: 3'011
  found state code: 3'101
  found state code: 3'001
  found ctrl input: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:257$331_Y
  found ctrl input: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:258$334_Y
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:281$356_Y
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:307$382_Y
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$585_Y
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:412$589_Y
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:453$605_Y
  found ctrl output: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:454$607_Y
  ctrl inputs: { $auto$opt_reduce.cc:132:opt_mux$8959 $ne$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:268$352_Y $ne$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:266$345_Y $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:265$344_Y $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:263$340_Y $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:262$338_Y $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:258$334_Y $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:257$331_Y \irq_detect \pc_sw_wr }
  ctrl outputs: { $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:454$607_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:453$605_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:412$589_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$585_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:307$382_Y $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:281$356_Y \i_state_nxt }
  transition:      3'000 10'---------- ->      3'001 9'000100001
  transition:      3'100 10'---------- ->      3'010 9'100000010
  transition:      3'010 10'--0000--00 ->      3'010 9'000001010
  transition:      3'010 10'--1000--00 ->      3'011 9'000001011
  transition:      3'010 10'---100--00 ->      3'010 9'000001010
  transition:      3'010 10'----00--01 ->      3'010 9'000001010
  transition:      3'010 10'----10--0- ->      3'101 9'000001101
  transition:      3'010 10'-----1--0- ->      3'101 9'000001101
  transition:      3'010 10'--------1- ->      3'000 9'000001000
  transition:      3'001 10'---------- ->      3'010 9'001000010
  transition:      3'101 10'------00-- ->      3'101 9'000010101
  transition:      3'101 10'------10-- ->      3'010 9'000010010
  transition:      3'101 10'-------1-- ->      3'000 9'000010000
  transition:      3'011 10'-0-------0 ->      3'010 9'010000010
  transition:      3'011 10'-1-------0 ->      3'100 9'010000100
  transition:      3'011 10'---------1 ->      3'010 9'010000010

26.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\mem_state$9250' from module `\omsp_dbg'.
  Removing unused input signal $auto$opt_reduce.cc:132:opt_mux$8639.
Optimizing FSM `$fsm$\i2c_state$9263' from module `\omsp_dbg_i2c'.
Optimizing FSM `$fsm$\dbg_state$9256' from module `\omsp_dbg_i2c'.
Optimizing FSM `$fsm$\i_state$9271' from module `\omsp_frontend'.
  Removing unused input signal $auto$opt_reduce.cc:132:opt_mux$8959.

26.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 76 unused cells and 76 unused wires.
<suppressed ~79 debug messages>

26.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\mem_state$9250' from module `\omsp_dbg'.
  Removing unused output signal $procmux$1943_CMP.
Optimizing FSM `$fsm$\dbg_state$9256' from module `\omsp_dbg_i2c'.
  Removing unused output signal \dbg_state_nxt [0].
  Removing unused output signal \dbg_state_nxt [1].
  Removing unused output signal \dbg_state_nxt [2].
Optimizing FSM `$fsm$\i2c_state$9263' from module `\omsp_dbg_i2c'.
Optimizing FSM `$fsm$\i_state$9271' from module `\omsp_frontend'.

26.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\mem_state$9250' from module `\omsp_dbg' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\dbg_state$9256' from module `\omsp_dbg_i2c' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\i2c_state$9263' from module `\omsp_dbg_i2c' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----
Recoding FSM `$fsm$\i_state$9271' from module `\omsp_frontend' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----

26.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\mem_state$9250' from module `\omsp_dbg':
-------------------------------------

  Information on FSM $fsm$\mem_state$9250 (\mem_state):

  Number of input signals:    2
  Number of output signals:   5
  Number of state bits:       4

  Input signals:
    0: \dbg_halt_st
    1: \mem_seq_start

  Output signals:
    0: \mem_state_nxt [0]
    1: \mem_state_nxt [1]
    2: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:765$1306_Y
    3: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:764$1303_Y
    4: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:766$1309_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'0-   ->     0 5'01000
      1:     0 2'10   ->     2 5'01001
      2:     0 2'11   ->     3 5'01011
      3:     1 2'--   ->     0 5'00100
      4:     2 2'-1   ->     1 5'00010
      5:     2 2'-0   ->     2 5'00001
      6:     3 2'--   ->     0 5'10000

-------------------------------------

FSM `$fsm$\dbg_state$9256' from module `\omsp_dbg_i2c':
-------------------------------------

  Information on FSM $fsm$\dbg_state$9256 (\dbg_state):

  Number of input signals:   12
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \mem_burst
    1: \mem_burst_rd
    2: \mem_burst_wr
    3: \mem_bw
    4: \dbg_bw
    5: \shift_buf [7]
    6: \shift_rx_data_done
    7: \shift_tx_data_done
    8: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:366$1588_Y
    9: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:368$1591_Y
   10: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:379$1603_Y
   11: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:380$1605_Y

  Output signals:
    0: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:399$1615_Y
    1: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:400$1617_Y
    2: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:401$1619_Y
    3: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:458$1633_Y
    4: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:459$1637_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 12'-----0---00-   ->     0 5'00001
      1:     0 12'-----11--00-   ->     3 5'00001
      2:     0 12'---------1--   ->     3 5'00001
      3:     0 12'-----10--00-   ->     4 5'00001
      4:     0 12'---------01-   ->     4 5'00001
      5:     1 12'----1------0   ->     0 5'10000
      6:     1 12'----0-------   ->     1 5'10000
      7:     1 12'----1------1   ->     4 5'10000
      8:     2 12'--0--1------   ->     0 5'00100
      9:     2 12'-----0------   ->     2 5'00100
     10:     2 12'--1--1------   ->     3 5'00100
     11:     3 12'--00-1-1----   ->     0 5'00010
     12:     3 12'---1--------   ->     0 5'00010
     13:     3 12'--10-1--0---   ->     2 5'00010
     14:     3 12'--00-1-0----   ->     2 5'00010
     15:     3 12'--10-1--1---   ->     3 5'00010
     16:     3 12'---0-0------   ->     3 5'00010
     17:     4 12'00--1--1----   ->     0 5'01000
     18:     4 12'00--1--0----   ->     1 5'01000
     19:     4 12'10--1-------   ->     1 5'01000
     20:     4 12'----0-------   ->     4 5'01000
     21:     4 12'-1--1-------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\i2c_state$9263' from module `\omsp_dbg_i2c':
-------------------------------------

  Information on FSM $fsm$\i2c_state$9263 (\i2c_state):

  Number of input signals:    7
  Number of output signals:   9
  Number of state bits:       6

  Input signals:
    0: \sda_in
    1: \scl_fe
    2: \i2c_addr_not_valid
    3: \i2c_init
    4: \shift_buf [0]
    5: \shift_rx_done
    6: \shift_tx_data_done

  Output signals:
    0: \i2c_state_nxt [0]
    1: \i2c_state_nxt [1]
    2: \i2c_state_nxt [2]
    3: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:282$1532_Y
    4: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:282$1529_Y
    5: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:282$1530_Y
    6: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:283$1534_Y
    7: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:283$1535_Y
    8: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg_i2c.v:289$1545_Y

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'-1-01--   ->     0 9'000010000
      1:     0 7'-0-0---   ->     0 9'000010000
      2:     0 7'---1---   ->     0 9'000010000
      3:     0 7'-1-00--   ->     3 9'000010001
      4:     1 7'---1---   ->     0 9'001000000
      5:     1 7'0--0---   ->     1 9'001000100
      6:     1 7'1--0---   ->     4 9'001000101
      7:     2 7'---1---   ->     0 9'000100000
      8:     2 7'-0-0---   ->     2 9'000100010
      9:     2 7'-1-0---   ->     5 9'000100011
     10:     3 7'---1---   ->     0 9'100000000
     11:     3 7'--10-1-   ->     1 9'100000100
     12:     3 7'--00-1-   ->     2 9'100000010
     13:     3 7'---0-0-   ->     3 9'100000001
     14:     4 7'---0-11   ->     0 9'010000000
     15:     4 7'---1---   ->     0 9'010000000
     16:     4 7'---0-10   ->     1 9'010000100
     17:     4 7'---0-0-   ->     4 9'010000101
     18:     5 7'---1---   ->     0 9'000001000
     19:     5 7'---0-1-   ->     2 9'000001010
     20:     5 7'---0-0-   ->     5 9'000001011

-------------------------------------

FSM `$fsm$\i_state$9271' from module `\omsp_frontend':
-------------------------------------

  Information on FSM $fsm$\i_state$9271 (\i_state):

  Number of input signals:    9
  Number of output signals:   9
  Number of state bits:       6

  Input signals:
    0: \pc_sw_wr
    1: \irq_detect
    2: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:257$331_Y
    3: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:258$334_Y
    4: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:262$338_Y
    5: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:263$340_Y
    6: $and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:265$344_Y
    7: $ne$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:266$345_Y
    8: $ne$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:268$352_Y

  Output signals:
    0: \i_state_nxt [0]
    1: \i_state_nxt [1]
    2: \i_state_nxt [2]
    3: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:281$356_Y
    4: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:307$382_Y
    5: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:347$585_Y
    6: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:412$589_Y
    7: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:453$605_Y
    8: $eq$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:454$607_Y

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 9'---------   ->     3 9'000100001
      1:     1 9'---------   ->     2 9'100000010
      2:     2 9'-------1-   ->     0 9'000001000
      3:     2 9'-0000--00   ->     2 9'000001010
      4:     2 9'--100--00   ->     2 9'000001010
      5:     2 9'---00--01   ->     2 9'000001010
      6:     2 9'---10--0-   ->     4 9'000001101
      7:     2 9'----1--0-   ->     4 9'000001101
      8:     2 9'-1000--00   ->     5 9'000001011
      9:     3 9'---------   ->     2 9'001000010
     10:     4 9'------1--   ->     0 9'000010000
     11:     4 9'-----10--   ->     2 9'000010010
     12:     4 9'-----00--   ->     4 9'000010101
     13:     5 9'1-------0   ->     1 9'010000100
     14:     5 9'0-------0   ->     2 9'010000010
     15:     5 9'--------1   ->     2 9'010000010

-------------------------------------

26.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\mem_state$9250' from module `\omsp_dbg'.
Mapping FSM `$fsm$\dbg_state$9256' from module `\omsp_dbg_i2c'.
Mapping FSM `$fsm$\i2c_state$9263' from module `\omsp_dbg_i2c'.
Mapping FSM `$fsm$\i_state$9271' from module `\omsp_frontend'.

26.15. Executing OPT pass (performing simple optimizations).

26.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
<suppressed ~5 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~19 debug messages>
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
<suppressed ~11 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
<suppressed ~27 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~93 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~87 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 69 cells.

26.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

26.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 108 unused wires.
<suppressed ~4 debug messages>

26.15.5. Finished fast OPT passes.

26.16. Executing MEMORY pass.

26.16.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

26.16.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.16.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

26.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.16.5. Executing MEMORY_COLLECT pass (generating $mem cells).

26.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.18. Executing OPT pass (performing simple optimizations).

26.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~98 debug messages>
Optimizing module omsp_clock_module.
<suppressed ~77 debug messages>
Optimizing module omsp_dbg.
<suppressed ~42 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~2 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~1 debug messages>
Optimizing module omsp_frontend.
<suppressed ~392 debug messages>
Optimizing module omsp_mem_backbone.
<suppressed ~1 debug messages>
Optimizing module omsp_multiplier.
<suppressed ~121 debug messages>
Optimizing module omsp_register_file.
<suppressed ~50 debug messages>
Optimizing module omsp_sfr.
<suppressed ~143 debug messages>
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
<suppressed ~20 debug messages>
Optimizing module openMSP430.

26.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~141 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 48 cells.

26.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

26.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 7 unused cells and 367 unused wires.
<suppressed ~15 debug messages>

26.18.5. Finished fast OPT passes.

26.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

26.20. Executing OPT pass (performing simple optimizations).

26.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 2 cells.

26.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~145 debug messages>

26.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
    Consolidated identical input bits for $mux cell $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:248$194:
      Old ports: A={ \V \N \Z \C }, B={ \V_xor \N \Z $not$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:247$192_Y }, Y=$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:248$194_Y
      New ports: A={ \V \C }, B={ \V_xor $not$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:247$192_Y }, Y={ $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:248$194_Y [3] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:248$194_Y [0] }
      New connections: $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:248$194_Y [2:1] = { \N \Z }
    Consolidated identical input bits for $mux cell $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:250$198:
      Old ports: A=4'0000, B=4'1111, Y=\alu_stat_wr
      New ports: A=1'0, B=1'1, Y=\alu_stat_wr [0]
      New connections: \alu_stat_wr [3:1] = { \alu_stat_wr [0] \alu_stat_wr [0] \alu_stat_wr [0] }
  Optimizing cells in module \omsp_alu.
    Consolidated identical input bits for $mux cell $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:248$195:
      Old ports: A=$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:248$194_Y, B={ 1'0 \N \Z $not$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:247$192_Y }, Y=$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:248$195_Y
      New ports: A={ $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:248$194_Y [3] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:248$194_Y [0] }, B={ 1'0 $not$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:247$192_Y }, Y={ $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:248$195_Y [3] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:248$195_Y [0] }
      New connections: $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:248$195_Y [2:1] = { \N \Z }
  Optimizing cells in module \omsp_alu.
    Consolidated identical input bits for $mux cell $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:248$196:
      Old ports: A=$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:248$195_Y, B={ 1'0 \N \Z \op_src_inv [0] }, Y=\alu_stat
      New ports: A={ $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:248$195_Y [3] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_alu.v:248$195_Y [0] }, B={ 1'0 \op_src_inv [0] }, Y={ \alu_stat [3] \alu_stat [0] }
      New connections: \alu_stat [2:1] = { \N \Z }
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$9317: { $auto$fsm_map.cc:118:implement_pattern_cache$9294 $auto$fsm_map.cc:118:implement_pattern_cache$9298 $auto$fsm_map.cc:118:implement_pattern_cache$9303 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$9300: { $auto$fsm_map.cc:118:implement_pattern_cache$9294 $auto$fsm_map.cc:118:implement_pattern_cache$9298 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$9287: { $auto$fsm_map.cc:118:implement_pattern_cache$9285 \mem_state [1] \mem_state [3] }
    Consolidated identical input bits for $pmux cell $procmux$1983:
      Old ports: A=25'0000000000000000000000000, B=225'000000000000000000000000100000000000000000000000100000000000000000000000100000000000000000000000100000000000000000000000100000000000000000000000100000000000000000000000100000000000000000000000100000001000000000000000000000000, Y=\reg_dec
      New ports: A=9'000000000, B=81'000000001000000010000000100000001000000010000000100000001000000010000000100000000, Y={ \reg_dec [24] \reg_dec [7:0] }
      New connections: \reg_dec [23:8] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y
      New ports: A=1'0, B=1'1, Y=$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [0]
      New connections: $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [15:1] = { $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [0] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [0] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [0] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [0] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [0] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [0] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [0] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [0] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [0] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [0] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [0] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [0] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [0] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [0] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [0] }
  Optimizing cells in module \omsp_dbg.
    Consolidated identical input bits for $mux cell $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1231:
      Old ports: A=$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y, B=16'0000000000000000, Y=\mem_cnt_dec
      New ports: A=$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_dbg.v:444$1230_Y [0], B=1'0, Y=\mem_cnt_dec [0]
      New connections: \mem_cnt_dec [15:1] = { \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] }
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$9556: { $auto$fsm_map.cc:118:implement_pattern_cache$9449 $auto$fsm_map.cc:118:implement_pattern_cache$9453 $auto$fsm_map.cc:118:implement_pattern_cache$9445 $auto$fsm_map.cc:118:implement_pattern_cache$9484 $auto$fsm_map.cc:118:implement_pattern_cache$9480 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$9535: { $auto$fsm_map.cc:118:implement_pattern_cache$9458 $auto$fsm_map.cc:118:implement_pattern_cache$9493 $auto$fsm_map.cc:118:implement_pattern_cache$9489 $auto$fsm_map.cc:118:implement_pattern_cache$9462 $auto$fsm_map.cc:118:implement_pattern_cache$9466 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$9514: { $auto$fsm_map.cc:118:implement_pattern_cache$9500 $auto$fsm_map.cc:118:implement_pattern_cache$9493 $auto$fsm_map.cc:118:implement_pattern_cache$9484 $auto$fsm_map.cc:118:implement_pattern_cache$9475 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$9477: { $auto$fsm_map.cc:118:implement_pattern_cache$9471 $auto$fsm_map.cc:118:implement_pattern_cache$9475 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$9468: { $auto$fsm_map.cc:118:implement_pattern_cache$9458 $auto$fsm_map.cc:118:implement_pattern_cache$9462 $auto$fsm_map.cc:118:implement_pattern_cache$9466 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$9455: { $auto$fsm_map.cc:118:implement_pattern_cache$9449 $auto$fsm_map.cc:118:implement_pattern_cache$9453 $auto$fsm_map.cc:118:implement_pattern_cache$9445 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$9442: { $auto$fsm_map.cc:118:implement_pattern_cache$9438 $auto$fsm_map.cc:118:implement_pattern_cache$9434 $auto$fsm_map.cc:118:implement_pattern_cache$9430 \i2c_init }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$9368: { $auto$fsm_map.cc:118:implement_pattern_cache$9358 $auto$fsm_map.cc:118:implement_pattern_cache$9362 $auto$fsm_map.cc:118:implement_pattern_cache$9366 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$9355: { $auto$fsm_map.cc:118:implement_pattern_cache$9333 $auto$fsm_map.cc:118:implement_pattern_cache$9341 $auto$fsm_map.cc:118:implement_pattern_cache$9345 $auto$fsm_map.cc:118:implement_pattern_cache$9349 $auto$fsm_map.cc:118:implement_pattern_cache$9353 $auto$fsm_map.cc:118:implement_pattern_cache$9337 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:105:implement_pattern_cache$9499: { \i2c_state [3] \i2c_state [4] \i2c_state [5] }
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
    Consolidated identical input bits for $mux cell $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880:
      Old ports: A=16'0000000000000000, B=16'1111111111111110, Y=$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y
      New ports: A=1'0, B=1'1, Y=$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y [1]
      New connections: { $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y [15:2] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y [0] } = { $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y [1] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y [1] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y [1] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y [1] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y [1] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y [1] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y [1] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y [1] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y [1] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y [1] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y [1] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y [1] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y [1] $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:292$1880_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_execution_unit.v:374$1928:
      Old ports: A=\mdb_out_nxt, B={ \mdb_out_nxt [7:0] \mdb_out_nxt [7:0] }, Y=\mdb_out
      New ports: A=\mdb_out_nxt [15:8], B=\mdb_out_nxt [7:0], Y=\mdb_out [15:8]
      New connections: \mdb_out [7:0] = \mdb_out_nxt [7:0]
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8962: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$314$\one_hot16[15:0]$798 [15] $procmux$3199_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8960: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2111_CMP $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$316$\one_hot16[15:0]$808 [15] $procmux$2112_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8956: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2111_CMP $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$316$\one_hot16[15:0]$808 [15] $procmux$2112_CMP $procmux$2113_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8954: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2111_CMP $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$316$\one_hot16[15:0]$808 [15] $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8952: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$317$\one_hot16[15:0]$813 [15] $procmux$2383_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8944: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$314$\one_hot16[15:0]$798 [15] $procmux$3199_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8940: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2111_CMP $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$316$\one_hot16[15:0]$808 [15] $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8938: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2111_CMP $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$316$\one_hot16[15:0]$808 [15] $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8936: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$314$\one_hot16[15:0]$798 [15] $procmux$3199_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8934: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$317$\one_hot16[15:0]$813 [15] $procmux$2383_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8928: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2111_CMP $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$316$\one_hot16[15:0]$808 [15] $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8916: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$314$\one_hot16[15:0]$798 [15] $procmux$3199_CMP $procmux$3197_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8892: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$314$\one_hot16[15:0]$798 [15] $procmux$3199_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8890: { $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$312$\one_hot8[7:0]$788 [7] $procmux$3543_CMP $procmux$3541_CMP $procmux$3542_CMP $procmux$3544_CMP $procmux$3545_CMP $procmux$3546_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8886: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$317$\one_hot16[15:0]$813 [15] $procmux$2383_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8872: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$315$\one_hot16[15:0]$803 [15] $procmux$2927_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8868: { $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$312$\one_hot8[7:0]$788 [7] $procmux$3543_CMP $procmux$3541_CMP $procmux$3542_CMP $procmux$3544_CMP $procmux$3546_CMP $procmux$3547_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8866: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2111_CMP $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$316$\one_hot16[15:0]$808 [15] $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8854: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$315$\one_hot16[15:0]$803 [15] $procmux$2927_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8852: { $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$312$\one_hot8[7:0]$788 [7] $procmux$3543_CMP $procmux$3541_CMP $procmux$3542_CMP $procmux$3544_CMP $procmux$3545_CMP $procmux$3547_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8850: { $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$312$\one_hot8[7:0]$788 [7] $procmux$3543_CMP $procmux$3541_CMP $procmux$3542_CMP $procmux$3545_CMP $procmux$3546_CMP $procmux$3547_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8848: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2111_CMP $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$316$\one_hot16[15:0]$808 [15] $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8846: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$317$\one_hot16[15:0]$813 [15] $procmux$2383_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8840: { $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$312$\one_hot8[7:0]$788 [7] $procmux$3543_CMP $procmux$3541_CMP $procmux$3544_CMP $procmux$3545_CMP $procmux$3546_CMP $procmux$3547_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8838: { $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:563$312$\one_hot8[7:0]$788 [7] $procmux$3543_CMP $procmux$3542_CMP $procmux$3544_CMP $procmux$3545_CMP $procmux$3546_CMP $procmux$3547_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8836: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$315$\one_hot16[15:0]$803 [15] $procmux$2927_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8830: { $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$313$\one_hot8[7:0]$793 [7] $procmux$3471_CMP $procmux$3469_CMP $procmux$3470_CMP $procmux$3472_CMP $procmux$3473_CMP $procmux$3474_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8824: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$317$\one_hot16[15:0]$813 [15] $procmux$2383_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8820: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2111_CMP $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$316$\one_hot16[15:0]$808 [15] $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8808: { $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$313$\one_hot8[7:0]$793 [7] $procmux$3471_CMP $procmux$3469_CMP $procmux$3470_CMP $procmux$3472_CMP $procmux$3474_CMP $procmux$3475_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8802: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$317$\one_hot16[15:0]$813 [15] $procmux$2383_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8800: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$315$\one_hot16[15:0]$803 [15] $procmux$2927_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8798: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2111_CMP $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$316$\one_hot16[15:0]$808 [15] $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8796: { $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$313$\one_hot8[7:0]$793 [7] $procmux$3471_CMP $procmux$3469_CMP $procmux$3470_CMP $procmux$3472_CMP $procmux$3473_CMP $procmux$3475_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8792: { $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$313$\one_hot8[7:0]$793 [7] $procmux$3471_CMP $procmux$3469_CMP $procmux$3470_CMP $procmux$3473_CMP $procmux$3474_CMP $procmux$3475_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8788: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$315$\one_hot16[15:0]$803 [15] $procmux$2927_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8786: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$317$\one_hot16[15:0]$813 [15] $procmux$2383_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8782: { $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$313$\one_hot8[7:0]$793 [7] $procmux$3471_CMP $procmux$3469_CMP $procmux$3472_CMP $procmux$3473_CMP $procmux$3474_CMP $procmux$3475_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8776: { $0$func$\one_hot8$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:596$313$\one_hot8[7:0]$793 [7] $procmux$3471_CMP $procmux$3470_CMP $procmux$3472_CMP $procmux$3473_CMP $procmux$3474_CMP $procmux$3475_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8772: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2111_CMP $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$316$\one_hot16[15:0]$808 [15] $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8766: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$315$\one_hot16[15:0]$803 [15] $procmux$2927_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8760: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$314$\one_hot16[15:0]$798 [15] $procmux$3199_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8758: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$317$\one_hot16[15:0]$813 [15] $procmux$2383_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8756: { $procmux$2110_CMP $procmux$2109_CMP $procmux$2111_CMP $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$316$\one_hot16[15:0]$808 [15] $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8750: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$314$\one_hot16[15:0]$798 [15] $procmux$3199_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8748: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$317$\one_hot16[15:0]$813 [15] $procmux$2383_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8744: { $procmux$2109_CMP $procmux$2111_CMP $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$316$\one_hot16[15:0]$808 [15] $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8742: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$315$\one_hot16[15:0]$803 [15] $procmux$2927_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8738: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$314$\one_hot16[15:0]$798 [15] $procmux$3199_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8730: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$317$\one_hot16[15:0]$813 [15] $procmux$2383_CMP $procmux$2381_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8724: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$315$\one_hot16[15:0]$803 [15] $procmux$2927_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8716: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$317$\one_hot16[15:0]$813 [15] $procmux$2383_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8712: { $procmux$2110_CMP $procmux$2111_CMP $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:649$316$\one_hot16[15:0]$808 [15] $procmux$2112_CMP $procmux$2113_CMP $procmux$2123_CMP $procmux$2122_CMP $procmux$2121_CMP $procmux$2120_CMP $procmux$2119_CMP $procmux$2118_CMP $procmux$2117_CMP $procmux$2116_CMP $procmux$2115_CMP $procmux$2114_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8710: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$314$\one_hot16[15:0]$798 [15] $procmux$3199_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8708: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$315$\one_hot16[15:0]$803 [15] $procmux$2927_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8702: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$314$\one_hot16[15:0]$798 [15] $procmux$3199_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8700: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$315$\one_hot16[15:0]$803 [15] $procmux$2927_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8686: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$314$\one_hot16[15:0]$798 [15] $procmux$3199_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8684: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$315$\one_hot16[15:0]$803 [15] $procmux$2927_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8678: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$317$\one_hot16[15:0]$813 [15] $procmux$2383_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8670: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$315$\one_hot16[15:0]$803 [15] $procmux$2927_CMP $procmux$2925_CMP $procmux$2926_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8666: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$317$\one_hot16[15:0]$813 [15] $procmux$2383_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2391_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8664: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$314$\one_hot16[15:0]$798 [15] $procmux$3199_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8662: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$315$\one_hot16[15:0]$803 [15] $procmux$2927_CMP $procmux$2925_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8656: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$314$\one_hot16[15:0]$798 [15] $procmux$3199_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3206_CMP $procmux$3207_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8650: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:644$315$\one_hot16[15:0]$803 [15] $procmux$2927_CMP $procmux$2926_CMP $procmux$2928_CMP $procmux$2929_CMP $procmux$2930_CMP $procmux$2931_CMP $procmux$2932_CMP $procmux$2933_CMP $procmux$2934_CMP $procmux$2935_CMP $procmux$2936_CMP $procmux$2937_CMP $procmux$2938_CMP $procmux$2939_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8642: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:662$317$\one_hot16[15:0]$813 [15] $procmux$2383_CMP $procmux$2381_CMP $procmux$2382_CMP $procmux$2384_CMP $procmux$2385_CMP $procmux$2386_CMP $procmux$2387_CMP $procmux$2388_CMP $procmux$2389_CMP $procmux$2390_CMP $procmux$2392_CMP $procmux$2393_CMP $procmux$2394_CMP $procmux$2395_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$8640: { $0$func$\one_hot16$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:617$314$\one_hot16[15:0]$798 [15] $procmux$3199_CMP $procmux$3197_CMP $procmux$3198_CMP $procmux$3200_CMP $procmux$3201_CMP $procmux$3202_CMP $procmux$3203_CMP $procmux$3204_CMP $procmux$3205_CMP $procmux$3207_CMP $procmux$3208_CMP $procmux$3209_CMP $procmux$3210_CMP $procmux$3211_CMP }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$9678: { $auto$fsm_map.cc:118:implement_pattern_cache$9572 $auto$fsm_map.cc:118:implement_pattern_cache$9601 $auto$fsm_map.cc:118:implement_pattern_cache$9605 $auto$fsm_map.cc:118:implement_pattern_cache$9609 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$9661: { \i_state [1] \i_state [3] $auto$fsm_map.cc:118:implement_pattern_cache$9576 $auto$fsm_map.cc:118:implement_pattern_cache$9584 $auto$fsm_map.cc:118:implement_pattern_cache$9580 $auto$fsm_map.cc:118:implement_pattern_cache$9588 $auto$fsm_map.cc:118:implement_pattern_cache$9592 $auto$fsm_map.cc:118:implement_pattern_cache$9596 $auto$fsm_map.cc:118:implement_pattern_cache$9614 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$9632: { \i_state [0] $auto$fsm_map.cc:118:implement_pattern_cache$9601 $auto$fsm_map.cc:118:implement_pattern_cache$9605 $auto$fsm_map.cc:118:implement_pattern_cache$9609 $auto$fsm_map.cc:118:implement_pattern_cache$9614 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$9611: { $auto$fsm_map.cc:118:implement_pattern_cache$9601 $auto$fsm_map.cc:118:implement_pattern_cache$9605 $auto$fsm_map.cc:118:implement_pattern_cache$9609 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$9598: { \i_state [1] \i_state [3] $auto$fsm_map.cc:118:implement_pattern_cache$9576 $auto$fsm_map.cc:118:implement_pattern_cache$9584 $auto$fsm_map.cc:118:implement_pattern_cache$9580 $auto$fsm_map.cc:118:implement_pattern_cache$9588 $auto$fsm_map.cc:118:implement_pattern_cache$9592 $auto$fsm_map.cc:118:implement_pattern_cache$9596 }
    Consolidated identical input bits for $mux cell $procmux$7829:
      Old ports: A=5'00001, B=5'10000, Y=$5\inst_ad_nxt[7:0]
      New ports: A=2'01, B=2'10, Y={ $5\inst_ad_nxt[7:0] [4] $5\inst_ad_nxt[7:0] [0] }
      New connections: $5\inst_ad_nxt[7:0] [3:1] = 3'000
    Consolidated identical input bits for $mux cell $procmux$7850:
      Old ports: A=7'0000001, B=7'1000000, Y=$3\inst_ad_nxt[7:0]
      New ports: A=2'01, B=2'10, Y={ $3\inst_ad_nxt[7:0] [6] $3\inst_ad_nxt[7:0] [0] }
      New connections: $3\inst_ad_nxt[7:0] [5:1] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$7864:
      Old ports: A=8'00000000, B={ 1'0 $2\inst_ad_nxt[7:0] }, Y=\inst_ad_nxt
      New ports: A=7'0000000, B=$2\inst_ad_nxt[7:0], Y=\inst_ad_nxt [6:0]
      New connections: \inst_ad_nxt [7] = 1'0
    Consolidated identical input bits for $mux cell $procmux$7867:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$6\sconst_nxt[15:0]
      New ports: A=1'0, B=1'1, Y=$6\sconst_nxt[15:0] [0]
      New connections: $6\sconst_nxt[15:0] [15:1] = { $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] }
    Consolidated identical input bits for $pmux cell $procmux$7950:
      Old ports: A=6'000001, B=18'100000000100010000, Y=$7\inst_as_nxt[12:0] [5:0]
      New ports: A=4'0001, B=12'100000100100, Y={ $7\inst_as_nxt[12:0] [5:4] $7\inst_as_nxt[12:0] [2] $7\inst_as_nxt[12:0] [0] }
      New connections: { $7\inst_as_nxt[12:0] [3] $7\inst_as_nxt[12:0] [1] } = 2'00
    Consolidated identical input bits for $pmux cell $procmux$7979:
      Old ports: A=9'000000001, B=27'100000000010000000001000000, Y=$5\inst_as_nxt[12:0]
      New ports: A=4'0001, B=12'100001000010, Y={ $5\inst_as_nxt[12:0] [8:6] $5\inst_as_nxt[12:0] [0] }
      New connections: $5\inst_as_nxt[12:0] [5:1] = 5'00000
    Consolidated identical input bits for $pmux cell $procmux$8002:
      Old ports: A=13'0001000000000, B=39'100000000000001000000000000010000000000, Y=$3\inst_as_nxt[12:0]
      New ports: A=4'0001, B=12'100001000010, Y=$3\inst_as_nxt[12:0] [12:9]
      New connections: $3\inst_as_nxt[12:0] [8:0] = 9'000000000
    Consolidated identical input bits for $mux cell $procmux$8413:
      Old ports: A={ 5'11111 $3$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$398 }, B=6'111101, Y=$4$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$401
      New ports: A={ 1'1 $3$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$398 }, B=2'01, Y=$4$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$401 [1:0]
      New connections: $4$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$401 [5:2] = 4'1111
    Consolidated identical input bits for $mux cell $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:456$618:
      Old ports: A=16'0000000000000000, B=16'1111111111111110, Y=\ext_incr
      New ports: A=1'0, B=1'1, Y=\ext_incr [1]
      New connections: { \ext_incr [15:2] \ext_incr [0] } = { \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:872$727:
      Old ports: A=2'11, B=2'01, Y=$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:872$727_Y [1:0]
      New ports: A=1'1, B=1'0, Y=$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:872$727_Y [1]
      New connections: $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:872$727_Y [0] = 1'1
    Consolidated identical input bits for $mux cell $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:893$736:
      Old ports: A=2'11, B=2'01, Y=$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:893$736_Y [1:0]
      New ports: A=1'1, B=1'0, Y=$ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:893$736_Y [1]
      New connections: $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:893$736_Y [0] = 1'1
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$402: { $4$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$401 [0] $4$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$401 [1] }
    Consolidated identical input bits for $mux cell $procmux$7840:
      Old ports: A={ 3'000 $6\inst_ad_nxt[7:0] [1:0] }, B=$5\inst_ad_nxt[7:0], Y=$4\inst_ad_nxt[7:0] [4:0]
      New ports: A={ 1'0 $6\inst_ad_nxt[7:0] [1:0] }, B={ $5\inst_ad_nxt[7:0] [4] 1'0 $5\inst_ad_nxt[7:0] [0] }, Y={ $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1:0] }
      New connections: $4\inst_ad_nxt[7:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$7858:
      Old ports: A={ 2'00 $4\inst_ad_nxt[7:0] [4:0] }, B=$3\inst_ad_nxt[7:0], Y=$2\inst_ad_nxt[7:0]
      New ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4:0] }, B={ $3\inst_ad_nxt[7:0] [6] 4'0000 $3\inst_ad_nxt[7:0] [0] }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4:0] }
      New connections: $2\inst_ad_nxt[7:0] [5] = 1'0
    Consolidated identical input bits for $mux cell $procmux$7885:
      Old ports: A=$6\sconst_nxt[15:0], B=16'0000000000000010, Y=$5\sconst_nxt[15:0]
      New ports: A={ $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] }, B=2'10, Y=$5\sconst_nxt[15:0] [1:0]
      New connections: $5\sconst_nxt[15:0] [15:2] = { $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] }
    Consolidated identical input bits for $mux cell $procmux$8407:
      Old ports: A=$4$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$401, B=6'111100, Y=$5$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$404
      New ports: A=$4$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$401 [1:0], B=2'00, Y=$5$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$404 [1:0]
      New connections: $5$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$404 [5:2] = 4'1111
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$405: { $5$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$404 [0] $5$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$404 [1] }
    Consolidated identical input bits for $mux cell $procmux$7858:
      Old ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4:0] }, B={ $3\inst_ad_nxt[7:0] [6] 4'0000 $3\inst_ad_nxt[7:0] [0] }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4:0] }
      New ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1:0] }, B={ $3\inst_ad_nxt[7:0] [6] 2'00 $3\inst_ad_nxt[7:0] [0] }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4] $2\inst_ad_nxt[7:0] [1:0] }
      New connections: $2\inst_ad_nxt[7:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$7864:
      Old ports: A=7'0000000, B=$2\inst_ad_nxt[7:0], Y=\inst_ad_nxt [6:0]
      New ports: A=6'000000, B={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4:0] }, Y={ \inst_ad_nxt [6] \inst_ad_nxt [4:0] }
      New connections: \inst_ad_nxt [5] = 1'0
    Consolidated identical input bits for $mux cell $procmux$7900:
      Old ports: A=$5\sconst_nxt[15:0], B=16'0000000000000001, Y=$4\sconst_nxt[15:0]
      New ports: A={ $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [1:0] }, B=3'001, Y=$4\sconst_nxt[15:0] [2:0]
      New connections: $4\sconst_nxt[15:0] [15:3] = { $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] }
    Consolidated identical input bits for $mux cell $procmux$8401:
      Old ports: A=$5$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$404, B=6'111011, Y=$6$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$407
      New ports: A={ 1'1 $5$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$404 [1:0] }, B=3'011, Y=$6$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$407 [2:0]
      New connections: $6$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$407 [5:3] = 3'111
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$408: { $6$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$407 [0] $6$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$407 [1] $6$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$407 [2] }
    Consolidated identical input bits for $mux cell $procmux$7864:
      Old ports: A=6'000000, B={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4:0] }, Y={ \inst_ad_nxt [6] \inst_ad_nxt [4:0] }
      New ports: A=4'0000, B={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4] $2\inst_ad_nxt[7:0] [1:0] }, Y={ \inst_ad_nxt [6] \inst_ad_nxt [4] \inst_ad_nxt [1:0] }
      New connections: \inst_ad_nxt [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$7912:
      Old ports: A=$4\sconst_nxt[15:0], B=16'0000000000000000, Y=$3\sconst_nxt[15:0]
      New ports: A=$4\sconst_nxt[15:0] [2:0], B=3'000, Y=$3\sconst_nxt[15:0] [2:0]
      New connections: $3\sconst_nxt[15:0] [15:3] = { $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] }
    Consolidated identical input bits for $mux cell $procmux$8395:
      Old ports: A=$6$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$407, B=6'111010, Y=$7$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$410
      New ports: A=$6$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$407 [2:0], B=3'010, Y=$7$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$410 [2:0]
      New connections: $7$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$410 [5:3] = 3'111
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$411: { $7$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$410 [0] $7$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$410 [1] $7$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$410 [2] }
    Consolidated identical input bits for $mux cell $procmux$7921:
      Old ports: A=$3\sconst_nxt[15:0], B=16'0000000000001000, Y=$2\sconst_nxt[15:0]
      New ports: A={ $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2:0] }, B=4'1000, Y=$2\sconst_nxt[15:0] [3:0]
      New connections: $2\sconst_nxt[15:0] [15:4] = { $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] }
    Consolidated identical input bits for $mux cell $procmux$8389:
      Old ports: A=$7$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$410, B=6'111001, Y=$8$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$413
      New ports: A=$7$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$410 [2:0], B=3'001, Y=$8$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$413 [2:0]
      New connections: $8$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$413 [5:3] = 3'111
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$414: { $8$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$413 [0] $8$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$413 [1] $8$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$413 [2] }
    Consolidated identical input bits for $mux cell $procmux$7927:
      Old ports: A=$2\sconst_nxt[15:0], B=16'0000000000000100, Y=\sconst_nxt
      New ports: A={ $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [3:0] }, B=5'00100, Y=\sconst_nxt [4:0]
      New connections: \sconst_nxt [15:5] = { \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] }
    Consolidated identical input bits for $mux cell $procmux$8383:
      Old ports: A=$8$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$413, B=6'111000, Y=$9$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$416
      New ports: A=$8$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$413 [2:0], B=3'000, Y=$9$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$416 [2:0]
      New connections: $9$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$416 [5:3] = 3'111
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$417: { $9$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$416 [0] $9$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$416 [1] $9$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$416 [2] }
    Consolidated identical input bits for $mux cell $procmux$8377:
      Old ports: A=$9$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$416, B=6'110111, Y=$10$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$419
      New ports: A={ 1'1 $9$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$416 [2:0] }, B=4'0111, Y=$10$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$419 [3:0]
      New connections: $10$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$419 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$420: { $10$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$419 [0] $10$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$419 [1] $10$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$419 [2] $10$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$419 [3] }
    Consolidated identical input bits for $mux cell $procmux$8371:
      Old ports: A=$10$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$419, B=6'110110, Y=$11$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$422
      New ports: A=$10$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$419 [3:0], B=4'0110, Y=$11$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$422 [3:0]
      New connections: $11$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$422 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$423: { $11$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$422 [0] $11$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$422 [1] $11$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$422 [2] $11$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$422 [3] }
    Consolidated identical input bits for $mux cell $procmux$8365:
      Old ports: A=$11$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$422, B=6'110101, Y=$12$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$425
      New ports: A=$11$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$422 [3:0], B=4'0101, Y=$12$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$425 [3:0]
      New connections: $12$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$425 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$426: { $12$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$425 [0] $12$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$425 [1] $12$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$425 [2] $12$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$425 [3] }
    Consolidated identical input bits for $mux cell $procmux$8359:
      Old ports: A=$12$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$425, B=6'110100, Y=$13$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$428
      New ports: A=$12$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$425 [3:0], B=4'0100, Y=$13$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$428 [3:0]
      New connections: $13$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$428 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$429: { $13$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$428 [0] $13$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$428 [1] $13$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$428 [2] $13$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$428 [3] }
    Consolidated identical input bits for $mux cell $procmux$8353:
      Old ports: A=$13$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$428, B=6'110011, Y=$14$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$431
      New ports: A=$13$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$428 [3:0], B=4'0011, Y=$14$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$431 [3:0]
      New connections: $14$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$431 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$432: { $14$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$431 [0] $14$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$431 [1] $14$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$431 [2] $14$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$431 [3] }
    Consolidated identical input bits for $mux cell $procmux$8347:
      Old ports: A=$14$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$431, B=6'110010, Y=$15$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$434
      New ports: A=$14$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$431 [3:0], B=4'0010, Y=$15$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$434 [3:0]
      New connections: $15$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$434 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$435: { $15$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$434 [0] $15$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$434 [1] $15$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$434 [2] $15$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$434 [3] }
    Consolidated identical input bits for $mux cell $procmux$8341:
      Old ports: A=$15$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$434, B=6'110001, Y=$16$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$437
      New ports: A=$15$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$434 [3:0], B=4'0001, Y=$16$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$437 [3:0]
      New connections: $16$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$437 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:194$438: { $16$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$437 [0] $16$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$437 [1] $16$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$437 [2] $16$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$437 [3] }
    Consolidated identical input bits for $mux cell $procmux$8335:
      Old ports: A=$16$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$437, B=6'110000, Y=$17$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$440
      New ports: A=$16$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$437 [3:0], B=4'0000, Y=$17$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$440 [3:0]
      New connections: $17$func$\get_irq_num$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_frontend.v:341$247$\get_irq_num[5:0]$440 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
    Consolidated identical input bits for $mux cell $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_multiplier.v:279$865:
      Old ports: A={ \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s }, B={ \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt }, Y=\sumext_rd
      New ports: A=\sumext_s, B=\sumext_s_nxt, Y=\sumext_rd [1:0]
      New connections: \sumext_rd [15:2] = { \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] }
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
    Consolidated identical input bits for $mux cell $procmux$8520:
      Old ports: A={ \r2_v \r2_nxt [4] 1'0 \r2_nxt [2:0] \r2_n \r2_z \r2_c }, B=9'000000000, Y=$0\r2[15:0]
      New ports: A={ \r2_v \r2_nxt [4] \r2_nxt [2:0] \r2_n \r2_z \r2_c }, B=8'00000000, Y={ $0\r2[15:0] [8:7] $0\r2[15:0] [5:0] }
      New connections: $0\r2[15:0] [6] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/verilog/omsp_register_file.v:124$1338:
      Old ports: A=\reg_dest_val, B={ 8'00000000 \reg_dest_val [7:0] }, Y=\reg_dest_val_in
      New ports: A=\reg_dest_val [15:8], B=8'00000000, Y=\reg_dest_val_in [15:8]
      New connections: \reg_dest_val_in [7:0] = \reg_dest_val [7:0]
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 145 changes.

26.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~12 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 4 cells.

26.20.6. Executing OPT_RMDFF pass (remove dff with constant values).

26.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

26.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~1 debug messages>
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
<suppressed ~7 debug messages>
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
<suppressed ~1 debug messages>
Optimizing module omsp_frontend.
<suppressed ~4 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
<suppressed ~4 debug messages>
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.20.9. Rerunning OPT passes. (Maybe there is more to do..)

26.20.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~145 debug messages>

26.20.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
    Consolidated identical input bits for $mux cell $procmux$7840:
      Old ports: A={ 1'0 $3\inst_ad_nxt[7:0] [6] $3\inst_ad_nxt[7:0] [0] }, B={ $3\inst_ad_nxt[7:0] [6] 1'0 $3\inst_ad_nxt[7:0] [0] }, Y={ $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1:0] }
      New ports: A={ 1'0 $3\inst_ad_nxt[7:0] [6] }, B={ $3\inst_ad_nxt[7:0] [6] 1'0 }, Y={ $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1] }
      New connections: $4\inst_ad_nxt[7:0] [0] = $3\inst_ad_nxt[7:0] [0]
  Optimizing cells in module \omsp_frontend.
    Consolidated identical input bits for $mux cell $procmux$7858:
      Old ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1:0] }, B={ $3\inst_ad_nxt[7:0] [6] 2'00 $3\inst_ad_nxt[7:0] [0] }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4] $2\inst_ad_nxt[7:0] [1:0] }
      New ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1] }, B={ $3\inst_ad_nxt[7:0] [6] 2'00 }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4] $2\inst_ad_nxt[7:0] [1] }
      New connections: $2\inst_ad_nxt[7:0] [0] = $3\inst_ad_nxt[7:0] [0]
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 2 changes.

26.20.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.20.13. Executing OPT_RMDFF pass (remove dff with constant values).

26.20.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 8 unused wires.
<suppressed ~5 debug messages>

26.20.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.20.16. Rerunning OPT passes. (Maybe there is more to do..)

26.20.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~145 debug messages>

26.20.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.20.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.20.20. Executing OPT_RMDFF pass (remove dff with constant values).

26.20.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.20.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.20.23. Finished OPT passes. (There is nothing left to do.)

26.21. Executing TECHMAP pass (map to technology primitives).

26.21.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

26.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=17\Y_WIDTH=17 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=17\Y_WIDTH=17 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=5 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=17 for cells of type $lcu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=11 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=16 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using extmapper maccmap for cells of type $macc.
  add { \op1_xp [16] \op1 } * \op2_xp (17x9 bits, signed)
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=33 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=24 for cells of type $fa.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=24\B_WIDTH=24\Y_WIDTH=24 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=24 for cells of type $lcu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=15\Y_WIDTH=15 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=14\B_WIDTH=15\Y_WIDTH=15 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=13\B_WIDTH=1\Y_WIDTH=13 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=14\B_WIDTH=1\Y_WIDTH=14 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=15 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=13 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=14 for cells of type $lcu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=3 for cells of type $lcu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=9\S_WIDTH=9 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
No more expansions possible.
<suppressed ~5241 debug messages>

26.22. Executing OPT pass (performing simple optimizations).

26.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~338 debug messages>
Optimizing module omsp_clock_module.
<suppressed ~64 debug messages>
Optimizing module omsp_dbg.
<suppressed ~309 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~56 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~36 debug messages>
Optimizing module omsp_frontend.
<suppressed ~629 debug messages>
Optimizing module omsp_mem_backbone.
<suppressed ~513 debug messages>
Optimizing module omsp_multiplier.
<suppressed ~406 debug messages>
Optimizing module omsp_register_file.
<suppressed ~85 debug messages>
Optimizing module omsp_sfr.
<suppressed ~7 debug messages>
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
<suppressed ~105 debug messages>
Optimizing module openMSP430.

26.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
<suppressed ~189 debug messages>
Finding identical cells in module `\omsp_clock_module'.
<suppressed ~12 debug messages>
Finding identical cells in module `\omsp_dbg'.
<suppressed ~183 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~138 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
<suppressed ~81 debug messages>
Finding identical cells in module `\omsp_frontend'.
<suppressed ~14346 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
<suppressed ~1149 debug messages>
Finding identical cells in module `\omsp_multiplier'.
<suppressed ~243 debug messages>
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
<suppressed ~9 debug messages>
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 5450 cells.

26.22.3. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:496:simplemap_adff$31456 ($_DFF_PP0_) from module omsp_register_file.
Replaced 1 DFF cells.

26.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 754 unused cells and 2870 unused wires.
<suppressed ~765 debug messages>

26.22.5. Rerunning OPT passes. (Removed registers in this run.)

26.22.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
<suppressed ~3 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
<suppressed ~4 debug messages>
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.22.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.22.8. Executing OPT_RMDFF pass (remove dff with constant values).

26.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.22.10. Finished fast OPT passes.

26.23. Executing ABC pass (technology mapping using ABC).

26.23.1. Extracting gate netlist of module `\omsp_alu' to `<abc-temp-dir>/input.blif'..
Extracted 761 gates and 824 wires to a netlist network with 61 inputs and 37 outputs.

26.23.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       10
ABC RESULTS:            ANDNOT cells:       99
ABC RESULTS:              AOI3 cells:       81
ABC RESULTS:              AOI4 cells:        2
ABC RESULTS:               MUX cells:       59
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               NOR cells:       40
ABC RESULTS:               NOT cells:      102
ABC RESULTS:              OAI3 cells:       61
ABC RESULTS:                OR cells:       54
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              XNOR cells:       16
ABC RESULTS:               XOR cells:      104
ABC RESULTS:        internal signals:      726
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       37
Removing temp directory.

26.23.2. Extracting gate netlist of module `\omsp_clock_module' to `<abc-temp-dir>/input.blif'..
Extracted 125 gates and 184 wires to a netlist network with 57 inputs and 45 outputs.

26.23.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.23.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       17
ABC RESULTS:            ANDNOT cells:       29
ABC RESULTS:              AOI3 cells:        1
ABC RESULTS:               MUX cells:       13
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               NOR cells:        5
ABC RESULTS:               NOT cells:        4
ABC RESULTS:              OAI3 cells:        2
ABC RESULTS:                OR cells:       13
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:        4
ABC RESULTS:        internal signals:       82
ABC RESULTS:           input signals:       57
ABC RESULTS:          output signals:       45
Removing temp directory.

26.23.3. Extracting gate netlist of module `\omsp_dbg' to `<abc-temp-dir>/input.blif'..
Extracted 689 gates and 885 wires to a netlist network with 194 inputs and 110 outputs.

26.23.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.23.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       18
ABC RESULTS:            ANDNOT cells:      105
ABC RESULTS:              AOI3 cells:       48
ABC RESULTS:              AOI4 cells:       16
ABC RESULTS:               MUX cells:      114
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               NOR cells:       24
ABC RESULTS:               NOT cells:       41
ABC RESULTS:              OAI3 cells:       24
ABC RESULTS:              OAI4 cells:        4
ABC RESULTS:                OR cells:       76
ABC RESULTS:             ORNOT cells:       49
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               XOR cells:       44
ABC RESULTS:        internal signals:      581
ABC RESULTS:           input signals:      194
ABC RESULTS:          output signals:      110
Removing temp directory.

26.23.4. Extracting gate netlist of module `\omsp_dbg_i2c' to `<abc-temp-dir>/input.blif'..
Extracted 364 gates and 450 wires to a netlist network with 84 inputs and 54 outputs.

26.23.4.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.23.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:       56
ABC RESULTS:              AOI3 cells:        6
ABC RESULTS:              AOI4 cells:        3
ABC RESULTS:               MUX cells:       63
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               NOT cells:       46
ABC RESULTS:              OAI3 cells:       15
ABC RESULTS:              OAI4 cells:        8
ABC RESULTS:                OR cells:       47
ABC RESULTS:             ORNOT cells:       17
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        6
ABC RESULTS:        internal signals:      312
ABC RESULTS:           input signals:       84
ABC RESULTS:          output signals:       54
Removing temp directory.

26.23.5. Extracting gate netlist of module `\omsp_execution_unit' to `<abc-temp-dir>/input.blif'..
Extracted 390 gates and 584 wires to a netlist network with 192 inputs and 85 outputs.

26.23.5.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.23.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:       54
ABC RESULTS:              AOI3 cells:        6
ABC RESULTS:              AOI4 cells:        2
ABC RESULTS:               MUX cells:      202
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:       13
ABC RESULTS:               NOT cells:       14
ABC RESULTS:              OAI3 cells:       11
ABC RESULTS:              OAI4 cells:        5
ABC RESULTS:                OR cells:       19
ABC RESULTS:             ORNOT cells:       23
ABC RESULTS:        internal signals:      307
ABC RESULTS:           input signals:      192
ABC RESULTS:          output signals:       85
Removing temp directory.

26.23.6. Extracting gate netlist of module `\omsp_frontend' to `<abc-temp-dir>/input.blif'..
Extracted 1975 gates and 2159 wires to a netlist network with 182 inputs and 181 outputs.

26.23.6.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.23.6.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       20
ABC RESULTS:            ANDNOT cells:      235
ABC RESULTS:              AOI3 cells:      140
ABC RESULTS:              AOI4 cells:        5
ABC RESULTS:               MUX cells:      216
ABC RESULTS:              NAND cells:       45
ABC RESULTS:               NOR cells:       76
ABC RESULTS:               NOT cells:      117
ABC RESULTS:              OAI3 cells:       64
ABC RESULTS:              OAI4 cells:       11
ABC RESULTS:                OR cells:      492
ABC RESULTS:             ORNOT cells:       60
ABC RESULTS:              XNOR cells:       11
ABC RESULTS:               XOR cells:       34
ABC RESULTS:        internal signals:     1796
ABC RESULTS:           input signals:      182
ABC RESULTS:          output signals:      181
Removing temp directory.

26.23.7. Extracting gate netlist of module `\omsp_mem_backbone' to `<abc-temp-dir>/input.blif'..
Extracted 617 gates and 774 wires to a netlist network with 155 inputs and 152 outputs.

26.23.7.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.23.7.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       33
ABC RESULTS:              AOI3 cells:        9
ABC RESULTS:              AOI4 cells:        1
ABC RESULTS:               MUX cells:      186
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               NOR cells:       28
ABC RESULTS:               NOT cells:       20
ABC RESULTS:              OAI3 cells:       14
ABC RESULTS:                OR cells:       76
ABC RESULTS:             ORNOT cells:       14
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:       28
ABC RESULTS:        internal signals:      467
ABC RESULTS:           input signals:      155
ABC RESULTS:          output signals:      152
Removing temp directory.

26.23.8. Extracting gate netlist of module `\omsp_multiplier' to `<abc-temp-dir>/input.blif'..
Extracted 1610 gates and 1715 wires to a netlist network with 103 inputs and 85 outputs.

26.23.8.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.23.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       57
ABC RESULTS:            ANDNOT cells:      372
ABC RESULTS:              AOI3 cells:       97
ABC RESULTS:              AOI4 cells:       16
ABC RESULTS:               MUX cells:      166
ABC RESULTS:              NAND cells:       42
ABC RESULTS:               NOR cells:       69
ABC RESULTS:               NOT cells:       76
ABC RESULTS:              OAI3 cells:       70
ABC RESULTS:                OR cells:      105
ABC RESULTS:             ORNOT cells:       30
ABC RESULTS:              XNOR cells:       89
ABC RESULTS:               XOR cells:      290
ABC RESULTS:        internal signals:     1527
ABC RESULTS:           input signals:      103
ABC RESULTS:          output signals:       85
Removing temp directory.

26.23.9. Extracting gate netlist of module `\omsp_register_file' to `<abc-temp-dir>/input.blif'..
Extracted 1530 gates and 1858 wires to a netlist network with 326 inputs and 274 outputs.

26.23.9.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.23.9.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       31
ABC RESULTS:            ANDNOT cells:       71
ABC RESULTS:              AOI3 cells:      181
ABC RESULTS:              AOI4 cells:       25
ABC RESULTS:               MUX cells:      457
ABC RESULTS:              NAND cells:      199
ABC RESULTS:               NOR cells:       20
ABC RESULTS:               NOT cells:      117
ABC RESULTS:              OAI3 cells:      120
ABC RESULTS:              OAI4 cells:        7
ABC RESULTS:                OR cells:       23
ABC RESULTS:             ORNOT cells:       13
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               XOR cells:       14
ABC RESULTS:        internal signals:     1258
ABC RESULTS:           input signals:      326
ABC RESULTS:          output signals:      274
Removing temp directory.

26.23.10. Extracting gate netlist of module `\omsp_sfr' to `<abc-temp-dir>/input.blif'..
Extracted 70 gates and 107 wires to a netlist network with 36 inputs and 19 outputs.

26.23.10.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.23.10.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       13
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        6
ABC RESULTS:              OAI3 cells:        4
ABC RESULTS:              OAI4 cells:        1
ABC RESULTS:                OR cells:       24
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:        internal signals:       52
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       19
Removing temp directory.

26.23.11. Extracting gate netlist of module `\omsp_sync_cell' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

26.23.12. Extracting gate netlist of module `\omsp_sync_reset' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

26.23.13. Extracting gate netlist of module `\omsp_watchdog' to `<abc-temp-dir>/input.blif'..
Extracted 156 gates and 221 wires to a netlist network with 63 inputs and 36 outputs.

26.23.13.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.23.13.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        4
ABC RESULTS:            ANDNOT cells:       38
ABC RESULTS:              AOI3 cells:        2
ABC RESULTS:               MUX cells:       22
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               NOR cells:        5
ABC RESULTS:               NOT cells:       15
ABC RESULTS:              OAI3 cells:        3
ABC RESULTS:              OAI4 cells:        1
ABC RESULTS:                OR cells:       21
ABC RESULTS:             ORNOT cells:       10
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:       14
ABC RESULTS:        internal signals:      122
ABC RESULTS:           input signals:       63
ABC RESULTS:          output signals:       36
Removing temp directory.

26.23.14. Extracting gate netlist of module `\openMSP430' to `<abc-temp-dir>/input.blif'..
Extracted 64 gates and 144 wires to a netlist network with 80 inputs and 16 outputs.

26.23.14.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.23.14.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:       64
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       80
ABC RESULTS:          output signals:       16
Removing temp directory.

26.24. Executing OPT pass (performing simple optimizations).

26.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~19 debug messages>
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
<suppressed ~32 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~10 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~32 debug messages>
Optimizing module omsp_frontend.
<suppressed ~63 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
<suppressed ~57 debug messages>
Optimizing module omsp_register_file.
<suppressed ~15 debug messages>
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~9 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
<suppressed ~18 debug messages>
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 10 cells.

26.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

26.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 8 unused cells and 5346 unused wires.
<suppressed ~244 debug messages>

26.24.5. Finished fast OPT passes.

26.25. Executing HIERARCHY pass (managing design hierarchy).

26.25.1. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_clock_module
Used module:         \omsp_sync_cell
Used module:         \omsp_sync_reset
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_mem_backbone
Used module:     \omsp_multiplier
Used module:     \omsp_sfr
Used module:     \omsp_watchdog

26.25.2. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_clock_module
Used module:         \omsp_sync_cell
Used module:         \omsp_sync_reset
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_mem_backbone
Used module:     \omsp_multiplier
Used module:     \omsp_sfr
Used module:     \omsp_watchdog
Removed 0 unused modules.

26.26. Printing statistics.

=== omsp_alu ===

   Number of wires:                635
   Number of wire bits:            868
   Number of public wires:          31
   Number of public wire bits:     264
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                641
     $_ANDNOT_                      99
     $_AND_                         10
     $_AOI3_                        81
     $_AOI4_                         2
     $_MUX_                         59
     $_NAND_                        13
     $_NOR_                         40
     $_NOT_                        100
     $_OAI3_                        61
     $_ORNOT_                        2
     $_OR_                          54
     $_XNOR_                        16
     $_XOR_                        104

=== omsp_clock_module ===

   Number of wires:                152
   Number of wire bits:            378
   Number of public wires:          88
   Number of public wire bits:     296
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                131
     $_ANDNOT_                      29
     $_AND_                         17
     $_AOI3_                         1
     $_DFF_PP0_                     25
     $_DFF_PP1_                      1
     $_MUX_                         13
     $_NAND_                         5
     $_NOR_                          5
     $_NOT_                          4
     $_OAI3_                         2
     $_ORNOT_                        7
     $_OR_                          13
     $_XNOR_                         2
     $_XOR_                          4
     omsp_sync_cell                  2
     omsp_sync_reset                 1

=== omsp_dbg ===

   Number of wires:                574
   Number of wire bits:           1107
   Number of public wires:          88
   Number of public wire bits:     569
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                650
     $_ANDNOT_                     105
     $_AND_                         18
     $_AOI3_                        48
     $_AOI4_                        16
     $_DFF_PP0_                     67
     $_DFF_PP1_                      2
     $_MUX_                        114
     $_NAND_                        14
     $_NOR_                         24
     $_NOT_                         40
     $_OAI3_                        24
     $_OAI4_                         4
     $_ORNOT_                       49
     $_OR_                          76
     $_XNOR_                         4
     $_XOR_                         44
     omsp_dbg_i2c                    1

=== omsp_dbg_i2c ===

   Number of wires:                297
   Number of wire bits:            411
   Number of public wires:          39
   Number of public wire bits:     134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                348
     $_ANDNOT_                      55
     $_AND_                          3
     $_AOI3_                         6
     $_AOI4_                         3
     $_DFF_PP0_                     45
     $_DFF_PP1_                     10
     $_MUX_                         63
     $_NAND_                        15
     $_NOR_                          6
     $_NOT_                         46
     $_OAI3_                        15
     $_OAI4_                         8
     $_ORNOT_                       17
     $_OR_                          47
     $_XNOR_                         1
     $_XOR_                          6
     omsp_sync_cell                  2

=== omsp_execution_unit ===

   Number of wires:                341
   Number of wire bits:            740
   Number of public wires:          66
   Number of public wire bits:     435
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                392
     $_ANDNOT_                      54
     $_AND_                          6
     $_AOI3_                         6
     $_AOI4_                         2
     $_DFF_PP0_                     35
     $_MUX_                        202
     $_NAND_                         2
     $_NOR_                         13
     $_NOT_                         12
     $_OAI3_                        11
     $_OAI4_                         5
     $_ORNOT_                       23
     $_OR_                          19
     omsp_alu                        1
     omsp_register_file              1

=== omsp_frontend ===

   Number of wires:               1445
   Number of wire bits:           1968
   Number of public wires:          80
   Number of public wire bits:     525
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1646
     $_ANDNOT_                     235
     $_AND_                         20
     $_AOI3_                       140
     $_AOI4_                         5
     $_DFF_PP0_                    116
     $_DFF_PP1_                      9
     $_MUX_                        216
     $_NAND_                        45
     $_NOR_                         73
     $_NOT_                        115
     $_OAI3_                        64
     $_OAI4_                        11
     $_ORNOT_                       60
     $_OR_                         492
     $_XNOR_                        11
     $_XOR_                         34

=== omsp_mem_backbone ===

   Number of wires:                336
   Number of wire bits:            767
   Number of public wires:          67
   Number of public wire bits:     483
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                450
     $_ANDNOT_                      33
     $_AND_                          2
     $_AOI3_                         9
     $_AOI4_                         1
     $_DFF_PP0_                     38
     $_MUX_                        186
     $_NAND_                         5
     $_NOR_                         27
     $_NOT_                         20
     $_OAI3_                        14
     $_ORNOT_                       14
     $_OR_                          71
     $_XNOR_                         2
     $_XOR_                         28

=== omsp_multiplier ===

   Number of wires:               1442
   Number of wire bits:           1820
   Number of public wires:          41
   Number of public wire bits:     358
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1549
     $_ANDNOT_                     372
     $_AND_                         57
     $_AOI3_                        97
     $_AOI4_                        16
     $_DFF_PP0_                     70
     $_MUX_                        166
     $_NAND_                        42
     $_NOR_                         69
     $_NOT_                         76
     $_OAI3_                        70
     $_ORNOT_                       30
     $_OR_                         105
     $_XNOR_                        89
     $_XOR_                        290

=== omsp_register_file ===

   Number of wires:               1087
   Number of wire bits:           1757
   Number of public wires:          66
   Number of public wire bits:     518
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1512
     $_ANDNOT_                      71
     $_AND_                         31
     $_AOI3_                       181
     $_AOI4_                        25
     $_DFF_PP0_                    232
     $_MUX_                        457
     $_NAND_                       199
     $_NOR_                         20
     $_NOT_                        116
     $_OAI3_                       120
     $_OAI4_                         7
     $_ORNOT_                       13
     $_OR_                          23
     $_XNOR_                         3
     $_XOR_                         14

=== omsp_sfr ===

   Number of wires:                 89
   Number of wire bits:            348
   Number of public wires:          48
   Number of public wire bits:     307
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     $_ANDNOT_                      13
     $_DFF_PP0_                      1
     $_MUX_                          1
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          6
     $_OAI3_                         4
     $_OAI4_                         1
     $_ORNOT_                        6
     $_OR_                          24

=== omsp_sync_cell ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $_DFF_PP0_                      2

=== omsp_sync_reset ===

   Number of wires:                  4
   Number of wire bits:              5
   Number of public wires:           4
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $_DFF_PP1_                      2

=== omsp_watchdog ===

   Number of wires:                152
   Number of wire bits:            274
   Number of public wires:          38
   Number of public wire bits:     138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                172
     $_ANDNOT_                      38
     $_AND_                          4
     $_AOI3_                         2
     $_DFF_PP0_                     26
     $_MUX_                         22
     $_NAND_                         9
     $_NOR_                          5
     $_NOT_                         15
     $_OAI3_                         3
     $_OAI4_                         1
     $_ORNOT_                       10
     $_OR_                          21
     $_XNOR_                         2
     $_XOR_                         14

=== openMSP430 ===

   Number of wires:                178
   Number of wire bits:            798
   Number of public wires:         130
   Number of public wire bits:     750
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 72
     $_OR_                          64
     omsp_clock_module               1
     omsp_dbg                        1
     omsp_execution_unit             1
     omsp_frontend                   1
     omsp_mem_backbone               1
     omsp_multiplier                 1
     omsp_sfr                        1
     omsp_watchdog                   1

=== design hierarchy ===

   openMSP430                        1
     omsp_clock_module               1
       omsp_sync_cell                2
       omsp_sync_reset               1
     omsp_dbg                        1
       omsp_dbg_i2c                  1
         omsp_sync_cell              2
     omsp_execution_unit             1
       omsp_alu                      1
       omsp_register_file            1
     omsp_frontend                   1
     omsp_mem_backbone               1
     omsp_multiplier                 1
     omsp_sfr                        1
     omsp_watchdog                   1

   Number of wires:               6752
   Number of wire bits:          11265
   Number of public wires:         806
   Number of public wire bits:    4806
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7617
     $_ANDNOT_                    1104
     $_AND_                        168
     $_AOI3_                       571
     $_AOI4_                        70
     $_DFF_PP0_                    663
     $_DFF_PP1_                     24
     $_MUX_                       1499
     $_NAND_                       351
     $_NOR_                        284
     $_NOT_                        550
     $_OAI3_                       388
     $_OAI4_                        37
     $_ORNOT_                      231
     $_OR_                        1009
     $_XNOR_                       130
     $_XOR_                        538

26.27. Executing CHECK pass (checking for obvious problems).
checking module omsp_alu..
checking module omsp_clock_module..
checking module omsp_dbg..
checking module omsp_dbg_i2c..
checking module omsp_execution_unit..
checking module omsp_frontend..
checking module omsp_mem_backbone..
checking module omsp_multiplier..
checking module omsp_register_file..
checking module omsp_sfr..
checking module omsp_sync_cell..
checking module omsp_sync_reset..
checking module omsp_watchdog..
checking module openMSP430..
found and reported 0 problems.

27. Executing SPLITNETS pass (splitting up multi-bit signals).

28. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=96.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=96.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=176.00) is a direct match for cell type $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_NN1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_NP0_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_NP1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFFSR_NNN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_NNP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S(~S));
Mapping DFF cells in module `\omsp_alu':
Mapping DFF cells in module `\omsp_clock_module':
  mapped 25 $_DFF_PP0_ cells to \DFFSR cells.
  mapped 1 $_DFF_PP1_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_dbg':
  mapped 67 $_DFF_PP0_ cells to \DFFSR cells.
  mapped 2 $_DFF_PP1_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_dbg_i2c':
  mapped 45 $_DFF_PP0_ cells to \DFFSR cells.
  mapped 10 $_DFF_PP1_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_execution_unit':
  mapped 35 $_DFF_PP0_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_frontend':
  mapped 116 $_DFF_PP0_ cells to \DFFSR cells.
  mapped 9 $_DFF_PP1_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_mem_backbone':
  mapped 38 $_DFF_PP0_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_multiplier':
  mapped 70 $_DFF_PP0_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_register_file':
  mapped 232 $_DFF_PP0_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_sfr':
  mapped 1 $_DFF_PP0_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_sync_cell':
  mapped 2 $_DFF_PP0_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_sync_reset':
  mapped 2 $_DFF_PP1_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_watchdog':
  mapped 26 $_DFF_PP0_ cells to \DFFSR cells.
Mapping DFF cells in module `\openMSP430':

29. Executing OPT pass (performing simple optimizations).

29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
<suppressed ~24 debug messages>
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_dbg'.
<suppressed ~204 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~162 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
<suppressed ~102 debug messages>
Finding identical cells in module `\omsp_frontend'.
<suppressed ~372 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
<suppressed ~111 debug messages>
Finding identical cells in module `\omsp_multiplier'.
<suppressed ~207 debug messages>
Finding identical cells in module `\omsp_register_file'.
<suppressed ~693 debug messages>
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_sync_reset'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_watchdog'.
<suppressed ~72 debug messages>
Finding identical cells in module `\openMSP430'.
Removed a total of 644 cells.

29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

29.6. Executing OPT_RMDFF pass (remove dff with constant values).

29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 899 unused wires.
<suppressed ~240 debug messages>

29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

29.9. Finished OPT passes. (There is nothing left to do.)

30. Executing ABC pass (technology mapping using ABC).

30.1. Extracting gate netlist of module `\omsp_alu' to `<abc-temp-dir>/input.blif'..
Extracted 641 gates and 702 wires to a netlist network with 61 inputs and 37 outputs.

30.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.1.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       32
ABC RESULTS:           AOI21X1 cells:       86
ABC RESULTS:           AOI22X1 cells:       38
ABC RESULTS:             INVX1 cells:       43
ABC RESULTS:            MUX2X1 cells:        3
ABC RESULTS:           NAND2X1 cells:       82
ABC RESULTS:           NAND3X1 cells:       27
ABC RESULTS:            NOR2X1 cells:       65
ABC RESULTS:            NOR3X1 cells:        6
ABC RESULTS:           OAI21X1 cells:      118
ABC RESULTS:           OAI22X1 cells:        5
ABC RESULTS:             OR2X1 cells:       22
ABC RESULTS:           XNOR2X1 cells:       47
ABC RESULTS:            XOR2X1 cells:        9
ABC RESULTS:        internal signals:      604
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       37
Removing temp directory.

30.2. Extracting gate netlist of module `\omsp_clock_module' to `<abc-temp-dir>/input.blif'..
Extracted 103 gates and 160 wires to a netlist network with 57 inputs and 46 outputs.

30.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.2.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       30
ABC RESULTS:           AOI21X1 cells:        5
ABC RESULTS:             INVX1 cells:       18
ABC RESULTS:            MUX2X1 cells:        5
ABC RESULTS:           NAND2X1 cells:        9
ABC RESULTS:           NAND3X1 cells:        8
ABC RESULTS:            NOR2X1 cells:       17
ABC RESULTS:            NOR3X1 cells:        4
ABC RESULTS:           OAI21X1 cells:        4
ABC RESULTS:             OR2X1 cells:        2
ABC RESULTS:           XNOR2X1 cells:        3
ABC RESULTS:            XOR2X1 cells:        2
ABC RESULTS:        internal signals:       57
ABC RESULTS:           input signals:       57
ABC RESULTS:          output signals:       46
Removing temp directory.

30.3. Extracting gate netlist of module `\omsp_dbg' to `<abc-temp-dir>/input.blif'..
Extracted 581 gates and 776 wires to a netlist network with 195 inputs and 111 outputs.

30.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.3.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       28
ABC RESULTS:           AOI21X1 cells:       53
ABC RESULTS:           AOI22X1 cells:       41
ABC RESULTS:             INVX1 cells:       64
ABC RESULTS:            MUX2X1 cells:       15
ABC RESULTS:           NAND2X1 cells:      102
ABC RESULTS:           NAND3X1 cells:       31
ABC RESULTS:            NOR2X1 cells:       58
ABC RESULTS:            NOR3X1 cells:        7
ABC RESULTS:           OAI21X1 cells:       91
ABC RESULTS:             OR2X1 cells:       21
ABC RESULTS:           XNOR2X1 cells:       17
ABC RESULTS:            XOR2X1 cells:        7
ABC RESULTS:        internal signals:      470
ABC RESULTS:           input signals:      195
ABC RESULTS:          output signals:      111
Removing temp directory.

30.4. Extracting gate netlist of module `\omsp_dbg_i2c' to `<abc-temp-dir>/input.blif'..
Extracted 292 gates and 377 wires to a netlist network with 85 inputs and 55 outputs.

30.4.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.4.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:        8
ABC RESULTS:           AOI21X1 cells:       29
ABC RESULTS:           AOI22X1 cells:        3
ABC RESULTS:             INVX1 cells:       51
ABC RESULTS:            MUX2X1 cells:       16
ABC RESULTS:           NAND2X1 cells:       45
ABC RESULTS:           NAND3X1 cells:       14
ABC RESULTS:            NOR2X1 cells:       20
ABC RESULTS:            NOR3X1 cells:        5
ABC RESULTS:           OAI21X1 cells:       61
ABC RESULTS:             OR2X1 cells:        2
ABC RESULTS:           XNOR2X1 cells:        3
ABC RESULTS:            XOR2X1 cells:        2
ABC RESULTS:        internal signals:      237
ABC RESULTS:           input signals:       85
ABC RESULTS:          output signals:       55
Removing temp directory.

30.5. Extracting gate netlist of module `\omsp_execution_unit' to `<abc-temp-dir>/input.blif'..
Extracted 356 gates and 549 wires to a netlist network with 193 inputs and 86 outputs.

30.5.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.5.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:        4
ABC RESULTS:           AOI21X1 cells:       43
ABC RESULTS:           AOI22X1 cells:       18
ABC RESULTS:             INVX1 cells:       48
ABC RESULTS:            MUX2X1 cells:       65
ABC RESULTS:           NAND2X1 cells:       85
ABC RESULTS:           NAND3X1 cells:        6
ABC RESULTS:            NOR2X1 cells:       37
ABC RESULTS:            NOR3X1 cells:        2
ABC RESULTS:           OAI21X1 cells:      112
ABC RESULTS:             OR2X1 cells:       14
ABC RESULTS:        internal signals:      270
ABC RESULTS:           input signals:      193
ABC RESULTS:          output signals:       86
Removing temp directory.

30.6. Extracting gate netlist of module `\omsp_frontend' to `<abc-temp-dir>/input.blif'..
Extracted 1522 gates and 1705 wires to a netlist network with 183 inputs and 182 outputs.

30.6.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.6.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       32
ABC RESULTS:           AOI21X1 cells:       95
ABC RESULTS:           AOI22X1 cells:        5
ABC RESULTS:             INVX1 cells:      118
ABC RESULTS:            MUX2X1 cells:       11
ABC RESULTS:           NAND2X1 cells:      140
ABC RESULTS:           NAND3X1 cells:       53
ABC RESULTS:            NOR2X1 cells:      150
ABC RESULTS:            NOR3X1 cells:       11
ABC RESULTS:           OAI21X1 cells:      209
ABC RESULTS:           OAI22X1 cells:       37
ABC RESULTS:             OR2X1 cells:       43
ABC RESULTS:           XNOR2X1 cells:       13
ABC RESULTS:            XOR2X1 cells:        1
ABC RESULTS:        internal signals:     1340
ABC RESULTS:           input signals:      183
ABC RESULTS:          output signals:      182
Removing temp directory.

30.7. Extracting gate netlist of module `\omsp_mem_backbone' to `<abc-temp-dir>/input.blif'..
Extracted 413 gates and 569 wires to a netlist network with 156 inputs and 153 outputs.

30.7.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.7.2. Re-integrating ABC results.
ABC RESULTS:           AOI21X1 cells:        2
ABC RESULTS:             INVX1 cells:      103
ABC RESULTS:            MUX2X1 cells:      138
ABC RESULTS:           NAND2X1 cells:       54
ABC RESULTS:           NAND3X1 cells:        3
ABC RESULTS:            NOR2X1 cells:        6
ABC RESULTS:            NOR3X1 cells:        1
ABC RESULTS:           OAI21X1 cells:       51
ABC RESULTS:             OR2X1 cells:        2
ABC RESULTS:        internal signals:      260
ABC RESULTS:           input signals:      156
ABC RESULTS:          output signals:      153
Removing temp directory.

30.8. Extracting gate netlist of module `\omsp_multiplier' to `<abc-temp-dir>/input.blif'..
Extracted 1480 gates and 1584 wires to a netlist network with 104 inputs and 86 outputs.

30.8.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.8.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       62
ABC RESULTS:           AOI21X1 cells:      120
ABC RESULTS:           AOI22X1 cells:       19
ABC RESULTS:             INVX1 cells:      131
ABC RESULTS:            MUX2X1 cells:       23
ABC RESULTS:           NAND2X1 cells:      267
ABC RESULTS:           NAND3X1 cells:       37
ABC RESULTS:            NOR2X1 cells:      190
ABC RESULTS:            NOR3X1 cells:        2
ABC RESULTS:           OAI21X1 cells:      267
ABC RESULTS:           OAI22X1 cells:        7
ABC RESULTS:             OR2X1 cells:       42
ABC RESULTS:           XNOR2X1 cells:      194
ABC RESULTS:            XOR2X1 cells:      132
ABC RESULTS:        internal signals:     1394
ABC RESULTS:           input signals:      104
ABC RESULTS:          output signals:       86
Removing temp directory.

30.9. Extracting gate netlist of module `\omsp_register_file' to `<abc-temp-dir>/input.blif'..
Extracted 1281 gates and 1608 wires to a netlist network with 327 inputs and 275 outputs.

30.9.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.9.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       50
ABC RESULTS:           AOI21X1 cells:      100
ABC RESULTS:           AOI22X1 cells:      214
ABC RESULTS:             INVX1 cells:      141
ABC RESULTS:            MUX2X1 cells:        7
ABC RESULTS:           NAND2X1 cells:      169
ABC RESULTS:           NAND3X1 cells:       74
ABC RESULTS:            NOR2X1 cells:      119
ABC RESULTS:            NOR3X1 cells:        5
ABC RESULTS:           OAI21X1 cells:      470
ABC RESULTS:           OAI22X1 cells:       61
ABC RESULTS:             OR2X1 cells:        6
ABC RESULTS:           XNOR2X1 cells:        8
ABC RESULTS:            XOR2X1 cells:        5
ABC RESULTS:        internal signals:     1006
ABC RESULTS:           input signals:      327
ABC RESULTS:          output signals:      275
Removing temp directory.

30.10. Extracting gate netlist of module `\omsp_sfr' to `<abc-temp-dir>/input.blif'..
Extracted 60 gates and 97 wires to a netlist network with 37 inputs and 20 outputs.

30.10.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.10.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       14
ABC RESULTS:           AOI21X1 cells:        2
ABC RESULTS:             INVX1 cells:       14
ABC RESULTS:            MUX2X1 cells:        1
ABC RESULTS:           NAND2X1 cells:        5
ABC RESULTS:           NAND3X1 cells:        6
ABC RESULTS:            NOR2X1 cells:       12
ABC RESULTS:            NOR3X1 cells:        3
ABC RESULTS:           OAI22X1 cells:        5
ABC RESULTS:             OR2X1 cells:        2
ABC RESULTS:        internal signals:       40
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       20
Removing temp directory.

30.11. Extracting gate netlist of module `\omsp_sync_cell' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

30.11.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.11.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

30.12. Extracting gate netlist of module `\omsp_sync_reset' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

30.12.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.12.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

30.13. Extracting gate netlist of module `\omsp_watchdog' to `<abc-temp-dir>/input.blif'..
Extracted 148 gates and 213 wires to a netlist network with 65 inputs and 38 outputs.

30.13.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.13.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       16
ABC RESULTS:           AOI21X1 cells:        8
ABC RESULTS:           AOI22X1 cells:        2
ABC RESULTS:             INVX1 cells:       26
ABC RESULTS:            MUX2X1 cells:        5
ABC RESULTS:           NAND2X1 cells:       18
ABC RESULTS:           NAND3X1 cells:       17
ABC RESULTS:            NOR2X1 cells:       27
ABC RESULTS:            NOR3X1 cells:       19
ABC RESULTS:           OAI21X1 cells:       11
ABC RESULTS:           OAI22X1 cells:        1
ABC RESULTS:             OR2X1 cells:        4
ABC RESULTS:           XNOR2X1 cells:        9
ABC RESULTS:            XOR2X1 cells:        6
ABC RESULTS:        internal signals:      110
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       38
Removing temp directory.

30.14. Extracting gate netlist of module `\openMSP430' to `<abc-temp-dir>/input.blif'..
Extracted 64 gates and 144 wires to a netlist network with 80 inputs and 16 outputs.

30.14.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vinit-linux/Desktop/vsd_tcl_programming/synth_tcl/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.14.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:       16
ABC RESULTS:           NAND3X1 cells:       16
ABC RESULTS:            NOR2X1 cells:       32
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       80
ABC RESULTS:          output signals:       16
Removing temp directory.

31. Executing FLATTEN pass (flatten design).
Using template omsp_watchdog for cells of type omsp_watchdog.
Using template omsp_sfr for cells of type omsp_sfr.
Using template omsp_dbg for cells of type omsp_dbg.
Using template omsp_mem_backbone for cells of type omsp_mem_backbone.
Using template omsp_execution_unit for cells of type omsp_execution_unit.
Using template omsp_frontend for cells of type omsp_frontend.
Using template omsp_clock_module for cells of type omsp_clock_module.
Using template omsp_multiplier for cells of type omsp_multiplier.
Using template omsp_sync_reset for cells of type omsp_sync_reset.
Using template omsp_sync_cell for cells of type omsp_sync_cell.
Using template omsp_register_file for cells of type omsp_register_file.
Using template omsp_alu for cells of type omsp_alu.
Using template omsp_dbg_i2c for cells of type omsp_dbg_i2c.
<suppressed ~16 debug messages>
No more expansions possible.
Deleting now unused module omsp_alu.
Deleting now unused module omsp_clock_module.
Deleting now unused module omsp_dbg.
Deleting now unused module omsp_dbg_i2c.
Deleting now unused module omsp_execution_unit.
Deleting now unused module omsp_frontend.
Deleting now unused module omsp_mem_backbone.
Deleting now unused module omsp_multiplier.
Deleting now unused module omsp_register_file.
Deleting now unused module omsp_sfr.
Deleting now unused module omsp_sync_cell.
Deleting now unused module omsp_sync_reset.
Deleting now unused module omsp_watchdog.
Removed 13 unused cells and 11773 unused wires.

32. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port openMSP430.aclk using BUFX2.
Mapping port openMSP430.aclk_en using BUFX2.
Don't map input port openMSP430.cpu_en: Missing option -inpad.
Don't map input port openMSP430.dbg_en: Missing option -inpad.
Mapping port openMSP430.dbg_freeze using BUFX2.
Don't map input port openMSP430.dbg_i2c_addr_0_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_1_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_2_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_3_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_4_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_5_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_6_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_0_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_1_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_2_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_3_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_4_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_5_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_6_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_scl: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_sda_in: Missing option -inpad.
Mapping port openMSP430.dbg_i2c_sda_out using BUFX2.
Don't map input port openMSP430.dbg_uart_rxd: Missing option -inpad.
Mapping port openMSP430.dbg_uart_txd using BUFX2.
Don't map input port openMSP430.dco_clk: Missing option -inpad.
Mapping port openMSP430.dco_enable using BUFX2.
Mapping port openMSP430.dco_wkup using BUFX2.
Don't map input port openMSP430.dma_addr_10_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_11_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_12_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_13_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_14_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_15_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_1_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_2_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_3_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_4_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_5_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_6_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_7_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_8_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_9_: Missing option -inpad.
Don't map input port openMSP430.dma_din_0_: Missing option -inpad.
Don't map input port openMSP430.dma_din_10_: Missing option -inpad.
Don't map input port openMSP430.dma_din_11_: Missing option -inpad.
Don't map input port openMSP430.dma_din_12_: Missing option -inpad.
Don't map input port openMSP430.dma_din_13_: Missing option -inpad.
Don't map input port openMSP430.dma_din_14_: Missing option -inpad.
Don't map input port openMSP430.dma_din_15_: Missing option -inpad.
Don't map input port openMSP430.dma_din_1_: Missing option -inpad.
Don't map input port openMSP430.dma_din_2_: Missing option -inpad.
Don't map input port openMSP430.dma_din_3_: Missing option -inpad.
Don't map input port openMSP430.dma_din_4_: Missing option -inpad.
Don't map input port openMSP430.dma_din_5_: Missing option -inpad.
Don't map input port openMSP430.dma_din_6_: Missing option -inpad.
Don't map input port openMSP430.dma_din_7_: Missing option -inpad.
Don't map input port openMSP430.dma_din_8_: Missing option -inpad.
Don't map input port openMSP430.dma_din_9_: Missing option -inpad.
Mapping port openMSP430.dma_dout_0_ using BUFX2.
Mapping port openMSP430.dma_dout_10_ using BUFX2.
Mapping port openMSP430.dma_dout_11_ using BUFX2.
Mapping port openMSP430.dma_dout_12_ using BUFX2.
Mapping port openMSP430.dma_dout_13_ using BUFX2.
Mapping port openMSP430.dma_dout_14_ using BUFX2.
Mapping port openMSP430.dma_dout_15_ using BUFX2.
Mapping port openMSP430.dma_dout_1_ using BUFX2.
Mapping port openMSP430.dma_dout_2_ using BUFX2.
Mapping port openMSP430.dma_dout_3_ using BUFX2.
Mapping port openMSP430.dma_dout_4_ using BUFX2.
Mapping port openMSP430.dma_dout_5_ using BUFX2.
Mapping port openMSP430.dma_dout_6_ using BUFX2.
Mapping port openMSP430.dma_dout_7_ using BUFX2.
Mapping port openMSP430.dma_dout_8_ using BUFX2.
Mapping port openMSP430.dma_dout_9_ using BUFX2.
Don't map input port openMSP430.dma_en: Missing option -inpad.
Don't map input port openMSP430.dma_priority: Missing option -inpad.
Mapping port openMSP430.dma_ready using BUFX2.
Mapping port openMSP430.dma_resp using BUFX2.
Don't map input port openMSP430.dma_we_0_: Missing option -inpad.
Don't map input port openMSP430.dma_we_1_: Missing option -inpad.
Don't map input port openMSP430.dma_wkup: Missing option -inpad.
Mapping port openMSP430.dmem_addr_0_ using BUFX2.
Mapping port openMSP430.dmem_addr_10_ using BUFX2.
Mapping port openMSP430.dmem_addr_11_ using BUFX2.
Mapping port openMSP430.dmem_addr_12_ using BUFX2.
Mapping port openMSP430.dmem_addr_1_ using BUFX2.
Mapping port openMSP430.dmem_addr_2_ using BUFX2.
Mapping port openMSP430.dmem_addr_3_ using BUFX2.
Mapping port openMSP430.dmem_addr_4_ using BUFX2.
Mapping port openMSP430.dmem_addr_5_ using BUFX2.
Mapping port openMSP430.dmem_addr_6_ using BUFX2.
Mapping port openMSP430.dmem_addr_7_ using BUFX2.
Mapping port openMSP430.dmem_addr_8_ using BUFX2.
Mapping port openMSP430.dmem_addr_9_ using BUFX2.
Mapping port openMSP430.dmem_cen using BUFX2.
Mapping port openMSP430.dmem_din_0_ using BUFX2.
Mapping port openMSP430.dmem_din_10_ using BUFX2.
Mapping port openMSP430.dmem_din_11_ using BUFX2.
Mapping port openMSP430.dmem_din_12_ using BUFX2.
Mapping port openMSP430.dmem_din_13_ using BUFX2.
Mapping port openMSP430.dmem_din_14_ using BUFX2.
Mapping port openMSP430.dmem_din_15_ using BUFX2.
Mapping port openMSP430.dmem_din_1_ using BUFX2.
Mapping port openMSP430.dmem_din_2_ using BUFX2.
Mapping port openMSP430.dmem_din_3_ using BUFX2.
Mapping port openMSP430.dmem_din_4_ using BUFX2.
Mapping port openMSP430.dmem_din_5_ using BUFX2.
Mapping port openMSP430.dmem_din_6_ using BUFX2.
Mapping port openMSP430.dmem_din_7_ using BUFX2.
Mapping port openMSP430.dmem_din_8_ using BUFX2.
Mapping port openMSP430.dmem_din_9_ using BUFX2.
Don't map input port openMSP430.dmem_dout_0_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_10_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_11_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_12_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_13_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_14_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_15_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_1_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_2_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_3_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_4_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_5_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_6_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_7_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_8_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_9_: Missing option -inpad.
Mapping port openMSP430.dmem_wen_0_ using BUFX2.
Mapping port openMSP430.dmem_wen_1_ using BUFX2.
Don't map input port openMSP430.irq_0_: Missing option -inpad.
Don't map input port openMSP430.irq_10_: Missing option -inpad.
Don't map input port openMSP430.irq_11_: Missing option -inpad.
Don't map input port openMSP430.irq_12_: Missing option -inpad.
Don't map input port openMSP430.irq_13_: Missing option -inpad.
Don't map input port openMSP430.irq_1_: Missing option -inpad.
Don't map input port openMSP430.irq_2_: Missing option -inpad.
Don't map input port openMSP430.irq_3_: Missing option -inpad.
Don't map input port openMSP430.irq_4_: Missing option -inpad.
Don't map input port openMSP430.irq_5_: Missing option -inpad.
Don't map input port openMSP430.irq_6_: Missing option -inpad.
Don't map input port openMSP430.irq_7_: Missing option -inpad.
Don't map input port openMSP430.irq_8_: Missing option -inpad.
Don't map input port openMSP430.irq_9_: Missing option -inpad.
Mapping port openMSP430.irq_acc_0_ using BUFX2.
Mapping port openMSP430.irq_acc_10_ using BUFX2.
Mapping port openMSP430.irq_acc_11_ using BUFX2.
Mapping port openMSP430.irq_acc_12_ using BUFX2.
Mapping port openMSP430.irq_acc_13_ using BUFX2.
Mapping port openMSP430.irq_acc_1_ using BUFX2.
Mapping port openMSP430.irq_acc_2_ using BUFX2.
Mapping port openMSP430.irq_acc_3_ using BUFX2.
Mapping port openMSP430.irq_acc_4_ using BUFX2.
Mapping port openMSP430.irq_acc_5_ using BUFX2.
Mapping port openMSP430.irq_acc_6_ using BUFX2.
Mapping port openMSP430.irq_acc_7_ using BUFX2.
Mapping port openMSP430.irq_acc_8_ using BUFX2.
Mapping port openMSP430.irq_acc_9_ using BUFX2.
Don't map input port openMSP430.lfxt_clk: Missing option -inpad.
Mapping port openMSP430.lfxt_enable using BUFX2.
Mapping port openMSP430.lfxt_wkup using BUFX2.
Mapping port openMSP430.mclk using BUFX2.
Don't map input port openMSP430.nmi: Missing option -inpad.
Mapping port openMSP430.per_addr_0_ using BUFX2.
Mapping port openMSP430.per_addr_10_ using BUFX2.
Mapping port openMSP430.per_addr_11_ using BUFX2.
Mapping port openMSP430.per_addr_12_ using BUFX2.
Mapping port openMSP430.per_addr_13_ using BUFX2.
Mapping port openMSP430.per_addr_1_ using BUFX2.
Mapping port openMSP430.per_addr_2_ using BUFX2.
Mapping port openMSP430.per_addr_3_ using BUFX2.
Mapping port openMSP430.per_addr_4_ using BUFX2.
Mapping port openMSP430.per_addr_5_ using BUFX2.
Mapping port openMSP430.per_addr_6_ using BUFX2.
Mapping port openMSP430.per_addr_7_ using BUFX2.
Mapping port openMSP430.per_addr_8_ using BUFX2.
Mapping port openMSP430.per_addr_9_ using BUFX2.
Mapping port openMSP430.per_din_0_ using BUFX2.
Mapping port openMSP430.per_din_10_ using BUFX2.
Mapping port openMSP430.per_din_11_ using BUFX2.
Mapping port openMSP430.per_din_12_ using BUFX2.
Mapping port openMSP430.per_din_13_ using BUFX2.
Mapping port openMSP430.per_din_14_ using BUFX2.
Mapping port openMSP430.per_din_15_ using BUFX2.
Mapping port openMSP430.per_din_1_ using BUFX2.
Mapping port openMSP430.per_din_2_ using BUFX2.
Mapping port openMSP430.per_din_3_ using BUFX2.
Mapping port openMSP430.per_din_4_ using BUFX2.
Mapping port openMSP430.per_din_5_ using BUFX2.
Mapping port openMSP430.per_din_6_ using BUFX2.
Mapping port openMSP430.per_din_7_ using BUFX2.
Mapping port openMSP430.per_din_8_ using BUFX2.
Mapping port openMSP430.per_din_9_ using BUFX2.
Don't map input port openMSP430.per_dout_0_: Missing option -inpad.
Don't map input port openMSP430.per_dout_10_: Missing option -inpad.
Don't map input port openMSP430.per_dout_11_: Missing option -inpad.
Don't map input port openMSP430.per_dout_12_: Missing option -inpad.
Don't map input port openMSP430.per_dout_13_: Missing option -inpad.
Don't map input port openMSP430.per_dout_14_: Missing option -inpad.
Don't map input port openMSP430.per_dout_15_: Missing option -inpad.
Don't map input port openMSP430.per_dout_1_: Missing option -inpad.
Don't map input port openMSP430.per_dout_2_: Missing option -inpad.
Don't map input port openMSP430.per_dout_3_: Missing option -inpad.
Don't map input port openMSP430.per_dout_4_: Missing option -inpad.
Don't map input port openMSP430.per_dout_5_: Missing option -inpad.
Don't map input port openMSP430.per_dout_6_: Missing option -inpad.
Don't map input port openMSP430.per_dout_7_: Missing option -inpad.
Don't map input port openMSP430.per_dout_8_: Missing option -inpad.
Don't map input port openMSP430.per_dout_9_: Missing option -inpad.
Mapping port openMSP430.per_en using BUFX2.
Mapping port openMSP430.per_we_0_ using BUFX2.
Mapping port openMSP430.per_we_1_ using BUFX2.
Mapping port openMSP430.pmem_addr_0_ using BUFX2.
Mapping port openMSP430.pmem_addr_10_ using BUFX2.
Mapping port openMSP430.pmem_addr_11_ using BUFX2.
Mapping port openMSP430.pmem_addr_12_ using BUFX2.
Mapping port openMSP430.pmem_addr_13_ using BUFX2.
Mapping port openMSP430.pmem_addr_1_ using BUFX2.
Mapping port openMSP430.pmem_addr_2_ using BUFX2.
Mapping port openMSP430.pmem_addr_3_ using BUFX2.
Mapping port openMSP430.pmem_addr_4_ using BUFX2.
Mapping port openMSP430.pmem_addr_5_ using BUFX2.
Mapping port openMSP430.pmem_addr_6_ using BUFX2.
Mapping port openMSP430.pmem_addr_7_ using BUFX2.
Mapping port openMSP430.pmem_addr_8_ using BUFX2.
Mapping port openMSP430.pmem_addr_9_ using BUFX2.
Mapping port openMSP430.pmem_cen using BUFX2.
Mapping port openMSP430.pmem_din_0_ using BUFX2.
Mapping port openMSP430.pmem_din_10_ using BUFX2.
Mapping port openMSP430.pmem_din_11_ using BUFX2.
Mapping port openMSP430.pmem_din_12_ using BUFX2.
Mapping port openMSP430.pmem_din_13_ using BUFX2.
Mapping port openMSP430.pmem_din_14_ using BUFX2.
Mapping port openMSP430.pmem_din_15_ using BUFX2.
Mapping port openMSP430.pmem_din_1_ using BUFX2.
Mapping port openMSP430.pmem_din_2_ using BUFX2.
Mapping port openMSP430.pmem_din_3_ using BUFX2.
Mapping port openMSP430.pmem_din_4_ using BUFX2.
Mapping port openMSP430.pmem_din_5_ using BUFX2.
Mapping port openMSP430.pmem_din_6_ using BUFX2.
Mapping port openMSP430.pmem_din_7_ using BUFX2.
Mapping port openMSP430.pmem_din_8_ using BUFX2.
Mapping port openMSP430.pmem_din_9_ using BUFX2.
Don't map input port openMSP430.pmem_dout_0_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_10_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_11_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_12_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_13_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_14_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_15_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_1_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_2_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_3_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_4_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_5_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_6_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_7_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_8_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_9_: Missing option -inpad.
Mapping port openMSP430.pmem_wen_0_ using BUFX2.
Mapping port openMSP430.pmem_wen_1_ using BUFX2.
Mapping port openMSP430.puc_rst using BUFX2.
Don't map input port openMSP430.reset_n: Missing option -inpad.
Don't map input port openMSP430.scan_enable: Missing option -inpad.
Don't map input port openMSP430.scan_mode: Missing option -inpad.
Mapping port openMSP430.smclk using BUFX2.
Mapping port openMSP430.smclk_en using BUFX2.
Don't map input port openMSP430.wkup: Missing option -inpad.

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module openMSP430.

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

33.6. Executing OPT_RMDFF pass (remove dff with constant values).

33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 27 unused wires.
<suppressed ~1 debug messages>

33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module openMSP430.

33.9. Finished OPT passes. (There is nothing left to do.)

34. Executing Verilog backend.
Dumping module `\openMSP430'.

End of script. Logfile hash: 901dc51af6
CPU: user 11.61s system 0.08s, MEM: 78.48 MB total, 71.17 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 20% 30x opt_clean (2 sec), 16% 30x opt_expr (1 sec), ...
