Project Information                        d:\maxplus2\max2lib\lab4\out8_4.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/26/2010 23:22:00

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

out8_4    EP1810LC-20      36       8        0       8           16 %

User Pins:                 36       8        0  



Project Information                        d:\maxplus2\max2lib\lab4\out8_4.rpt

** PROJECT COMPILATION MESSAGES **

Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"


Project Information                        d:\maxplus2\max2lib\lab4\out8_4.rpt

** FILE HIERARCHY **



|out:1|
|out:22|
|out:21|
|out:20|
|out:19|
|out:18|
|out:17|
|out:16|


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_4.rpt
out8_4

***** Logic for device 'out8_4' compiled without errors.




Device: EP1810LC-20

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R  R  R  R  R                             
              E  E  E  E  E  E  E  E                             
              S  S  S  S  S  S  S  S                             
              E  E  E  E  E  E  E  E                             
              R  R  R  R  R  R  R  R                       O  O  
              V  V  V  V  V  V  V  V  G                    3  2  
              E  E  E  E  E  E  E  E  N  Q  Q  Q  Q  Q  Q  _  _  
              D  D  D  D  D  D  D  D  D  0  2  3  4  5  6  4  4  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
    O2_7 | 10                                                  60 | O1_4 
    O3_0 | 11                                                  59 | O1_5 
    O3_1 | 12                                                  58 | O1_6 
    O3_2 | 13                                                  57 | O2_0 
    O1_0 | 14                                                  56 | AB 
    O0_7 | 15                                                  55 | A0 
    O0_6 | 16                                                  54 | A1 
    O1_1 | 17                                                  53 | RD 
     VCC | 18                   EP1810LC-20                    52 | VCC 
    O1_2 | 19                                                  51 | O1_3 
    O0_5 | 20                                                  50 | O0_0 
    O0_4 | 21                                                  49 | O0_1 
    O0_3 | 22                                                  48 | O0_2 
    O2_2 | 23                                                  47 | O1_7 
    O2_3 | 24                                                  46 | O3_6 
    O2_5 | 25                                                  45 | O3_5 
    O2_6 | 26                                                  44 | O3_3 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  R  G  O  O  R  R  R  R  Q  Q  
              E  E  E  E  E  E  E  E  N  2  3  E  E  E  E  7  1  
              S  S  S  S  S  S  S  S  D  _  _  S  S  S  S        
              E  E  E  E  E  E  E  E     1  7  E  E  E  E        
              R  R  R  R  R  R  R  R           R  R  R  R        
              V  V  V  V  V  V  V  V           V  V  V  V        
              E  E  E  E  E  E  E  E           E  E  E  E        
              D  D  D  D  D  D  D  D           D  D  D  D        


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_4.rpt
out8_4

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   4/12( 33%) 
B:    LC13 - LC24     0/12(  0%)   4/12( 33%) 
C:    LC25 - LC36     2/12( 16%)   8/12( 66%) 
D:    LC37 - LC48     6/12( 50%)  12/12(100%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            28/48     ( 58%)
Total logic cells used:                          8/48     ( 16%)
Average fan-in:                                  8.00
Total fan-in:                                    64

Total input pins required:                      36
Total output pins required:                      8
Total bidirectional pins required:               0
Total logic cells required:                      8
Total flipflops required:                        0

Synthesized logic cells:                         0/  48   (  0%)



Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_4.rpt
out8_4

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    8    0  AB
  55      -   -       INPUT              0    0    8    0  A0
  54      -   -       INPUT              0    0    8    0  A1
  50      -   -       INPUT              0    0    1    0  O0_0
  49      -   -       INPUT              0    0    1    0  O0_1
  48      -   -       INPUT              0    0    1    0  O0_2
  22      -   -       INPUT              0    0    1    0  O0_3
  21      -   -       INPUT              0    0    1    0  O0_4
  20      -   -       INPUT              0    0    1    0  O0_5
  16      -   -       INPUT              0    0    1    0  O0_6
  15      -   -       INPUT              0    0    1    0  O0_7
  14      -   -       INPUT              0    0    1    0  O1_0
  17      -   -       INPUT              0    0    1    0  O1_1
  19      -   -       INPUT              0    0    1    0  O1_2
  51      -   -       INPUT              0    0    1    0  O1_3
  60   (40)  (D)      INPUT     g        0    0    1    0  O1_4
  59   (39)  (D)      INPUT     g        0    0    1    0  O1_5
  58   (38)  (D)      INPUT     g        0    0    1    0  O1_6
  47   (36)  (C)      INPUT     g        0    0    1    0  O1_7
  57   (37)  (D)      INPUT     g        0    0    1    0  O2_0
  36   (25)  (C)      INPUT              0    0    1    0  O2_1
  23   (13)  (B)      INPUT     g        0    0    1    0  O2_2
  24   (14)  (B)      INPUT     g        0    0    1    0  O2_3
  61   (41)  (D)      INPUT              0    0    1    0  O2_4
  25   (15)  (B)      INPUT     g        0    0    1    0  O2_5
  26   (16)  (B)      INPUT     g        0    0    1    0  O2_6
  10    (9)  (A)      INPUT     g        0    0    1    0  O2_7
  11   (10)  (A)      INPUT     g        0    0    1    0  O3_0
  12   (11)  (A)      INPUT     g        0    0    1    0  O3_1
  13   (12)  (A)      INPUT     g        0    0    1    0  O3_2
  44   (33)  (C)      INPUT     g        0    0    1    0  O3_3
  62   (42)  (D)      INPUT              0    0    1    0  O3_4
  45   (34)  (C)      INPUT     g        0    0    1    0  O3_5
  46   (35)  (C)      INPUT     g        0    0    1    0  O3_6
  37   (26)  (C)      INPUT              0    0    1    0  O3_7
  53      -   -       INPUT              0    0    8    0  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_4.rpt
out8_4

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  68     48    D        TRI              8    0    0    0  Q0
  43     32    C        TRI              8    0    0    0  Q1
  67     47    D        TRI              8    0    0    0  Q2
  66     46    D        TRI              8    0    0    0  Q3
  65     45    D        TRI              8    0    0    0  Q4
  64     44    D        TRI              8    0    0    0  Q5
  63     43    D        TRI              8    0    0    0  Q6
  42     31    C        TRI              8    0    0    0  Q7


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_4.rpt
out8_4

** LOGIC CELL INTERCONNECTIONS **

             Logic cells placed in LAB 'C'
        +--- LC32 Q1
        | +- LC31 Q7
        | | 
        | |   Other LABs fed by signals
        | |   that feed LAB 'C'
LC      | | 
LC32 -> - - | <-- Q1
LC31 -> - - | <-- Q7

Pin
56   -> @ @ | <-- AB
55   -> @ @ | <-- A0
54   -> @ @ | <-- A1
50   -> - - | <-- O0_0
49   -> @ - | <-- O0_1
48   -> - - | <-- O0_2
22   -> - - | <-- O0_3
21   -> - - | <-- O0_4
20   -> - - | <-- O0_5
16   -> - - | <-- O0_6
15   -> - @ | <-- O0_7
14   -> - - | <-- O1_0
17   -> @ - | <-- O1_1
19   -> - - | <-- O1_2
51   -> - - | <-- O1_3
47   -> - * | <-- O1_7
36   -> * - | <-- O2_1
10   -> - * | <-- O2_7
12   -> * - | <-- O3_1
37   -> - * | <-- O3_7
53   -> @ @ | <-- RD


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_4.rpt
out8_4

** LOGIC CELL INTERCONNECTIONS **

                     Logic cells placed in LAB 'D'
        +----------- LC48 Q0
        | +--------- LC47 Q2
        | | +------- LC46 Q3
        | | | +----- LC45 Q4
        | | | | +--- LC44 Q5
        | | | | | +- LC43 Q6
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'D'
LC      | | | | | | 
LC48 -> - - - - - - | <-- Q0
LC47 -> - - - - - - | <-- Q2
LC46 -> - - - - - - | <-- Q3
LC45 -> - - - - - - | <-- Q4
LC44 -> - - - - - - | <-- Q5
LC43 -> - - - - - - | <-- Q6

Pin
56   -> @ @ @ @ @ @ | <-- AB
55   -> @ @ @ @ @ @ | <-- A0
54   -> @ @ @ @ @ @ | <-- A1
50   -> @ - - - - - | <-- O0_0
49   -> - - - - - - | <-- O0_1
48   -> - @ - - - - | <-- O0_2
22   -> - - @ - - - | <-- O0_3
21   -> - - - @ - - | <-- O0_4
20   -> - - - - @ - | <-- O0_5
16   -> - - - - - @ | <-- O0_6
15   -> - - - - - - | <-- O0_7
14   -> @ - - - - - | <-- O1_0
17   -> - - - - - - | <-- O1_1
19   -> - @ - - - - | <-- O1_2
51   -> - - @ - - - | <-- O1_3
60   -> - - - * - - | <-- O1_4
59   -> - - - - * - | <-- O1_5
58   -> - - - - - * | <-- O1_6
57   -> * - - - - - | <-- O2_0
23   -> - * - - - - | <-- O2_2
24   -> - - * - - - | <-- O2_3
61   -> - - - * - - | <-- O2_4
25   -> - - - - * - | <-- O2_5
26   -> - - - - - * | <-- O2_6
11   -> * - - - - - | <-- O3_0
13   -> - * - - - - | <-- O3_2
44   -> - - * - - - | <-- O3_3
62   -> - - - * - - | <-- O3_4
45   -> - - - - * - | <-- O3_5
46   -> - - - - - * | <-- O3_6
53   -> @ @ @ @ @ @ | <-- RD


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_4.rpt
out8_4

** EQUATIONS **

AB       : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_0     : INPUT;
O0_1     : INPUT;
O0_2     : INPUT;
O0_3     : INPUT;
O0_4     : INPUT;
O0_5     : INPUT;
O0_6     : INPUT;
O0_7     : INPUT;
O1_0     : INPUT;
O1_1     : INPUT;
O1_2     : INPUT;
O1_3     : INPUT;
O1_4     : INPUT;
O1_5     : INPUT;
O1_6     : INPUT;
O1_7     : INPUT;
O2_0     : INPUT;
O2_1     : INPUT;
O2_2     : INPUT;
O2_3     : INPUT;
O2_4     : INPUT;
O2_5     : INPUT;
O2_6     : INPUT;
O2_7     : INPUT;
O3_0     : INPUT;
O3_1     : INPUT;
O3_2     : INPUT;
O3_3     : INPUT;
O3_4     : INPUT;
O3_5     : INPUT;
O3_6     : INPUT;
O3_7     : INPUT;
RD       : INPUT;

-- Node name is 'Q0' 
-- Equation name is 'Q0', location is LC048, type is output.
Q0       = TRI(_LC048,  _EQ001);
_LC048   = LCELL( _EQ002);
  _EQ002 =  A0 &  A1 &  O3_0
         #  A0 & !A1 &  O1_0
         # !A0 &  A1 &  O2_0
         # !A0 & !A1 &  O0_0;
  _EQ001 =  AB &  RD;

-- Node name is 'Q1' 
-- Equation name is 'Q1', location is LC032, type is output.
Q1       = TRI(_LC032,  _EQ003);
_LC032   = LCELL( _EQ004);
  _EQ004 =  A0 &  A1 &  O3_1
         #  A0 & !A1 &  O1_1
         # !A0 &  A1 &  O2_1
         # !A0 & !A1 &  O0_1;
  _EQ003 =  AB &  RD;

-- Node name is 'Q2' 
-- Equation name is 'Q2', location is LC047, type is output.
Q2       = TRI(_LC047,  _EQ005);
_LC047   = LCELL( _EQ006);
  _EQ006 =  A0 &  A1 &  O3_2
         #  A0 & !A1 &  O1_2
         # !A0 &  A1 &  O2_2
         # !A0 & !A1 &  O0_2;
  _EQ005 =  AB &  RD;

-- Node name is 'Q3' 
-- Equation name is 'Q3', location is LC046, type is output.
Q3       = TRI(_LC046,  _EQ007);
_LC046   = LCELL( _EQ008);
  _EQ008 =  A0 &  A1 &  O3_3
         #  A0 & !A1 &  O1_3
         # !A0 &  A1 &  O2_3
         # !A0 & !A1 &  O0_3;
  _EQ007 =  AB &  RD;

-- Node name is 'Q4' 
-- Equation name is 'Q4', location is LC045, type is output.
Q4       = TRI(_LC045,  _EQ009);
_LC045   = LCELL( _EQ010);
  _EQ010 =  A0 &  A1 &  O3_4
         #  A0 & !A1 &  O1_4
         # !A0 &  A1 &  O2_4
         # !A0 & !A1 &  O0_4;
  _EQ009 =  AB &  RD;

-- Node name is 'Q5' 
-- Equation name is 'Q5', location is LC044, type is output.
Q5       = TRI(_LC044,  _EQ011);
_LC044   = LCELL( _EQ012);
  _EQ012 =  A0 &  A1 &  O3_5
         #  A0 & !A1 &  O1_5
         # !A0 &  A1 &  O2_5
         # !A0 & !A1 &  O0_5;
  _EQ011 =  AB &  RD;

-- Node name is 'Q6' 
-- Equation name is 'Q6', location is LC043, type is output.
Q6       = TRI(_LC043,  _EQ013);
_LC043   = LCELL( _EQ014);
  _EQ014 =  A0 &  A1 &  O3_6
         #  A0 & !A1 &  O1_6
         # !A0 &  A1 &  O2_6
         # !A0 & !A1 &  O0_6;
  _EQ013 =  AB &  RD;

-- Node name is 'Q7' 
-- Equation name is 'Q7', location is LC031, type is output.
Q7       = TRI(_LC031,  _EQ015);
_LC031   = LCELL( _EQ016);
  _EQ016 =  A0 &  A1 &  O3_7
         #  A0 & !A1 &  O1_7
         # !A0 &  A1 &  O2_7
         # !A0 & !A1 &  O0_7;
  _EQ015 =  AB &  RD;



Project Information                        d:\maxplus2\max2lib\lab4\out8_4.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 11,180K
