head	1.3;
access;
symbols
	binutils-2_24-branch:1.3.0.10
	binutils-2_24-branchpoint:1.3
	binutils-2_21_1:1.3
	binutils-2_23_2:1.3
	binutils-2_23_1:1.3
	binutils-2_23:1.3
	binutils-2_23-branch:1.3.0.8
	binutils-2_23-branchpoint:1.3
	binutils-2_22_branch:1.3.0.6
	binutils-2_22:1.3
	binutils-2_22-branch:1.3.0.4
	binutils-2_22-branchpoint:1.3
	binutils-2_21:1.3
	binutils-2_21-branch:1.3.0.2
	binutils-2_21-branchpoint:1.3
	binutils_latest_snapshot:1.3;
locks; strict;
comment	@# @;


1.3
date	2010.02.12.20.15.13;	author dgutson;	state Exp;
branches;
next	1.2;

1.2
date	2009.12.17.09.52.17;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	2009.12.14.16.38.23;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.3
log
@	gas/
	* config/tc-arm.c (asm_opcode): operands type
	change.
	(BAD_PC_ADDRESSING): New macro message.
	(BAD_PC_WRITEBACK): Likewise.
	(MIX_ARM_THUMB_OPERANDS): New macro.
	(operand_parse_code): Added enum values.
	(parse_operands): Added thumb/arm distinction,
	plus new enum values handling.
	(encode_arm_addr_mode_2): Validations enhanced.
	(encode_arm_addr_mode_3): Likewise.
	(do_rm_rd_rn): Likewise.
	(encode_thumb32_addr_mode): Likewise.
	(do_t_ldrex): Likewise.
	(do_t_ldst): Likewise.
	(do_t_strex): Likewise.
	(md_assemble): Call parse_operands with
	a new parameter.
	(OPS_1): New macro.
	(OPS_2): Likewise.
	(OPS_3): Likewise.
	(OPS_4): Likewise.
	(OPS_5): Likewise.
	(OPS_6): Likewise.
	(insns): Updated insns operands.

	gas/testsuite/
	* gas/arm/sp-pc-validations-bad.d: New testcase.
	* gas/arm/sp-pc-validations-bad.l: New file.
	* gas/arm/sp-pc-validations-bad.s: New file.
	* gas/arm/sp-pc-validations-bad-t.d: New testcase.
	* gas/arm/sp-pc-validations-bad-t.l: New file.
	* gas/arm/sp-pc-validations-bad-t.s: New file.
	* gas/arm/sp-pc-usage-t.d: Removed invalid insns.
	* gas/arm/sp-pc-usage-t.s: Likewise.
	* gas/arm/unpredictable.d: Likewise.
	* gas/arm/unpredictable.s: Likewise.
	* gas/arm/thumb2_bcond.d: Added test.
	* gas/arm/thumb2_bcond.s: Likewise.
@
text
@# name: Upredictable Instructions
# objdump: -D --prefix-addresses --show-raw-insn

.*: +file format .*arm.*

Disassembly of section .text:
0+000 <[^>]+> [^<]+<UNPREDICTABLE>
0+004 <[^>]+> [^<]+<UNPREDICTABLE>
0+008 <[^>]+> [^<]+<UNPREDICTABLE>
0+00c <[^>]+> [^<]+<UNPREDICTABLE>
0+010 <[^>]+> [^<]+<UNPREDICTABLE>
0+014 <[^>]+> [^<]+<UNPREDICTABLE>
0+018 <[^>]+> [^<]+<UNPREDICTABLE>
0+01c <[^>]+> [^<]+<UNPREDICTABLE>
0+020 <[^>]+> [^<]+<UNPREDICTABLE>
0+024 <[^>]+> [^<]+<UNPREDICTABLE>
0+028 <[^>]+> [^<]+<UNPREDICTABLE>
0+02c <[^>]+> [^<]+<UNPREDICTABLE>
0+030 <[^>]+> [^<]+<UNPREDICTABLE>
0+034 <[^>]+> [^<]+<UNPREDICTABLE>
0+038 <[^>]+> [^<]+<UNPREDICTABLE>
0+03c <[^>]+> [^<]+<UNPREDICTABLE>
0+040 <[^>]+> [^<]+<UNPREDICTABLE>
0+044 <[^>]+> [^<]+<UNPREDICTABLE>
0+048 <[^>]+> [^<]+<UNPREDICTABLE>
0+04c <[^>]+> [^<]+<UNPREDICTABLE>
0+050 <[^>]+> [^<]+<UNPREDICTABLE>
0+054 <[^>]+> [^<]+<UNPREDICTABLE>
0+058 <[^>]+> [^<]+<UNPREDICTABLE>
0+05c <[^>]+> [^<]+<UNPREDICTABLE>
0+060 <[^>]+> [^<]+<UNPREDICTABLE>
0+064 <[^>]+> [^<]+<UNPREDICTABLE>
0+068 <[^>]+> [^<]+<UNPREDICTABLE>
0+06c <[^>]+> [^<]+<UNPREDICTABLE>
0+070 <[^>]+> [^<]+<UNPREDICTABLE>
0+074 <[^>]+> [^<]+<UNPREDICTABLE>
0+078 <[^>]+> [^<]+<UNPREDICTABLE>
0+07c <[^>]+> [^<]+<UNPREDICTABLE>
0+080 <[^>]+> [^<]+<UNPREDICTABLE>
0+084 <[^>]+> [^<]+<UNPREDICTABLE>
0+088 <[^>]+> [^<]+<UNPREDICTABLE>
0+08c <[^>]+> [^<]+<UNPREDICTABLE>
0+090 <[^>]+> [^<]+<UNPREDICTABLE>
0+094 <[^>]+> [^<]+<UNPREDICTABLE>
0+098 <[^>]+> [^<]+<UNPREDICTABLE>
0+09c <[^>]+> [^<]+<UNPREDICTABLE>
0+0a0 <[^>]+> [^<]+<UNPREDICTABLE>
0+0a4 <[^>]+> [^<]+<UNPREDICTABLE>
0+0a8 <[^>]+> [^<]+<UNPREDICTABLE>
0+0ac <[^>]+> [^<]+<UNPREDICTABLE>
0+0b0 <[^>]+> [^<]+<UNPREDICTABLE>
0+0b4 <[^>]+> [^<]+<UNPREDICTABLE>
0+0b8 <[^>]+> [^<]+<UNPREDICTABLE>
0+0bc <[^>]+> [^<]+<UNPREDICTABLE>
0+0c0 <[^>]+> [^<]+<UNPREDICTABLE>
0+0c4 <[^>]+> [^<]+<UNPREDICTABLE>
0+0c8 <[^>]+> [^<]+<UNPREDICTABLE>
0+0cc <[^>]+> [^<]+<UNPREDICTABLE>
0+0d0 <[^>]+> [^<]+<UNPREDICTABLE>
0+0d4 <[^>]+> [^<]+<UNPREDICTABLE>
0+0d8 <[^>]+> [^<]+<UNPREDICTABLE>
0+0dc <[^>]+> [^<]+<UNPREDICTABLE>
0+0e0 <[^>]+> [^<]+<UNPREDICTABLE>
0+0e4 <[^>]+> [^<]+<UNPREDICTABLE>
0+0e8 <[^>]+> [^<]+<UNPREDICTABLE>
0+0ec <[^>]+> [^<]+<UNPREDICTABLE>
0+0f0 <[^>]+> [^<]+<UNPREDICTABLE>
0+0f4 <[^>]+> [^<]+<UNPREDICTABLE>
0+0f8 <[^>]+> [^<]+<UNPREDICTABLE>
0+0fc <[^>]+> [^<]+<UNPREDICTABLE>
0+100 <[^>]+> [^<]+<UNPREDICTABLE>
0+104 <[^>]+> [^<]+<UNPREDICTABLE>
0+108 <[^>]+> e1a00000[ 	]+nop[ 	]+; \(mov r0, r0\)
#pass
@


1.2
log
@        PR binutils/10924
        * config/tc-arm.c (do_ldstv4): Do not allow r15 as the destination
        register.
        (do_mrs): Likewise.
        (do_mul): Likewise.

        * arm-dis.c: Add support for %<>ru and %<>rU formats to enforce
        unique register numbers.  Extend support for %<>R format to
        thumb32 and coprocessor instructions.

        * gas/arm/unpredictable.s: Add more unpredictable instructions.
        * gas/arm/unpredictable.d: Add expected disassemblies.
@
text
@d73 1
a73 3
0+108 <[^>]+> [^<]+<UNPREDICTABLE>
0+10c <[^>]+> [^<]+<UNPREDICTABLE>
0+110 <[^>]+> e1a00000[ 	]+nop[ 	]+; \(mov r0, r0\)
@


1.1
log
@        PR binutils/10924
        * arm-dis.c (arm_opcodes): Specify %R in cases where using r15
        results in unpredictable behaviour.
        (print_insn_arm): Handle %R.

        * gas/arm/unpredictable.s: New test case - checks the disassembly
        of instructions with unpredictable behaviour.
        * gas/arm/unpredictable.d: New file - expected disassembly.
@
text
@d67 9
a76 1

@

