
Circuit 1 cell sky130_fd_pr__nfet_01v8_lvt and Circuit 2 cell sky130_fd_pr__nfet_01v8_lvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8_lvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8_lvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8_lvt     |Circuit 2: sky130_fd_pr__nfet_01v8_lvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8_lvt and sky130_fd_pr__nfet_01v8_lvt are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8_lvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_lvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_lvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_lvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_lvt     |Circuit 2: sky130_fd_pr__pfet_01v8_lvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_lvt and sky130_fd_pr__pfet_01v8_lvt are equivalent.

Circuit 1 cell sky130_fd_pr__cap_mim_m3_1 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_1 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__cap_mim_m3_1      |Circuit 2: sky130_fd_pr__cap_mim_m3_1      
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__cap_mim_m3_1 and sky130_fd_pr__cap_mim_m3_1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_6LX62X in circuit not (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_4QFWD3 in circuit not (0)(1 instance)

Subcircuit summary:
Circuit 1: not                             |Circuit 2: not                             
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8_lvt (1)            |sky130_fd_pr__nfet_01v8_lvt (1)            
sky130_fd_pr__pfet_01v8_lvt (1)            |sky130_fd_pr__pfet_01v8_lvt (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: not                             |Circuit 2: not                             
-------------------------------------------|-------------------------------------------
out                                        |out                                        
in                                         |in                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes not and not are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_ER7S26 in circuit switch (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_4833E6 in circuit switch (0)(1 instance)

Class switch (0):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: switch                          |Circuit 2: switch                          
-------------------------------------------|-------------------------------------------
not (1)                                    |not (1)                                    
sky130_fd_pr__pfet_01v8_lvt (5->1)         |sky130_fd_pr__pfet_01v8_lvt (1)            
sky130_fd_pr__nfet_01v8_lvt (5->1)         |sky130_fd_pr__nfet_01v8_lvt (1)            
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: switch                          |Circuit 2: switch                          
-------------------------------------------|-------------------------------------------
out                                        |out                                        
VDD                                        |VDD                                        
toggle                                     |toggle                                     
VSS                                        |VSS                                        
in                                         |in                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes switch and switch are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_T4BG7Y in circuit curr_mir (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_B5Z988 in circuit curr_mir (0)(1 instance)

Subcircuit summary:
Circuit 1: curr_mir                        |Circuit 2: curr_mir                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8_lvt (2)            |sky130_fd_pr__nfet_01v8_lvt (2)            
sky130_fd_pr__pfet_01v8_lvt (1)            |sky130_fd_pr__pfet_01v8_lvt (1)            
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: curr_mir                        |Circuit 2: curr_mir                        
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
Ib                                         |Ib                                         
Vtune                                      |Vtune                                      
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes curr_mir and curr_mir are equivalent.

Circuit 2 cell opamp is a black box; will not flatten Circuit 1
Warning: Equate pins:  cell opamp is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: opamp                           |Circuit 2: opamp                           
-------------------------------------------|-------------------------------------------
(no matching pin)                          |1                                          
(no matching pin)                          |2                                          
(no matching pin)                          |3                                          
(no matching pin)                          |4                                          
(no matching pin)                          |5                                          
(no matching pin)                          |6                                          
opbias                                     |(no matching pin)                          
inp                                        |(no matching pin)                          
inn                                        |(no matching pin)                          
VDD                                        |(no matching pin)                          
out                                        |(no matching pin)                          
VSS                                        |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes opamp and opamp are equivalent.

Circuit 1 cell sky130_fd_pr__res_xhigh_po_0p69 and Circuit 2 cell sky130_fd_pr__res_xhigh_po_0p69 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p69 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p69 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_xhigh_po_0p69 |Circuit 2: sky130_fd_pr__res_xhigh_po_0p69 
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_xhigh_po_0p69 and sky130_fd_pr__res_xhigh_po_0p69 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__pfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_g5v0d10v5    |Circuit 2: sky130_fd_pr__pfet_g5v0d10v5    
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_g5v0d10v5 and sky130_fd_pr__pfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__nfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_g5v0d10v5    |Circuit 2: sky130_fd_pr__nfet_g5v0d10v5    
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_g5v0d10v5 and sky130_fd_pr__nfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__res_high_po and Circuit 2 cell sky130_fd_pr__res_high_po are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_high_po       |Circuit 2: sky130_fd_pr__res_high_po       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_high_po and sky130_fd_pr__res_high_po are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_79GNHJ in circuit diffamp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_RM6ABE in circuit diffamp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_9U978C in circuit diffamp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_RM3WAQ in circuit diffamp (0)(2 instances)

Class diffamp (0):  Merged 77 parallel devices.
Subcircuit summary:
Circuit 1: diffamp                         |Circuit 2: diffamp                         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_lvt (12->4)        |sky130_fd_pr__pfet_01v8_lvt (4)            
sky130_fd_pr__nfet_01v8_lvt (72->3)        |sky130_fd_pr__nfet_01v8_lvt (3)            
Number of devices: 7                       |Number of devices: 7                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: diffamp                         |Circuit 2: diffamp                         
-------------------------------------------|-------------------------------------------
PIX                                        |PIX                                        
REF                                        |REF                                        
GM_BIAS                                    |GM_BIAS                                    
VDD                                        |VDD                                        
VSS                                        |VSS                                        
OUT                                        |OUT                                        
PCAS                                       |PCAS                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes diffamp and diffamp are equivalent.
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_3HBNLG in circuit integrator (0)(4 instances)

Subcircuit summary:
Circuit 1: integrator                      |Circuit 2: integrator                      
-------------------------------------------|-------------------------------------------
switch (7)                                 |switch (7)                                 
curr_mir (1)                               |curr_mir (1)                               
opamp (1)                                  |opamp (1)                                  
not (1)                                    |not (1)                                    
sky130_fd_pr__cap_mim_m3_1 (4)             |sky130_fd_pr__cap_mim_m3_1 (4)             
Number of devices: 14                      |Number of devices: 14                      
Number of nets: 24                         |Number of nets: 24                         
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: integrator                      |Circuit 2: integrator                      

---------------------------------------------------------------------------------------
Net: intout                                |Net: intout                                
  opamp/out = 1                            |  opamp/4 = 1                              
  switch/out = 1                           |  switch/out = 1                           
  sky130_fd_pr__cap_mim_m3_1/2 = 4         |  sky130_fd_pr__cap_mim_m3_1/2 = 4         
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: VDD                                   |Net: VDD                                   
  switch/VDD = 7                           |  switch/VDD = 7                           
  curr_mir/VDD = 1                         |  curr_mir/VDD = 1                         
  opamp/VDD = 1                            |  opamp/6 = 1                              
  not/VDD = 1                              |  not/VDD = 1                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: VSS                                   |Net: VSS                                   
  switch/VSS = 7                           |  switch/VSS = 7                           
  curr_mir/VSS = 1                         |  curr_mir/VSS = 1                         
  opamp/inp = 1                            |  opamp/2 = 1                              
  opamp/VSS = 1                            |  opamp/5 = 1                              
  switch/out = 1                           |  switch/out = 1                           
  not/VSS = 1                              |  not/VSS = 1                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: dummy_24                              |Net: dummy_24                              
  opamp/proxy6 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: dummy_23                              |Net: dummy_23                              
  opamp/proxy5 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: dummy_22                              |Net: dummy_22                              
  opamp/proxy4 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: dummy_21                              |Net: dummy_21                              
  opamp/proxy3 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: dummy_20                              |Net: dummy_20                              
  opamp/proxy2 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: dummy_19                              |Net: dummy_19                              
  opamp/proxy1 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: opbias                                |Net: opbias                                
  opamp/opbias = 1                         |  opamp/1 = 1                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: x9/in                                 |Net: net1                                  
  switch/in = 5                            |  switch/in = 5                            
  switch/out = 1                           |  switch/out = 1                           
  opamp/inn = 1                            |  opamp/3 = 1                              
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: integrator                      |Circuit 2: integrator                      

---------------------------------------------------------------------------------------
Instance: opamp:x4                         |Instance: opamp:4                          
  opbias = 1                               |  proxyopbias = 1                          
  inp = 12                                 |  proxyinp = 1                             
  inn = 7                                  |  proxyinn = 1                             
  VDD = 10                                 |  proxyVDD = 1                             
  out = 6                                  |  proxyout = 1                             
  VSS = 12                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 1                                    
  proxy2 = 1                               |  2 = 12                                   
  proxy3 = 1                               |  3 = 7                                    
  proxy4 = 1                               |  4 = 6                                    
  proxy5 = 1                               |  5 = 12                                   
  proxy6 = 1                               |  6 = 10                                   
---------------------------------------------------------------------------------------
Netlists do not match.
  Flattening non-matched subcircuits integrator integrator

Subcircuit summary:
Circuit 1: mux2_1                          |Circuit 2: mux2_1                          
-------------------------------------------|-------------------------------------------
not (1)                                    |not (1)                                    
switch (2)                                 |switch (2)                                 
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: mux2_1                          |Circuit 2: mux2_1                          
-------------------------------------------|-------------------------------------------
IN1                                        |IN1                                        
IN0                                        |IN0                                        
VDD                                        |VDD                                        
VSS                                        |VSS                                        
SEL0                                       |SEL0                                       
OUT                                        |OUT                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes mux2_1 and mux2_1 are equivalent.

Subcircuit summary:
Circuit 1: buffer                          |Circuit 2: buffer                          
-------------------------------------------|-------------------------------------------
opamp (1)                                  |opamp (1)                                  
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: buffer                          |Circuit 2: buffer                          

---------------------------------------------------------------------------------------
Net: out                                   |Net: out                                   
  opamp/inn = 1                            |  opamp/3 = 1                              
  opamp/out = 1                            |  opamp/4 = 1                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: dummy_11                              |Net: dummy_11                              
  opamp/proxy6 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: dummy_10                              |Net: dummy_10                              
  opamp/proxy5 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: dummy_9                               |Net: dummy_9                               
  opamp/proxy4 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: dummy_8                               |Net: dummy_8                               
  opamp/proxy3 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: dummy_7                               |Net: dummy_7                               
  opamp/proxy2 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: dummy_6                               |Net: dummy_6                               
  opamp/proxy1 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: VDD                                   |Net: VDD                                   
  opamp/VDD = 1                            |  opamp/6 = 1                              
                                           |                                           
Net: VSS                                   |Net: VSS                                   
  opamp/VSS = 1                            |  opamp/5 = 1                              
                                           |                                           
Net: in                                    |Net: in                                    
  opamp/inp = 1                            |  opamp/2 = 1                              
                                           |                                           
Net: opbias                                |Net: opbias                                
  opamp/opbias = 1                         |  opamp/1 = 1                              
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: buffer                          |Circuit 2: buffer                          

---------------------------------------------------------------------------------------
Instance: opamp:x1                         |Instance: opamp:1                          
  opbias = 1                               |  proxyopbias = 1                          
  inp = 1                                  |  proxyinp = 1                             
  inn = 2                                  |  proxyinn = 1                             
  VDD = 1                                  |  proxyVDD = 1                             
  out = 2                                  |  proxyout = 1                             
  VSS = 1                                  |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 1                                    
  proxy2 = 1                               |  2 = 1                                    
  proxy3 = 1                               |  3 = 2                                    
  proxy4 = 1                               |  4 = 2                                    
  proxy5 = 1                               |  5 = 1                                    
  proxy6 = 1                               |  6 = 1                                    
---------------------------------------------------------------------------------------
Netlists do not match.
  Flattening non-matched subcircuits buffer buffer

Circuit 1 cell sky130_fd_pr__res_high_po_5p73 and Circuit 2 cell sky130_fd_pr__res_high_po_5p73 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_5p73 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_high_po_5p73 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_high_po_5p73  |Circuit 2: sky130_fd_pr__res_high_po_5p73  
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_high_po_5p73 and sky130_fd_pr__res_high_po_5p73 are equivalent.

Circuit 1 cell sky130_fd_pr__res_xhigh_po_2p85 and Circuit 2 cell sky130_fd_pr__res_xhigh_po_2p85 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_2p85 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_2p85 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_xhigh_po_2p85 |Circuit 2: sky130_fd_pr__res_xhigh_po_2p85 
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_xhigh_po_2p85 and sky130_fd_pr__res_xhigh_po_2p85 are equivalent.

Circuit 1 cell sky130_fd_pr__res_xhigh_po_0p35 and Circuit 2 cell sky130_fd_pr__res_xhigh_po_0p35 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p35 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p35 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_xhigh_po_0p35 |Circuit 2: sky130_fd_pr__res_xhigh_po_0p35 
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_xhigh_po_0p35 and sky130_fd_pr__res_xhigh_po_0p35 are equivalent.

Subcircuit summary:
Circuit 1: ColROs                          |Circuit 2: ColROs                          
-------------------------------------------|-------------------------------------------
diffamp (1)                                |diffamp (1)                                
switch (7)                                 |switch (7)                                 
curr_mir (1)                               |curr_mir (1)                               
opamp (2)                                  |opamp (2)                                  
not (1)                                    |not (1)                                    
sky130_fd_pr__cap_mim_m3_1 (4)             |sky130_fd_pr__cap_mim_m3_1 (4)             
mux2_1 (1)                                 |mux2_1 (1)                                 
Number of devices: 17                      |Number of devices: 17                      
Number of nets: 37                         |Number of nets: 37                         
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: ColROs                          |Circuit 2: ColROs                          

---------------------------------------------------------------------------------------
Net: integrator:x2/x9/in                   |Net: integrator:2/net1                     
  switch/in = 5                            |  switch/in = 5                            
  switch/out = 1                           |  opamp/3 = 1                              
  opamp/inn = 1                            |  switch/out = 1                           
                                           |                                           
Net: x3/IN1                                |Net: net2                                  
  opamp/out = 1                            |  sky130_fd_pr__cap_mim_m3_1/2 = 4         
  switch/out = 1                           |  opamp/4 = 1                              
  sky130_fd_pr__cap_mim_m3_1/2 = 4         |  switch/out = 1                           
  mux2_1/IN1 = 1                           |  mux2_1/IN1 = 1                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: AOut                                  |Net: AOut                                  
  opamp/inn = 1                            |  opamp/3 = 1                              
  opamp/out = 1                            |  opamp/4 = 1                              
                                           |                                           
Net: x7/in                                 |Net: net3                                  
  mux2_1/OUT = 1                           |  opamp/2 = 1                              
  opamp/inp = 1                            |  mux2_1/OUT = 1                           
                                           |                                           
Net: AIn4                                  |Net: AIn4                                  
  opamp/opbias = 2                         |  opamp/1 = 2                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: VSS                                   |Net: VSS                                   
  diffamp/VSS = 1                          |  diffamp/VSS = 1                          
  switch/VSS = 7                           |  switch/VSS = 7                           
  curr_mir/VSS = 1                         |  curr_mir/VSS = 1                         
  opamp/inp = 1                            |  opamp/2 = 1                              
  opamp/VSS = 2                            |  opamp/5 = 2                              
  switch/out = 1                           |  switch/out = 1                           
  not/VSS = 1                              |  not/VSS = 1                              
  mux2_1/VSS = 1                           |  mux2_1/VSS = 1                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: VDD                                   |Net: VDD                                   
  diffamp/VDD = 1                          |  diffamp/VDD = 1                          
  switch/VDD = 7                           |  switch/VDD = 7                           
  curr_mir/VDD = 1                         |  curr_mir/VDD = 1                         
  opamp/VDD = 2                            |  opamp/6 = 2                              
  not/VDD = 1                              |  not/VDD = 1                              
  mux2_1/VDD = 1                           |  mux2_1/VDD = 1                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: buffer:x7/dummy_11                    |Net: buffer:7/dummy_11                     
  opamp/proxy6 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: buffer:x7/dummy_10                    |Net: buffer:7/dummy_10                     
  opamp/proxy5 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: buffer:x7/dummy_9                     |Net: buffer:7/dummy_9                      
  opamp/proxy4 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: buffer:x7/dummy_8                     |Net: buffer:7/dummy_8                      
  opamp/proxy3 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: buffer:x7/dummy_7                     |Net: buffer:7/dummy_7                      
  opamp/proxy2 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: buffer:x7/dummy_6                     |Net: buffer:7/dummy_6                      
  opamp/proxy1 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: integrator:x2/dummy_24                |Net: integrator:2/dummy_24                 
  opamp/proxy6 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: integrator:x2/dummy_23                |Net: integrator:2/dummy_23                 
  opamp/proxy5 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: integrator:x2/dummy_22                |Net: integrator:2/dummy_22                 
  opamp/proxy4 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: integrator:x2/dummy_21                |Net: integrator:2/dummy_21                 
  opamp/proxy3 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: integrator:x2/dummy_20                |Net: integrator:2/dummy_20                 
  opamp/proxy2 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: integrator:x2/dummy_19                |Net: integrator:2/dummy_19                 
  opamp/proxy1 = 1                         |  opamp/proxyopbias = 1                    
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: ColROs                          |Circuit 2: ColROs                          

---------------------------------------------------------------------------------------
Instance: buffer:x7/opamp:x1               |Instance: buffer:7/opamp:1                 
  opbias = 2                               |  proxyopbias = 1                          
  inp = 2                                  |  proxyinp = 1                             
  inn = 2                                  |  proxyinn = 1                             
  VDD = 13                                 |  proxyVDD = 1                             
  out = 2                                  |  proxyout = 1                             
  VSS = 15                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 2                                    
  proxy2 = 1                               |  2 = 2                                    
  proxy3 = 1                               |  3 = 2                                    
  proxy4 = 1                               |  4 = 2                                    
  proxy5 = 1                               |  5 = 15                                   
  proxy6 = 1                               |  6 = 13                                   
                                           |                                           
Instance: integrator:x2/opamp:x4           |Instance: integrator:2/opamp:4             
  opbias = 2                               |  proxyopbias = 1                          
  inp = 15                                 |  proxyinp = 1                             
  inn = 7                                  |  proxyinn = 1                             
  VDD = 13                                 |  proxyVDD = 1                             
  out = 7                                  |  proxyout = 1                             
  VSS = 15                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 2                                    
  proxy2 = 1                               |  2 = 15                                   
  proxy3 = 1                               |  3 = 7                                    
  proxy4 = 1                               |  4 = 7                                    
  proxy5 = 1                               |  5 = 15                                   
  proxy6 = 1                               |  6 = 13                                   
---------------------------------------------------------------------------------------
Netlists do not match.
  Flattening non-matched subcircuits ColROs ColROs
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_RV3JGD in circuit dac_cell3 (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_FGUWVM#2 in circuit dac_cell3 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_FGR8VM in circuit dac_cell3 (0)(3 instances)

Class dac_cell3 (0):  Merged 2 parallel devices.
Class dac_cell3 (0):  Merged 1 series devices.
Class dac_cell3 (1):  Merged 2 parallel devices.
Class dac_cell3 (1):  Merged 1 series devices.
Subcircuit summary:
Circuit 1: dac_cell3                       |Circuit 2: dac_cell3                       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__res_xhigh_po_0p69 (4->1)     |sky130_fd_pr__res_xhigh_po_0p69 (4->1)     
sky130_fd_pr__pfet_g5v0d10v5 (4)           |sky130_fd_pr__pfet_g5v0d10v5 (4)           
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dac_cell3                       |Circuit 2: dac_cell3                       
-------------------------------------------|-------------------------------------------
iref                                       |iref                                       
vsup                                       |vsup                                       
iout_n                                     |iout_n                                     
iout                                       |iout                                       
vbias                                      |vbias                                      
vsw                                        |vsw                                        
vgnd                                       |vgnd                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dac_cell3 and dac_cell3 are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_MS44J6 in circuit dac_cell1 (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_FGUWVM#0 in circuit dac_cell1 (0)(4 instances)

Class dac_cell1 (0):  Merged 2 parallel devices.
Class dac_cell1 (0):  Merged 1 series devices.
Class dac_cell1 (1):  Merged 2 parallel devices.
Class dac_cell1 (1):  Merged 1 series devices.
Subcircuit summary:
Circuit 1: dac_cell1                       |Circuit 2: dac_cell1                       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__res_xhigh_po_0p69 (4->1)     |sky130_fd_pr__res_xhigh_po_0p69 (4->1)     
sky130_fd_pr__pfet_g5v0d10v5 (4)           |sky130_fd_pr__pfet_g5v0d10v5 (4)           
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dac_cell1                       |Circuit 2: dac_cell1                       
-------------------------------------------|-------------------------------------------
iref                                       |iref                                       
vsup                                       |vsup                                       
iout_n                                     |iout_n                                     
iout                                       |iout                                       
vbias                                      |vbias                                      
vsw                                        |vsw                                        
vgnd                                       |vgnd                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dac_cell1 and dac_cell1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_5CVACY in circuit miel21_opamp (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_FJGQ2Y in circuit miel21_opamp (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_NQCFE9 in circuit miel21_opamp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_CJGAEC in circuit miel21_opamp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_g5v0d10v5_2MGL8M in circuit miel21_opamp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_X3UTN5 in circuit miel21_opamp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_AE43MT in circuit miel21_opamp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_CNRWF7 in circuit miel21_opamp (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_C5B489 in circuit miel21_opamp (0)(1 instance)

Class miel21_opamp (0):  Merged 32 parallel devices.
Class miel21_opamp (0):  Merged 2 series devices.
Class miel21_opamp (1):  Merged 2 series devices.
Subcircuit summary:
Circuit 1: miel21_opamp                    |Circuit 2: miel21_opamp                    
-------------------------------------------|-------------------------------------------
sky130_fd_pr__res_xhigh_po_0p69 (3->1)     |sky130_fd_pr__res_xhigh_po_0p69 (3->1)     
sky130_fd_pr__nfet_g5v0d10v5 (14->5)       |sky130_fd_pr__nfet_g5v0d10v5 (5)           
sky130_fd_pr__pfet_g5v0d10v5 (26->3)       |sky130_fd_pr__pfet_g5v0d10v5 (3)           
sky130_fd_pr__cap_mim_m3_1 (1)             |sky130_fd_pr__cap_mim_m3_1 (1)             
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: miel21_opamp                    |Circuit 2: miel21_opamp                    
-------------------------------------------|-------------------------------------------
inNeg                                      |inNeg                                      
inPos                                      |inPos                                      
outSingle                                  |outSingle                                  
power                                      |power                                      
ground                                     |ground                                     
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes miel21_opamp and miel21_opamp are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_C4MSH5 in circuit dac_cell4 (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_FGUWVM in circuit dac_cell4 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_FG5HVM in circuit dac_cell4 (0)(3 instances)

Class dac_cell4 (0):  Merged 2 parallel devices.
Class dac_cell4 (0):  Merged 1 series devices.
Class dac_cell4 (1):  Merged 2 parallel devices.
Class dac_cell4 (1):  Merged 1 series devices.
Subcircuit summary:
Circuit 1: dac_cell4                       |Circuit 2: dac_cell4                       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__res_xhigh_po_0p69 (4->1)     |sky130_fd_pr__res_xhigh_po_0p69 (4->1)     
sky130_fd_pr__pfet_g5v0d10v5 (4)           |sky130_fd_pr__pfet_g5v0d10v5 (4)           
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dac_cell4                       |Circuit 2: dac_cell4                       
-------------------------------------------|-------------------------------------------
iref                                       |iref                                       
vsup                                       |vsup                                       
iout_n                                     |iout_n                                     
iout                                       |iout                                       
vbias                                      |vbias                                      
vsw                                        |vsw                                        
vgnd                                       |vgnd                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dac_cell4 and dac_cell4 are equivalent.
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p69_XZX24Q in circuit dac_cell2 (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_FGUWVM#1 in circuit dac_cell2 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_g5v0d10v5_FGK6VM in circuit dac_cell2 (0)(3 instances)

Class dac_cell2 (0):  Merged 2 parallel devices.
Class dac_cell2 (0):  Merged 1 series devices.
Class dac_cell2 (1):  Merged 2 parallel devices.
Class dac_cell2 (1):  Merged 1 series devices.
Subcircuit summary:
Circuit 1: dac_cell2                       |Circuit 2: dac_cell2                       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__res_xhigh_po_0p69 (4->1)     |sky130_fd_pr__res_xhigh_po_0p69 (4->1)     
sky130_fd_pr__pfet_g5v0d10v5 (4)           |sky130_fd_pr__pfet_g5v0d10v5 (4)           
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dac_cell2                       |Circuit 2: dac_cell2                       
-------------------------------------------|-------------------------------------------
iref                                       |iref                                       
vsup                                       |vsup                                       
iout_n                                     |iout_n                                     
iout                                       |iout                                       
vbias                                      |vbias                                      
vsw                                        |vsw                                        
vgnd                                       |vgnd                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dac_cell2 and dac_cell2 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_KPD88M in circuit power_transistor (0)(360 instances)

Class power_transistor (0):  Merged 5398 parallel devices.
Subcircuit summary:
Circuit 1: power_transistor                |Circuit 2: power_transistor                
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (5400->2)          |sky130_fd_pr__pfet_01v8 (5400->2)          
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: power_transistor                |Circuit 2: power_transistor                
-------------------------------------------|-------------------------------------------
EA_OUT                                     |EA_OUT                                     
BIAS_CURR                                  |BIAS_CURR                                  
OUT                                        |OUT                                        
VDD                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes power_transistor and power_transistor are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_A3UXRA in circuit opamp#0 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_477Z4B in circuit opamp#0 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_Z85A38 in circuit opamp#0 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_U3DWQW in circuit opamp#0 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_2J7QF2 in circuit opamp#0 (0)(1 instance)

Class opamp#0 (0):  Merged 353 parallel devices.
Subcircuit summary:
Circuit 1: opamp#0                         |Circuit 2: opamp#0                         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8_lvt (300->1)       |sky130_fd_pr__nfet_01v8_lvt (300->1)       
sky130_fd_pr__pfet_01v8 (28->6)            |sky130_fd_pr__pfet_01v8 (28->6)            
sky130_fd_pr__nfet_01v8 (40->8)            |sky130_fd_pr__nfet_01v8 (40->8)            
Number of devices: 15                      |Number of devices: 15                      
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: opamp#0                         |Circuit 2: opamp#0                         
-------------------------------------------|-------------------------------------------
NEG                                        |NEG                                        
POS                                        |POS                                        
BIAS_CUR                                   |BIAS_CUR                                   
EA_OUT                                     |EA_OUT                                     
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes opamp#0 and opamp#0 are equivalent.

Subcircuit summary:
Circuit 1: MulColROs                       |Circuit 2: MulColROs                       
-------------------------------------------|-------------------------------------------
diffamp (4)                                |diffamp (4)                                
switch (28)                                |switch (28)                                
curr_mir (4)                               |curr_mir (4)                               
opamp (8)                                  |opamp (8)                                  
not (4)                                    |not (4)                                    
sky130_fd_pr__cap_mim_m3_1 (16)            |sky130_fd_pr__cap_mim_m3_1 (16)            
mux2_1 (4)                                 |mux2_1 (4)                                 
Number of devices: 68                      |Number of devices: 68                      
Number of nets: 106                        |Number of nets: 106                        
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: MulColROs                       |Circuit 2: MulColROs                       

---------------------------------------------------------------------------------------
Net: ColROs:xMulColROs[0]/integrator:x2/x9 |Net: ColROs:MulColROs[0]/integrator:2/net1 
  switch/in = 5                            |  switch/in = 5                            
  switch/out = 1                           |  opamp/3 = 1                              
  opamp/inn = 1                            |  switch/out = 1                           
                                           |                                           
Net: ColROs:xMulColROs[1]/integrator:x2/x9 |Net: ColROs:MulColROs[1]/integrator:2/net1 
  switch/in = 5                            |  switch/in = 5                            
  switch/out = 1                           |  opamp/3 = 1                              
  opamp/inn = 1                            |  switch/out = 1                           
                                           |                                           
Net: ColROs:xMulColROs[2]/integrator:x2/x9 |Net: ColROs:MulColROs[2]/integrator:2/net1 
  switch/in = 5                            |  switch/in = 5                            
  switch/out = 1                           |  opamp/3 = 1                              
  opamp/inn = 1                            |  switch/out = 1                           
                                           |                                           
Net: ColROs:xMulColROs[3]/integrator:x2/x9 |Net: ColROs:MulColROs[3]/integrator:2/net1 
  switch/in = 5                            |  switch/in = 5                            
  switch/out = 1                           |  opamp/3 = 1                              
  opamp/inn = 1                            |  switch/out = 1                           
                                           |                                           
Net: ColROs:xMulColROs[0]/x3/IN1           |Net: ColROs:MulColROs[0]/net2              
  opamp/out = 1                            |  sky130_fd_pr__cap_mim_m3_1/2 = 4         
  switch/out = 1                           |  opamp/4 = 1                              
  sky130_fd_pr__cap_mim_m3_1/2 = 4         |  switch/out = 1                           
  mux2_1/IN1 = 1                           |  mux2_1/IN1 = 1                           
                                           |                                           
Net: ColROs:xMulColROs[1]/x3/IN1           |Net: ColROs:MulColROs[1]/net2              
  opamp/out = 1                            |  sky130_fd_pr__cap_mim_m3_1/2 = 4         
  switch/out = 1                           |  opamp/4 = 1                              
  sky130_fd_pr__cap_mim_m3_1/2 = 4         |  switch/out = 1                           
  mux2_1/IN1 = 1                           |  mux2_1/IN1 = 1                           
                                           |                                           
Net: ColROs:xMulColROs[2]/x3/IN1           |Net: ColROs:MulColROs[2]/net2              
  opamp/out = 1                            |  sky130_fd_pr__cap_mim_m3_1/2 = 4         
  switch/out = 1                           |  opamp/4 = 1                              
  sky130_fd_pr__cap_mim_m3_1/2 = 4         |  switch/out = 1                           
  mux2_1/IN1 = 1                           |  mux2_1/IN1 = 1                           
                                           |                                           
Net: ColROs:xMulColROs[3]/x3/IN1           |Net: ColROs:MulColROs[3]/net2              
  opamp/out = 1                            |  sky130_fd_pr__cap_mim_m3_1/2 = 4         
  switch/out = 1                           |  opamp/4 = 1                              
  sky130_fd_pr__cap_mim_m3_1/2 = 4         |  switch/out = 1                           
  mux2_1/IN1 = 1                           |  mux2_1/IN1 = 1                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: VSS                                   |Net: VSS                                   
  diffamp/VSS = 4                          |  diffamp/VSS = 4                          
  switch/VSS = 28                          |  switch/VSS = 28                          
  curr_mir/VSS = 4                         |  curr_mir/VSS = 4                         
  opamp/inp = 4                            |  opamp/2 = 4                              
  opamp/VSS = 8                            |  opamp/5 = 8                              
  switch/out = 4                           |  switch/out = 4                           
  not/VSS = 4                              |  not/VSS = 4                              
  mux2_1/VSS = 4                           |  mux2_1/VSS = 4                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: ColROs:xMulColROs[0]/x7/in            |Net: ColROs:MulColROs[0]/net3              
  mux2_1/OUT = 1                           |  opamp/2 = 1                              
  opamp/inp = 1                            |  mux2_1/OUT = 1                           
                                           |                                           
Net: ColROs:xMulColROs[1]/x7/in            |Net: ColROs:MulColROs[1]/net3              
  mux2_1/OUT = 1                           |  opamp/2 = 1                              
  opamp/inp = 1                            |  mux2_1/OUT = 1                           
                                           |                                           
Net: ColROs:xMulColROs[2]/x7/in            |Net: ColROs:MulColROs[2]/net3              
  mux2_1/OUT = 1                           |  opamp/2 = 1                              
  opamp/inp = 1                            |  mux2_1/OUT = 1                           
                                           |                                           
Net: ColROs:xMulColROs[3]/x7/in            |Net: ColROs:MulColROs[3]/net3              
  mux2_1/OUT = 1                           |  opamp/2 = 1                              
  opamp/inp = 1                            |  mux2_1/OUT = 1                           
                                           |                                           
Net: AOut[0]                               |Net: AOut[0]                               
  opamp/inn = 1                            |  opamp/3 = 1                              
  opamp/out = 1                            |  opamp/4 = 1                              
                                           |                                           
Net: AOut[1]                               |Net: AOut[1]                               
  opamp/inn = 1                            |  opamp/3 = 1                              
  opamp/out = 1                            |  opamp/4 = 1                              
                                           |                                           
Net: AOut[2]                               |Net: AOut[2]                               
  opamp/inn = 1                            |  opamp/3 = 1                              
  opamp/out = 1                            |  opamp/4 = 1                              
                                           |                                           
Net: AOut[3]                               |Net: AOut[3]                               
  opamp/inn = 1                            |  opamp/3 = 1                              
  opamp/out = 1                            |  opamp/4 = 1                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: AIn4                                  |Net: AIn4                                  
  opamp/opbias = 8                         |  opamp/1 = 8                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: ColROs:xMulColROs[0]/buffer:x7/dummy_ |Net: ColROs:MulColROs[0]/buffer:7/dummy_11 
  opamp/proxy6 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: ColROs:xMulColROs[1]/buffer:x7/dummy_ |Net: ColROs:MulColROs[1]/buffer:7/dummy_11 
  opamp/proxy6 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: ColROs:xMulColROs[2]/buffer:x7/dummy_ |Net: ColROs:MulColROs[2]/buffer:7/dummy_11 
  opamp/proxy6 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: ColROs:xMulColROs[3]/buffer:x7/dummy_ |Net: ColROs:MulColROs[3]/buffer:7/dummy_11 
  opamp/proxy6 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: ColROs:xMulColROs[0]/buffer:x7/dummy_ |Net: ColROs:MulColROs[0]/buffer:7/dummy_10 
  opamp/proxy5 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: ColROs:xMulColROs[1]/buffer:x7/dummy_ |Net: ColROs:MulColROs[1]/buffer:7/dummy_10 
  opamp/proxy5 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: ColROs:xMulColROs[2]/buffer:x7/dummy_ |Net: ColROs:MulColROs[2]/buffer:7/dummy_10 
  opamp/proxy5 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: ColROs:xMulColROs[3]/buffer:x7/dummy_ |Net: ColROs:MulColROs[3]/buffer:7/dummy_10 
  opamp/proxy5 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: ColROs:xMulColROs[0]/buffer:x7/dummy_ |Net: ColROs:MulColROs[0]/buffer:7/dummy_9  
  opamp/proxy4 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: ColROs:xMulColROs[1]/buffer:x7/dummy_ |Net: ColROs:MulColROs[1]/buffer:7/dummy_9  
  opamp/proxy4 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: ColROs:xMulColROs[2]/buffer:x7/dummy_ |Net: ColROs:MulColROs[2]/buffer:7/dummy_9  
  opamp/proxy4 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: ColROs:xMulColROs[3]/buffer:x7/dummy_ |Net: ColROs:MulColROs[3]/buffer:7/dummy_9  
  opamp/proxy4 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: ColROs:xMulColROs[0]/buffer:x7/dummy_ |Net: ColROs:MulColROs[0]/buffer:7/dummy_8  
  opamp/proxy3 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: ColROs:xMulColROs[1]/buffer:x7/dummy_ |Net: ColROs:MulColROs[1]/buffer:7/dummy_8  
  opamp/proxy3 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: ColROs:xMulColROs[2]/buffer:x7/dummy_ |Net: ColROs:MulColROs[2]/buffer:7/dummy_8  
  opamp/proxy3 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: ColROs:xMulColROs[3]/buffer:x7/dummy_ |Net: ColROs:MulColROs[3]/buffer:7/dummy_8  
  opamp/proxy3 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: ColROs:xMulColROs[0]/buffer:x7/dummy_ |Net: ColROs:MulColROs[0]/buffer:7/dummy_7  
  opamp/proxy2 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: ColROs:xMulColROs[1]/buffer:x7/dummy_ |Net: ColROs:MulColROs[1]/buffer:7/dummy_7  
  opamp/proxy2 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: ColROs:xMulColROs[2]/buffer:x7/dummy_ |Net: ColROs:MulColROs[2]/buffer:7/dummy_7  
  opamp/proxy2 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: ColROs:xMulColROs[3]/buffer:x7/dummy_ |Net: ColROs:MulColROs[3]/buffer:7/dummy_7  
  opamp/proxy2 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: ColROs:xMulColROs[0]/buffer:x7/dummy_ |Net: ColROs:MulColROs[0]/buffer:7/dummy_6  
  opamp/proxy1 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: ColROs:xMulColROs[1]/buffer:x7/dummy_ |Net: ColROs:MulColROs[1]/buffer:7/dummy_6  
  opamp/proxy1 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: ColROs:xMulColROs[2]/buffer:x7/dummy_ |Net: ColROs:MulColROs[2]/buffer:7/dummy_6  
  opamp/proxy1 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: ColROs:xMulColROs[3]/buffer:x7/dummy_ |Net: ColROs:MulColROs[3]/buffer:7/dummy_6  
  opamp/proxy1 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: ColROs:xMulColROs[0]/integrator:x2/du |Net: ColROs:MulColROs[0]/integrator:2/dumm 
  opamp/proxy6 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: ColROs:xMulColROs[1]/integrator:x2/du |Net: ColROs:MulColROs[1]/integrator:2/dumm 
  opamp/proxy6 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: ColROs:xMulColROs[2]/integrator:x2/du |Net: ColROs:MulColROs[2]/integrator:2/dumm 
  opamp/proxy6 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: ColROs:xMulColROs[3]/integrator:x2/du |Net: ColROs:MulColROs[3]/integrator:2/dumm 
  opamp/proxy6 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: ColROs:xMulColROs[0]/integrator:x2/du |Net: ColROs:MulColROs[0]/integrator:2/dumm 
  opamp/proxy5 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: ColROs:xMulColROs[1]/integrator:x2/du |Net: ColROs:MulColROs[1]/integrator:2/dumm 
  opamp/proxy5 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: ColROs:xMulColROs[2]/integrator:x2/du |Net: ColROs:MulColROs[2]/integrator:2/dumm 
  opamp/proxy5 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: ColROs:xMulColROs[3]/integrator:x2/du |Net: ColROs:MulColROs[3]/integrator:2/dumm 
  opamp/proxy5 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: ColROs:xMulColROs[0]/integrator:x2/du |Net: ColROs:MulColROs[0]/integrator:2/dumm 
  opamp/proxy4 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: ColROs:xMulColROs[1]/integrator:x2/du |Net: ColROs:MulColROs[1]/integrator:2/dumm 
  opamp/proxy4 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: ColROs:xMulColROs[2]/integrator:x2/du |Net: ColROs:MulColROs[2]/integrator:2/dumm 
  opamp/proxy4 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: ColROs:xMulColROs[3]/integrator:x2/du |Net: ColROs:MulColROs[3]/integrator:2/dumm 
  opamp/proxy4 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: ColROs:xMulColROs[0]/integrator:x2/du |Net: ColROs:MulColROs[0]/integrator:2/dumm 
  opamp/proxy3 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: ColROs:xMulColROs[1]/integrator:x2/du |Net: ColROs:MulColROs[1]/integrator:2/dumm 
  opamp/proxy3 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: ColROs:xMulColROs[2]/integrator:x2/du |Net: ColROs:MulColROs[2]/integrator:2/dumm 
  opamp/proxy3 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: ColROs:xMulColROs[3]/integrator:x2/du |Net: ColROs:MulColROs[3]/integrator:2/dumm 
  opamp/proxy3 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: ColROs:xMulColROs[0]/integrator:x2/du |Net: ColROs:MulColROs[0]/integrator:2/dumm 
  opamp/proxy2 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: ColROs:xMulColROs[1]/integrator:x2/du |Net: ColROs:MulColROs[1]/integrator:2/dumm 
  opamp/proxy2 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: ColROs:xMulColROs[2]/integrator:x2/du |Net: ColROs:MulColROs[2]/integrator:2/dumm 
  opamp/proxy2 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: ColROs:xMulColROs[3]/integrator:x2/du |Net: ColROs:MulColROs[3]/integrator:2/dumm 
  opamp/proxy2 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: ColROs:xMulColROs[0]/integrator:x2/du |Net: ColROs:MulColROs[0]/integrator:2/dumm 
  opamp/proxy1 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: ColROs:xMulColROs[1]/integrator:x2/du |Net: ColROs:MulColROs[1]/integrator:2/dumm 
  opamp/proxy1 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: ColROs:xMulColROs[2]/integrator:x2/du |Net: ColROs:MulColROs[2]/integrator:2/dumm 
  opamp/proxy1 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: ColROs:xMulColROs[3]/integrator:x2/du |Net: ColROs:MulColROs[3]/integrator:2/dumm 
  opamp/proxy1 = 1                         |  opamp/proxyopbias = 1                    
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: VDD                                   |Net: VDD                                   
  diffamp/VDD = 4                          |  diffamp/VDD = 4                          
  switch/VDD = 28                          |  switch/VDD = 28                          
  curr_mir/VDD = 4                         |  curr_mir/VDD = 4                         
  opamp/VDD = 8                            |  opamp/6 = 8                              
  not/VDD = 4                              |  not/VDD = 4                              
  mux2_1/VDD = 4                           |  mux2_1/VDD = 4                           
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: MulColROs                       |Circuit 2: MulColROs                       

---------------------------------------------------------------------------------------
Instance: ColROs:xMulColROs[0]/buffer:x7/o |Instance: ColROs:MulColROs[0]/buffer:7/opa 
  opbias = 8                               |  proxyopbias = 1                          
  inp = 2                                  |  proxyinp = 1                             
  inn = 2                                  |  proxyinn = 1                             
  VDD = 52                                 |  proxyVDD = 1                             
  out = 2                                  |  proxyout = 1                             
  VSS = 60                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 8                                    
  proxy2 = 1                               |  2 = 2                                    
  proxy3 = 1                               |  3 = 2                                    
  proxy4 = 1                               |  4 = 2                                    
  proxy5 = 1                               |  5 = 60                                   
  proxy6 = 1                               |  6 = 52                                   
                                           |                                           
Instance: ColROs:xMulColROs[1]/buffer:x7/o |Instance: ColROs:MulColROs[1]/buffer:7/opa 
  opbias = 8                               |  proxyopbias = 1                          
  inp = 2                                  |  proxyinp = 1                             
  inn = 2                                  |  proxyinn = 1                             
  VDD = 52                                 |  proxyVDD = 1                             
  out = 2                                  |  proxyout = 1                             
  VSS = 60                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 8                                    
  proxy2 = 1                               |  2 = 2                                    
  proxy3 = 1                               |  3 = 2                                    
  proxy4 = 1                               |  4 = 2                                    
  proxy5 = 1                               |  5 = 60                                   
  proxy6 = 1                               |  6 = 52                                   
                                           |                                           
Instance: ColROs:xMulColROs[2]/buffer:x7/o |Instance: ColROs:MulColROs[2]/buffer:7/opa 
  opbias = 8                               |  proxyopbias = 1                          
  inp = 2                                  |  proxyinp = 1                             
  inn = 2                                  |  proxyinn = 1                             
  VDD = 52                                 |  proxyVDD = 1                             
  out = 2                                  |  proxyout = 1                             
  VSS = 60                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 8                                    
  proxy2 = 1                               |  2 = 2                                    
  proxy3 = 1                               |  3 = 2                                    
  proxy4 = 1                               |  4 = 2                                    
  proxy5 = 1                               |  5 = 60                                   
  proxy6 = 1                               |  6 = 52                                   
                                           |                                           
Instance: ColROs:xMulColROs[3]/buffer:x7/o |Instance: ColROs:MulColROs[3]/buffer:7/opa 
  opbias = 8                               |  proxyopbias = 1                          
  inp = 2                                  |  proxyinp = 1                             
  inn = 2                                  |  proxyinn = 1                             
  VDD = 52                                 |  proxyVDD = 1                             
  out = 2                                  |  proxyout = 1                             
  VSS = 60                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 8                                    
  proxy2 = 1                               |  2 = 2                                    
  proxy3 = 1                               |  3 = 2                                    
  proxy4 = 1                               |  4 = 2                                    
  proxy5 = 1                               |  5 = 60                                   
  proxy6 = 1                               |  6 = 52                                   
                                           |                                           
Instance: ColROs:xMulColROs[0]/integrator: |Instance: ColROs:MulColROs[0]/integrator:2 
  opbias = 8                               |  proxyopbias = 1                          
  inp = 60                                 |  proxyinp = 1                             
  inn = 7                                  |  proxyinn = 1                             
  VDD = 52                                 |  proxyVDD = 1                             
  out = 7                                  |  proxyout = 1                             
  VSS = 60                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 8                                    
  proxy2 = 1                               |  2 = 60                                   
  proxy3 = 1                               |  3 = 7                                    
  proxy4 = 1                               |  4 = 7                                    
  proxy5 = 1                               |  5 = 60                                   
  proxy6 = 1                               |  6 = 52                                   
                                           |                                           
Instance: ColROs:xMulColROs[1]/integrator: |Instance: ColROs:MulColROs[1]/integrator:2 
  opbias = 8                               |  proxyopbias = 1                          
  inp = 60                                 |  proxyinp = 1                             
  inn = 7                                  |  proxyinn = 1                             
  VDD = 52                                 |  proxyVDD = 1                             
  out = 7                                  |  proxyout = 1                             
  VSS = 60                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 8                                    
  proxy2 = 1                               |  2 = 60                                   
  proxy3 = 1                               |  3 = 7                                    
  proxy4 = 1                               |  4 = 7                                    
  proxy5 = 1                               |  5 = 60                                   
  proxy6 = 1                               |  6 = 52                                   
                                           |                                           
Instance: ColROs:xMulColROs[2]/integrator: |Instance: ColROs:MulColROs[2]/integrator:2 
  opbias = 8                               |  proxyopbias = 1                          
  inp = 60                                 |  proxyinp = 1                             
  inn = 7                                  |  proxyinn = 1                             
  VDD = 52                                 |  proxyVDD = 1                             
  out = 7                                  |  proxyout = 1                             
  VSS = 60                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 8                                    
  proxy2 = 1                               |  2 = 60                                   
  proxy3 = 1                               |  3 = 7                                    
  proxy4 = 1                               |  4 = 7                                    
  proxy5 = 1                               |  5 = 60                                   
  proxy6 = 1                               |  6 = 52                                   
                                           |                                           
Instance: ColROs:xMulColROs[3]/integrator: |Instance: ColROs:MulColROs[3]/integrator:2 
  opbias = 8                               |  proxyopbias = 1                          
  inp = 60                                 |  proxyinp = 1                             
  inn = 7                                  |  proxyinn = 1                             
  VDD = 52                                 |  proxyVDD = 1                             
  out = 7                                  |  proxyout = 1                             
  VSS = 60                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 8                                    
  proxy2 = 1                               |  2 = 60                                   
  proxy3 = 1                               |  3 = 7                                    
  proxy4 = 1                               |  4 = 7                                    
  proxy5 = 1                               |  5 = 60                                   
  proxy6 = 1                               |  6 = 52                                   
---------------------------------------------------------------------------------------
Netlists do not match.
  Flattening non-matched subcircuits MulColROs MulColROs
Flattening unmatched subcell sky130_fd_pr__res_high_po_5p73_6QQPRG in circuit dac_top_cell (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_2p85_5DPYAB in circuit dac_top_cell (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_PZAK34 in circuit dac_top_cell (0)(4 instances)
Flattening unmatched subcell esd_structure in circuit dac_top_cell (0)(6 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_FT76RJ in circuit dac_top_cell (0)(6 instances)
Flattening unmatched subcell sky130_fd_pr__res_high_po_0p35_JFN4DV in circuit dac_top_cell (0)(6 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_11v0_2UARL4 in circuit dac_top_cell (0)(6 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pd2nw_11v0_PWJNKD in circuit dac_top_cell (0)(6 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pd2nw_05v5_K4SERG in circuit dac_top_cell (0)(6 instances)
Flattening unmatched subcell esd_cell in circuit dac_top_cell (1)(6 instances)

Cell dac_top_cell (0) disconnected node: esd_structure_3/sky130_fd_pr__diode_pw2nd_11v0_2UARL4_0/a_996_n1136#
Cell dac_top_cell (0) disconnected node: esd_structure_3/sky130_fd_pr__diode_pw2nd_11v0_2UARL4_0/a_n236_n1136#
Class dac_top_cell (0):  Merged 54 parallel devices.
Class dac_top_cell (0):  Merged 3 series devices.
Class dac_top_cell (1):  Merged 54 parallel devices.
Class dac_top_cell (1):  Merged 3 series devices.
Cell dac_top_cell (0) disconnected node: esd_structure_3/sky130_fd_pr__diode_pw2nd_11v0_2UARL4_0/a_996_n1136#
Cell dac_top_cell (0) disconnected node: esd_structure_3/sky130_fd_pr__diode_pw2nd_11v0_2UARL4_0/a_n236_n1136#
Subcircuit summary:
Circuit 1: dac_top_cell                    |Circuit 2: dac_top_cell                    
-------------------------------------------|-------------------------------------------
dac_cell3 (1)                              |dac_cell3 (1)                              
sky130_fd_pr__res_high_po_5p73 (4->1)      |sky130_fd_pr__res_high_po_5p73 (4->1)      
dac_cell1 (1)                              |dac_cell1 (1)                              
sky130_fd_pr__res_xhigh_po_2p85 (4->1)     |sky130_fd_pr__res_xhigh_po_2p85 (4->1)     
sky130_fd_pr__res_xhigh_po_0p35 (4->1)     |sky130_fd_pr__res_xhigh_po_0p35 (4->1)     
miel21_opamp (1)                           |miel21_opamp (1)                           
sky130_fd_pr__diode_pw2nd_05v5 (6)         |sky130_fd_pr__diode_pw2nd_05v5 (6)         
sky130_fd_pr__res_high_po (6)              |sky130_fd_pr__res_high_po (6)              
sky130_fd_pr__diode_pw2nd_11v0 (30->6)     |sky130_fd_pr__diode_pw2nd_11v0 (30->6)     
sky130_fd_pr__diode_pd2nw_11v0 (30->6)     |sky130_fd_pr__diode_pd2nw_11v0 (30->6)     
sky130_fd_pr__diode_pd2nw_05v5 (6)         |sky130_fd_pr__diode_pd2nw_05v5 (6)         
dac_cell4 (1)                              |dac_cell4 (1)                              
dac_cell2 (1)                              |dac_cell2 (1)                              
Number of devices: 38                      |Number of devices: 38                      
Number of nets: 18                         |Number of nets: 18                         
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: dac_top_cell                    |Circuit 2: dac_top_cell                    
-------------------------------------------|-------------------------------------------
out                                        |out                                        
vbias07                                    |vbias07                                    
in4                                        |in4                                        
vbias18                                    |vbias18                                    
in2                                        |in2                                        
in1                                        |in1                                        
in3                                        |in3                                        
vgnd                                       |vgnd                                       
vsup                                       |vsup                                       
esd_structure_3/sky130_fd_pr__diode_pw2nd_ |(no matching pin)                          
esd_structure_3/sky130_fd_pr__diode_pw2nd_ |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dac_top_cell and dac_top_cell are equivalent.
  Flattening non-matched subcircuits dac_top_cell dac_top_cell

Subcircuit summary:
Circuit 1: ulqc_ldo                        |Circuit 2: ulqc_ldo                        
-------------------------------------------|-------------------------------------------
power_transistor (1)                       |power_transistor (1)                       
opamp#0 (1)                                |opamp#0 (1)                                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ulqc_ldo                        |Circuit 2: ulqc_ldo                        
-------------------------------------------|-------------------------------------------
ADJ                                        |ADJ                                        
BGR_IN                                     |BGR_IN                                     
VSS                                        |VSS                                        
OUT                                        |OUT                                        
VIN                                        |VIN                                        
EA_OUT                                     |EA_OUT                                     
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ulqc_ldo and ulqc_ldo are equivalent.

Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[0]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[16]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[17]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[1]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[0]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[10]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[11]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[12]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[13]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[14]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[15]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[16]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[17]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[1]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[2]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[3]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[4]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[5]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[6]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[7]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[8]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[9]
Cell user_analog_project_wrapper (0) disconnected node: io_analog[1]
Cell user_analog_project_wrapper (0) disconnected node: io_analog[2]
Cell user_analog_project_wrapper (0) disconnected node: io_analog[3]
Cell user_analog_project_wrapper (0) disconnected node: io_analog[4]
Cell user_analog_project_wrapper (0) disconnected node: io_in[0]
Cell user_analog_project_wrapper (0) disconnected node: io_in[10]
Cell user_analog_project_wrapper (0) disconnected node: io_in[11]
Cell user_analog_project_wrapper (0) disconnected node: io_in[12]
Cell user_analog_project_wrapper (0) disconnected node: io_in[13]
Cell user_analog_project_wrapper (0) disconnected node: io_in[14]
Cell user_analog_project_wrapper (0) disconnected node: io_in[15]
Cell user_analog_project_wrapper (0) disconnected node: io_in[16]
Cell user_analog_project_wrapper (0) disconnected node: io_in[17]
Cell user_analog_project_wrapper (0) disconnected node: io_in[18]
Cell user_analog_project_wrapper (0) disconnected node: io_in[19]
Cell user_analog_project_wrapper (0) disconnected node: io_in[1]
Cell user_analog_project_wrapper (0) disconnected node: io_in[20]
Cell user_analog_project_wrapper (0) disconnected node: io_in[21]
Cell user_analog_project_wrapper (0) disconnected node: io_in[22]
Cell user_analog_project_wrapper (0) disconnected node: io_in[24]
Cell user_analog_project_wrapper (0) disconnected node: io_in[25]
Cell user_analog_project_wrapper (0) disconnected node: io_in[26]
Cell user_analog_project_wrapper (0) disconnected node: io_in[2]
Cell user_analog_project_wrapper (0) disconnected node: io_in[3]
Cell user_analog_project_wrapper (0) disconnected node: io_in[4]
Cell user_analog_project_wrapper (0) disconnected node: io_in[5]
Cell user_analog_project_wrapper (0) disconnected node: io_in[6]
Cell user_analog_project_wrapper (0) disconnected node: io_in[7]
Cell user_analog_project_wrapper (0) disconnected node: io_in[8]
Cell user_analog_project_wrapper (0) disconnected node: io_in[9]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[0]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[12]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[13]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[14]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[15]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[16]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[17]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[18]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[19]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[1]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[20]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[21]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[22]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[23]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[24]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[25]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[26]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[2]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[3]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[4]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[5]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[6]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[7]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[0]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[12]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[13]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[14]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[15]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[16]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[17]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[18]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[19]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[1]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[20]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[21]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[22]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[23]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[24]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[25]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[26]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[2]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[3]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[4]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[5]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[6]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[7]
Cell user_analog_project_wrapper (0) disconnected node: io_out[0]
Cell user_analog_project_wrapper (0) disconnected node: io_out[10]
Cell user_analog_project_wrapper (0) disconnected node: io_out[11]
Cell user_analog_project_wrapper (0) disconnected node: io_out[12]
Cell user_analog_project_wrapper (0) disconnected node: io_out[13]
Cell user_analog_project_wrapper (0) disconnected node: io_out[14]
Cell user_analog_project_wrapper (0) disconnected node: io_out[15]
Cell user_analog_project_wrapper (0) disconnected node: io_out[16]
Cell user_analog_project_wrapper (0) disconnected node: io_out[17]
Cell user_analog_project_wrapper (0) disconnected node: io_out[18]
Cell user_analog_project_wrapper (0) disconnected node: io_out[19]
Cell user_analog_project_wrapper (0) disconnected node: io_out[1]
Cell user_analog_project_wrapper (0) disconnected node: io_out[20]
Cell user_analog_project_wrapper (0) disconnected node: io_out[21]
Cell user_analog_project_wrapper (0) disconnected node: io_out[22]
Cell user_analog_project_wrapper (0) disconnected node: io_out[23]
Cell user_analog_project_wrapper (0) disconnected node: io_out[24]
Cell user_analog_project_wrapper (0) disconnected node: io_out[25]
Cell user_analog_project_wrapper (0) disconnected node: io_out[26]
Cell user_analog_project_wrapper (0) disconnected node: io_out[2]
Cell user_analog_project_wrapper (0) disconnected node: io_out[3]
Cell user_analog_project_wrapper (0) disconnected node: io_out[4]
Cell user_analog_project_wrapper (0) disconnected node: io_out[5]
Cell user_analog_project_wrapper (0) disconnected node: io_out[6]
Cell user_analog_project_wrapper (0) disconnected node: io_out[7]
Cell user_analog_project_wrapper (0) disconnected node: io_out[8]
Cell user_analog_project_wrapper (0) disconnected node: io_out[9]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[0]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[100]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[101]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[102]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[103]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[104]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[105]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[106]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[107]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[108]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[109]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[10]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[110]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[111]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[112]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[113]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[114]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[115]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[116]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[117]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[118]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[119]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[11]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[120]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[121]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[122]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[123]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[124]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[125]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[126]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[127]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[12]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[13]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[14]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[15]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[16]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[17]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[18]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[19]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[1]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[20]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[21]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[22]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[23]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[24]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[25]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[26]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[27]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[28]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[29]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[2]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[30]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[31]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[32]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[33]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[34]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[35]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[36]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[37]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[38]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[39]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[3]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[40]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[41]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[42]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[43]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[44]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[45]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[46]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[47]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[48]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[49]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[4]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[50]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[51]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[52]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[53]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[54]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[55]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[56]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[57]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[58]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[59]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[5]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[60]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[61]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[62]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[63]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[64]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[65]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[66]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[67]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[68]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[69]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[6]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[70]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[71]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[72]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[73]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[74]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[75]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[76]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[77]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[78]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[79]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[7]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[80]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[81]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[82]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[83]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[84]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[85]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[86]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[87]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[88]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[89]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[8]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[90]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[91]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[92]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[93]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[94]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[95]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[96]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[97]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[98]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[99]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[9]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[100]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[101]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[102]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[103]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[104]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[105]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[106]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[107]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[108]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[109]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[10]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[110]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[111]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[112]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[113]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[114]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[115]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[116]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[117]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[118]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[119]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[11]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[120]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[121]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[122]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[123]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[12]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[13]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[14]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[15]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[16]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[17]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[18]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[19]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[20]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[21]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[22]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[23]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[24]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[25]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[26]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[27]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[28]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[29]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[30]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[31]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[32]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[33]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[34]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[35]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[36]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[37]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[38]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[39]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[40]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[41]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[42]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[43]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[44]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[45]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[46]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[47]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[48]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[49]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[50]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[51]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[52]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[53]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[54]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[55]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[56]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[57]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[58]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[59]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[60]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[61]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[62]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[63]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[64]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[65]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[66]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[67]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[68]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[69]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[6]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[70]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[71]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[72]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[73]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[74]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[75]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[76]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[77]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[78]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[79]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[7]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[80]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[81]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[82]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[83]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[84]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[85]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[86]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[87]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[88]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[89]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[8]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[90]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[91]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[92]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[93]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[94]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[95]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[96]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[97]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[98]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[99]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[9]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[0]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[100]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[101]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[102]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[103]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[104]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[105]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[106]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[107]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[108]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[109]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[10]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[110]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[111]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[112]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[113]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[114]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[115]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[116]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[117]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[118]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[119]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[11]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[120]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[121]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[122]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[123]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[124]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[125]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[126]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[127]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[12]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[13]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[14]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[15]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[16]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[17]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[18]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[19]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[1]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[20]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[21]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[22]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[23]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[24]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[25]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[26]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[27]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[28]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[29]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[2]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[30]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[31]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[32]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[33]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[34]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[35]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[36]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[37]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[38]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[39]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[3]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[40]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[41]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[42]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[43]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[44]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[45]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[46]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[47]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[48]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[49]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[4]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[50]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[51]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[52]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[53]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[54]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[55]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[56]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[57]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[58]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[59]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[5]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[60]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[61]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[62]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[63]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[64]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[65]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[66]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[67]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[68]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[69]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[6]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[70]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[71]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[72]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[73]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[74]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[75]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[76]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[77]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[78]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[79]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[7]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[80]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[81]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[82]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[83]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[84]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[85]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[86]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[87]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[88]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[89]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[8]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[90]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[91]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[92]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[93]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[94]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[95]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[96]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[97]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[98]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[99]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[9]
Cell user_analog_project_wrapper (0) disconnected node: user_clock2
Cell user_analog_project_wrapper (0) disconnected node: user_irq[0]
Cell user_analog_project_wrapper (0) disconnected node: user_irq[1]
Cell user_analog_project_wrapper (0) disconnected node: user_irq[2]
Cell user_analog_project_wrapper (0) disconnected node: vccd1
Cell user_analog_project_wrapper (0) disconnected node: vdda2
Cell user_analog_project_wrapper (0) disconnected node: vssd1
Cell user_analog_project_wrapper (0) disconnected node: wb_clk_i
Cell user_analog_project_wrapper (0) disconnected node: wb_rst_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_ack_o
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[19]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[29]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[31]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_cyc_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[19]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[29]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[31]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[19]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[29]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[31]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_stb_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_we_i
Cell user_analog_project_wrapper (1) disconnected node: vdda2
Cell user_analog_project_wrapper (1) disconnected node: vccd1
Cell user_analog_project_wrapper (1) disconnected node: vssd1
Cell user_analog_project_wrapper (1) disconnected node: wb_clk_i
Cell user_analog_project_wrapper (1) disconnected node: wb_rst_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_stb_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_cyc_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_we_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_ack_o
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[0]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[127]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[126]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[125]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[124]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[123]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[122]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[121]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[120]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[119]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[118]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[117]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[116]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[115]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[114]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[113]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[112]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[111]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[110]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[109]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[108]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[107]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[106]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[105]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[104]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[103]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[102]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[101]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[100]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[99]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[98]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[97]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[96]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[95]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[94]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[93]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[92]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[91]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[90]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[89]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[88]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[87]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[86]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[85]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[84]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[83]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[82]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[81]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[80]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[79]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[78]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[77]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[76]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[75]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[74]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[73]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[72]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[71]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[70]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[69]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[68]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[67]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[66]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[65]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[64]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[63]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[62]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[61]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[60]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[59]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[58]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[57]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[56]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[55]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[54]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[53]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[52]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[51]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[50]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[49]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[48]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[47]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[46]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[45]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[44]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[43]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[42]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[41]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[40]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[39]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[38]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[37]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[36]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[35]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[34]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[33]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[32]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[31]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[30]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[29]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[28]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[27]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[26]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[25]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[24]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[23]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[22]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[21]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[20]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[19]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[18]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[17]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[16]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[15]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[14]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[13]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[12]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[11]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[10]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[9]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[8]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[7]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[6]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[5]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[4]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[3]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[2]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[1]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[0]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[123]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[122]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[121]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[120]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[119]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[118]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[117]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[116]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[115]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[114]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[113]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[112]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[111]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[110]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[109]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[108]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[107]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[106]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[105]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[104]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[103]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[102]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[101]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[100]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[99]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[98]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[97]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[96]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[95]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[94]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[93]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[92]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[91]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[90]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[89]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[88]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[87]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[86]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[85]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[84]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[83]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[82]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[81]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[80]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[79]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[78]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[77]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[76]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[75]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[74]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[73]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[72]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[71]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[70]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[69]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[68]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[67]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[66]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[65]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[64]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[63]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[62]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[61]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[60]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[59]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[58]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[57]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[56]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[55]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[54]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[53]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[52]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[51]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[50]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[49]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[48]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[47]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[46]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[45]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[44]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[43]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[42]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[41]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[40]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[39]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[38]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[37]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[36]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[35]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[34]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[33]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[32]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[31]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[30]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[29]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[28]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[27]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[26]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[25]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[24]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[23]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[22]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[21]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[20]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[19]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[18]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[17]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[16]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[15]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[14]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[13]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[12]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[11]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[10]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[9]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[8]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[7]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[6]
Cell user_analog_project_wrapper (1) disconnected node: io_in[26]
Cell user_analog_project_wrapper (1) disconnected node: io_in[25]
Cell user_analog_project_wrapper (1) disconnected node: io_in[24]
Cell user_analog_project_wrapper (1) disconnected node: io_in[22]
Cell user_analog_project_wrapper (1) disconnected node: io_in[21]
Cell user_analog_project_wrapper (1) disconnected node: io_in[20]
Cell user_analog_project_wrapper (1) disconnected node: io_in[19]
Cell user_analog_project_wrapper (1) disconnected node: io_in[18]
Cell user_analog_project_wrapper (1) disconnected node: io_in[17]
Cell user_analog_project_wrapper (1) disconnected node: io_in[16]
Cell user_analog_project_wrapper (1) disconnected node: io_in[15]
Cell user_analog_project_wrapper (1) disconnected node: io_in[14]
Cell user_analog_project_wrapper (1) disconnected node: io_in[13]
Cell user_analog_project_wrapper (1) disconnected node: io_in[12]
Cell user_analog_project_wrapper (1) disconnected node: io_in[11]
Cell user_analog_project_wrapper (1) disconnected node: io_in[10]
Cell user_analog_project_wrapper (1) disconnected node: io_in[9]
Cell user_analog_project_wrapper (1) disconnected node: io_in[8]
Cell user_analog_project_wrapper (1) disconnected node: io_in[7]
Cell user_analog_project_wrapper (1) disconnected node: io_in[6]
Cell user_analog_project_wrapper (1) disconnected node: io_in[5]
Cell user_analog_project_wrapper (1) disconnected node: io_in[4]
Cell user_analog_project_wrapper (1) disconnected node: io_in[3]
Cell user_analog_project_wrapper (1) disconnected node: io_in[2]
Cell user_analog_project_wrapper (1) disconnected node: io_in[1]
Cell user_analog_project_wrapper (1) disconnected node: io_in[0]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[26]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[25]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[24]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[23]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[22]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[21]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[20]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[19]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[18]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[17]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[16]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[15]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[14]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[13]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[12]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[7]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[6]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[5]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[4]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[3]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[2]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[1]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[0]
Cell user_analog_project_wrapper (1) disconnected node: user_clock2
Cell user_analog_project_wrapper (1) disconnected node: io_out[26]
Cell user_analog_project_wrapper (1) disconnected node: io_out[25]
Cell user_analog_project_wrapper (1) disconnected node: io_out[24]
Cell user_analog_project_wrapper (1) disconnected node: io_out[23]
Cell user_analog_project_wrapper (1) disconnected node: io_out[22]
Cell user_analog_project_wrapper (1) disconnected node: io_out[21]
Cell user_analog_project_wrapper (1) disconnected node: io_out[20]
Cell user_analog_project_wrapper (1) disconnected node: io_out[19]
Cell user_analog_project_wrapper (1) disconnected node: io_out[18]
Cell user_analog_project_wrapper (1) disconnected node: io_out[17]
Cell user_analog_project_wrapper (1) disconnected node: io_out[16]
Cell user_analog_project_wrapper (1) disconnected node: io_out[15]
Cell user_analog_project_wrapper (1) disconnected node: io_out[14]
Cell user_analog_project_wrapper (1) disconnected node: io_out[13]
Cell user_analog_project_wrapper (1) disconnected node: io_out[12]
Cell user_analog_project_wrapper (1) disconnected node: io_out[11]
Cell user_analog_project_wrapper (1) disconnected node: io_out[10]
Cell user_analog_project_wrapper (1) disconnected node: io_out[9]
Cell user_analog_project_wrapper (1) disconnected node: io_out[8]
Cell user_analog_project_wrapper (1) disconnected node: io_out[7]
Cell user_analog_project_wrapper (1) disconnected node: io_out[6]
Cell user_analog_project_wrapper (1) disconnected node: io_out[5]
Cell user_analog_project_wrapper (1) disconnected node: io_out[4]
Cell user_analog_project_wrapper (1) disconnected node: io_out[3]
Cell user_analog_project_wrapper (1) disconnected node: io_out[2]
Cell user_analog_project_wrapper (1) disconnected node: io_out[1]
Cell user_analog_project_wrapper (1) disconnected node: io_out[0]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[26]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[25]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[24]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[23]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[22]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[21]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[20]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[19]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[18]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[17]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[16]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[15]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[14]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[13]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[12]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[7]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[6]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[5]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[4]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[3]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[2]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[1]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[0]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[17]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[16]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[1]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[0]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[17]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[16]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[15]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[14]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[13]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[12]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[11]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[10]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[9]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[8]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[7]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[6]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[5]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[4]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[3]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[2]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[1]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[0]
Cell user_analog_project_wrapper (1) disconnected node: io_analog[4]
Cell user_analog_project_wrapper (1) disconnected node: io_analog[3]
Cell user_analog_project_wrapper (1) disconnected node: io_analog[2]
Cell user_analog_project_wrapper (1) disconnected node: io_analog[1]
Cell user_analog_project_wrapper (1) disconnected node: user_irq[2]
Cell user_analog_project_wrapper (1) disconnected node: user_irq[1]
Cell user_analog_project_wrapper (1) disconnected node: user_irq[0]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[127]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[126]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[125]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[124]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[123]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[122]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[121]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[120]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[119]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[118]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[117]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[116]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[115]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[114]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[113]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[112]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[111]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[110]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[109]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[108]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[107]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[106]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[105]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[104]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[103]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[102]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[101]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[100]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[99]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[98]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[97]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[96]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[95]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[94]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[93]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[92]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[91]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[90]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[89]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[88]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[87]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[86]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[85]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[84]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[83]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[82]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[81]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[80]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[79]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[78]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[77]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[76]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[75]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[74]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[73]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[72]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[71]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[70]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[69]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[68]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[67]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[66]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[65]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[64]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[63]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[62]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[61]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[60]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[59]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[58]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[57]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[56]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[55]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[54]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[53]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[52]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[51]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[50]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[49]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[48]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[47]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[46]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[45]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[44]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[43]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[42]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[41]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[40]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[39]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[38]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[37]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[36]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[35]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[34]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[33]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[32]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[31]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[30]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[29]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[28]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[27]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[26]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[25]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[24]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[23]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[22]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[21]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[20]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[19]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[18]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[17]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[16]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[15]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[14]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[13]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[12]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[11]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[10]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[9]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[8]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[7]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[6]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[5]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[4]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[3]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[2]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[1]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[0]
Subcircuit summary:
Circuit 1: user_analog_project_wrapper     |Circuit 2: user_analog_project_wrapper     
-------------------------------------------|-------------------------------------------
diffamp (4)                                |diffamp (4)                                
switch (28)                                |switch (28)                                
curr_mir (4)                               |curr_mir (4)                               
opamp (8)                                  |opamp (8)                                  
not (4)                                    |not (4)                                    
sky130_fd_pr__cap_mim_m3_1 (16)            |sky130_fd_pr__cap_mim_m3_1 (16)            
mux2_1 (4)                                 |mux2_1 (4)                                 
dac_cell3 (1)                              |dac_cell3 (1)                              
sky130_fd_pr__res_high_po_5p73 (4->1)      |sky130_fd_pr__res_high_po_5p73 (4->1)      
dac_cell1 (1)                              |dac_cell1 (1)                              
sky130_fd_pr__res_xhigh_po_2p85 (4->1)     |sky130_fd_pr__res_xhigh_po_2p85 (4->1)     
sky130_fd_pr__res_xhigh_po_0p35 (4->1)     |sky130_fd_pr__res_xhigh_po_0p35 (4->1)     
miel21_opamp (1)                           |miel21_opamp (1)                           
sky130_fd_pr__diode_pw2nd_05v5 (6)         |sky130_fd_pr__diode_pw2nd_05v5 (6)         
sky130_fd_pr__res_high_po (6)              |sky130_fd_pr__res_high_po (6)              
sky130_fd_pr__diode_pw2nd_11v0 (30->6)     |sky130_fd_pr__diode_pw2nd_11v0 (30->6)     
sky130_fd_pr__diode_pd2nw_11v0 (30->6)     |sky130_fd_pr__diode_pd2nw_11v0 (30->6)     
sky130_fd_pr__diode_pd2nw_05v5 (6)         |sky130_fd_pr__diode_pd2nw_05v5 (6)         
dac_cell4 (1)                              |dac_cell4 (1)                              
dac_cell2 (1)                              |dac_cell2 (1)                              
ulqc_ldo (1)                               |ulqc_ldo (1)                               
sky130_fd_pr__res_generic_m2 (4)           |sky130_fd_pr__res_generic_m2 (4)           
sky130_fd_pr__res_generic_m4 (2)           |sky130_fd_pr__res_generic_m4 (2)           
sky130_fd_pr__res_generic_m3 (6)           |sky130_fd_pr__res_generic_m3 (6)           
sky130_fd_pr__res_generic_m5 (1)           |sky130_fd_pr__res_generic_m5 (1)           
Number of devices: 120                     |Number of devices: 120                     
Number of nets: 146 **Mismatch**           |Number of nets: 148 **Mismatch**           
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: user_analog_project_wrapper     |Circuit 2: user_analog_project_wrapper     

---------------------------------------------------------------------------------------
Net: io_clamp_low[2]                       |Net: io_clamp_low[2]                       
  sky130_fd_pr__res_generic_m3/(end_a|end_ |  sky130_fd_pr__res_generic_m3/(end_a|end_ 
                                           |                                           
Net: io_clamp_low[0]                       |Net: io_clamp_low[0]                       
  sky130_fd_pr__res_generic_m3/(end_a|end_ |  sky130_fd_pr__res_generic_m3/(end_a|end_ 
                                           |                                           
Net: io_clamp_low[1]                       |Net: io_clamp_low[1]                       
  sky130_fd_pr__res_generic_m3/(end_a|end_ |  sky130_fd_pr__res_generic_m3/(end_a|end_ 
                                           |                                           
Net: io_clamp_high[0]                      |Net: io_clamp_high[0]                      
  sky130_fd_pr__res_generic_m3/(end_a|end_ |  sky130_fd_pr__res_generic_m3/(end_a|end_ 
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[3]/int |Net: MulColROs:3/ColROs:MulColROs[1]/buffe 
  opamp/proxy1 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[2]/int |Net: net2                                  
  opamp/proxy1 = 1                         |  sky130_fd_pr__res_generic_m3/(end_a|end_ 
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[1]/int |Net: net1                                  
  opamp/proxy1 = 1                         |  sky130_fd_pr__res_generic_m4/(end_a|end_ 
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[0]/int |Net: MulColROs:3/ColROs:MulColROs[3]/integ 
  opamp/proxy1 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[3]/int |Net: MulColROs:3/ColROs:MulColROs[2]/integ 
  opamp/proxy2 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[2]/int |Net: MulColROs:3/ColROs:MulColROs[1]/integ 
  opamp/proxy2 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[1]/int |Net: MulColROs:3/ColROs:MulColROs[0]/integ 
  opamp/proxy2 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[0]/int |Net: MulColROs:3/ColROs:MulColROs[3]/integ 
  opamp/proxy2 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[3]/int |Net: MulColROs:3/ColROs:MulColROs[2]/integ 
  opamp/proxy3 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[2]/int |Net: MulColROs:3/ColROs:MulColROs[1]/integ 
  opamp/proxy3 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[1]/int |Net: MulColROs:3/ColROs:MulColROs[0]/integ 
  opamp/proxy3 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[0]/int |Net: MulColROs:3/ColROs:MulColROs[3]/integ 
  opamp/proxy3 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[3]/int |Net: MulColROs:3/ColROs:MulColROs[2]/integ 
  opamp/proxy4 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[2]/int |Net: MulColROs:3/ColROs:MulColROs[1]/integ 
  opamp/proxy4 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[1]/int |Net: MulColROs:3/ColROs:MulColROs[0]/integ 
  opamp/proxy4 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[0]/int |Net: MulColROs:3/ColROs:MulColROs[3]/integ 
  opamp/proxy4 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[3]/int |Net: MulColROs:3/ColROs:MulColROs[2]/integ 
  opamp/proxy5 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[2]/int |Net: MulColROs:3/ColROs:MulColROs[1]/integ 
  opamp/proxy5 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[1]/int |Net: MulColROs:3/ColROs:MulColROs[0]/integ 
  opamp/proxy5 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[0]/int |Net: MulColROs:3/ColROs:MulColROs[3]/integ 
  opamp/proxy5 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[3]/int |Net: MulColROs:3/ColROs:MulColROs[2]/integ 
  opamp/proxy6 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[2]/int |Net: MulColROs:3/ColROs:MulColROs[1]/integ 
  opamp/proxy6 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[1]/int |Net: MulColROs:3/ColROs:MulColROs[0]/integ 
  opamp/proxy6 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[0]/int |Net: MulColROs:3/ColROs:MulColROs[3]/integ 
  opamp/proxy6 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[3]/buf |Net: MulColROs:3/ColROs:MulColROs[2]/integ 
  opamp/proxy1 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[2]/buf |Net: MulColROs:3/ColROs:MulColROs[1]/integ 
  opamp/proxy1 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[1]/buf |Net: MulColROs:3/ColROs:MulColROs[0]/integ 
  opamp/proxy1 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[0]/buf |Net: MulColROs:3/ColROs:MulColROs[3]/buffe 
  opamp/proxy1 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[3]/buf |Net: MulColROs:3/ColROs:MulColROs[2]/buffe 
  opamp/proxy2 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[2]/buf |Net: MulColROs:3/ColROs:MulColROs[1]/buffe 
  opamp/proxy2 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[1]/buf |Net: MulColROs:3/ColROs:MulColROs[0]/buffe 
  opamp/proxy2 = 1                         |  opamp/proxyopbias = 1                    
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[0]/buf |Net: MulColROs:3/ColROs:MulColROs[3]/buffe 
  opamp/proxy2 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[3]/buf |Net: MulColROs:3/ColROs:MulColROs[2]/buffe 
  opamp/proxy3 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[2]/buf |Net: MulColROs:3/ColROs:MulColROs[1]/buffe 
  opamp/proxy3 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[1]/buf |Net: MulColROs:3/ColROs:MulColROs[0]/buffe 
  opamp/proxy3 = 1                         |  opamp/proxyinp = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[0]/buf |Net: MulColROs:3/ColROs:MulColROs[3]/buffe 
  opamp/proxy3 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[3]/buf |Net: MulColROs:3/ColROs:MulColROs[2]/buffe 
  opamp/proxy4 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[2]/buf |Net: MulColROs:3/ColROs:MulColROs[1]/buffe 
  opamp/proxy4 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[1]/buf |Net: MulColROs:3/ColROs:MulColROs[0]/buffe 
  opamp/proxy4 = 1                         |  opamp/proxyinn = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[0]/buf |Net: MulColROs:3/ColROs:MulColROs[3]/buffe 
  opamp/proxy4 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[3]/buf |Net: MulColROs:3/ColROs:MulColROs[2]/buffe 
  opamp/proxy5 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[2]/buf |Net: MulColROs:3/ColROs:MulColROs[1]/buffe 
  opamp/proxy5 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[1]/buf |Net: MulColROs:3/ColROs:MulColROs[0]/buffe 
  opamp/proxy5 = 1                         |  opamp/proxyVDD = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[0]/buf |Net: MulColROs:3/ColROs:MulColROs[3]/buffe 
  opamp/proxy5 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[3]/buf |Net: MulColROs:3/ColROs:MulColROs[2]/buffe 
  opamp/proxy6 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[2]/buf |Net: MulColROs:3/ColROs:MulColROs[1]/buffe 
  opamp/proxy6 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[1]/buf |Net: MulColROs:3/ColROs:MulColROs[0]/buffe 
  opamp/proxy6 = 1                         |  opamp/proxyout = 1                       
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[0]/buf |Net: MulColROs:3/ColROs:MulColROs[3]/buffe 
  opamp/proxy6 = 1                         |  opamp/proxyVSS = 1                       
                                           |                                           
Net: dac_top_cell_0/vgnd                   |Net: MulColROs:3/ColROs:MulColROs[2]/buffe 
  dac_cell3/iout = 1                       |  opamp/proxyVSS = 1                       
  dac_cell3/vgnd = 1                       |                                           
  sky130_fd_pr__res_high_po_5p73/(1|2) = 1 |                                           
  sky130_fd_pr__res_high_po_5p73/3 = 1     |                                           
  dac_cell1/iout = 1                       |                                           
  dac_cell1/vgnd = 1                       |                                           
  sky130_fd_pr__res_xhigh_po_2p85/3 = 1    |                                           
  sky130_fd_pr__res_xhigh_po_0p35/3 = 1    |                                           
  miel21_opamp/ground = 1                  |                                           
  sky130_fd_pr__diode_pw2nd_05v5/anode = 6 |                                           
  sky130_fd_pr__res_high_po/3 = 6          |                                           
  sky130_fd_pr__diode_pw2nd_11v0/anode = 6 |                                           
  dac_cell4/iout = 1                       |                                           
  dac_cell4/vgnd = 1                       |                                           
  dac_cell2/iout = 1                       |                                           
  dac_cell2/vgnd = 1                       |                                           
  sky130_fd_pr__res_generic_m4/(end_a|end_ |                                           
                                           |                                           
Net: vssa1                                 |Net: vssa1                                 
  sky130_fd_pr__res_generic_m4/(end_a|end_ |  sky130_fd_pr__res_generic_m4/(end_a|end_ 
  sky130_fd_pr__res_generic_m3/(end_a|end_ |  sky130_fd_pr__res_generic_m3/(end_a|end_ 
                                           |                                           
(no matching net)                          |Net: MulColROs:3/ColROs:MulColROs[0]/buffe 
                                           |  opamp/proxyVSS = 1                       
                                           |                                           
(no matching net)                          |Net: dac_top_cell_vgnd                     
                                           |  dac_cell2/iout = 1                       
                                           |  dac_cell2/vgnd = 1                       
                                           |  dac_cell3/iout = 1                       
                                           |  dac_cell3/vgnd = 1                       
                                           |  dac_cell4/iout = 1                       
                                           |  dac_cell4/vgnd = 1                       
                                           |  miel21_opamp/ground = 1                  
                                           |  dac_cell1/iout = 1                       
                                           |  dac_cell1/vgnd = 1                       
                                           |  sky130_fd_pr__res_xhigh_po_2p85/3 = 1    
                                           |  sky130_fd_pr__res_xhigh_po_0p35/3 = 1    
                                           |  sky130_fd_pr__res_high_po_5p73/(1|2) = 1 
                                           |  sky130_fd_pr__res_high_po_5p73/3 = 1     
                                           |  sky130_fd_pr__diode_pw2nd_05v5/anode = 6 
                                           |  sky130_fd_pr__res_high_po/3 = 6          
                                           |  sky130_fd_pr__diode_pw2nd_11v0/anode = 6 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: /MulColROs_0/ColROs:xMulColROs[0]/int |Net: MulColROs:3/ColROs:MulColROs[0]/integ 
  switch/in = 5                            |  switch/in = 5                            
  switch/out = 1                           |  opamp/3 = 1                              
  opamp/inn = 1                            |  switch/out = 1                           
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[1]/int |Net: MulColROs:3/ColROs:MulColROs[1]/integ 
  switch/in = 5                            |  switch/in = 5                            
  switch/out = 1                           |  opamp/3 = 1                              
  opamp/inn = 1                            |  switch/out = 1                           
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[2]/int |Net: MulColROs:3/ColROs:MulColROs[2]/integ 
  switch/in = 5                            |  switch/in = 5                            
  switch/out = 1                           |  opamp/3 = 1                              
  opamp/inn = 1                            |  switch/out = 1                           
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[3]/int |Net: MulColROs:3/ColROs:MulColROs[3]/integ 
  switch/in = 5                            |  switch/in = 5                            
  switch/out = 1                           |  opamp/3 = 1                              
  opamp/inn = 1                            |  switch/out = 1                           
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[0]/x3/ |Net: MulColROs:3/ColROs:MulColROs[0]/net2  
  opamp/out = 1                            |  sky130_fd_pr__cap_mim_m3_1/2 = 4         
  switch/out = 1                           |  opamp/4 = 1                              
  sky130_fd_pr__cap_mim_m3_1/2 = 4         |  switch/out = 1                           
  mux2_1/IN1 = 1                           |  mux2_1/IN1 = 1                           
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[1]/x3/ |Net: MulColROs:3/ColROs:MulColROs[1]/net2  
  opamp/out = 1                            |  sky130_fd_pr__cap_mim_m3_1/2 = 4         
  switch/out = 1                           |  opamp/4 = 1                              
  sky130_fd_pr__cap_mim_m3_1/2 = 4         |  switch/out = 1                           
  mux2_1/IN1 = 1                           |  mux2_1/IN1 = 1                           
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[2]/x3/ |Net: MulColROs:3/ColROs:MulColROs[2]/net2  
  opamp/out = 1                            |  sky130_fd_pr__cap_mim_m3_1/2 = 4         
  switch/out = 1                           |  opamp/4 = 1                              
  sky130_fd_pr__cap_mim_m3_1/2 = 4         |  switch/out = 1                           
  mux2_1/IN1 = 1                           |  mux2_1/IN1 = 1                           
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[3]/x3/ |Net: MulColROs:3/ColROs:MulColROs[3]/net2  
  opamp/out = 1                            |  sky130_fd_pr__cap_mim_m3_1/2 = 4         
  switch/out = 1                           |  opamp/4 = 1                              
  sky130_fd_pr__cap_mim_m3_1/2 = 4         |  switch/out = 1                           
  mux2_1/IN1 = 1                           |  mux2_1/IN1 = 1                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: VSUBS                                 |Net: VSUBS                                 
  diffamp/VSS = 4                          |  diffamp/VSS = 4                          
  switch/VSS = 28                          |  switch/VSS = 28                          
  curr_mir/VSS = 4                         |  curr_mir/VSS = 4                         
  opamp/inp = 4                            |  opamp/2 = 4                              
  opamp/VSS = 8                            |  opamp/5 = 8                              
  switch/out = 4                           |  switch/out = 4                           
  not/VSS = 4                              |  not/VSS = 4                              
  mux2_1/VSS = 4                           |  mux2_1/VSS = 4                           
  ulqc_ldo/VSS = 1                         |  ulqc_ldo/VSS = 1                         
  sky130_fd_pr__res_generic_m4/(end_a|end_ |  sky130_fd_pr__res_generic_m4/(end_a|end_ 
  sky130_fd_pr__res_generic_m5/(end_a|end_ |  sky130_fd_pr__res_generic_m5/(end_a|end_ 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: gpio_analog[8]                        |Net: gpio_analog[8]                        
  opamp/opbias = 8                         |  opamp/1 = 8                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: /MulColROs_0/ColROs:xMulColROs[0]/x7/ |Net: MulColROs:3/ColROs:MulColROs[0]/net3  
  mux2_1/OUT = 1                           |  opamp/2 = 1                              
  opamp/inp = 1                            |  mux2_1/OUT = 1                           
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[1]/x7/ |Net: MulColROs:3/ColROs:MulColROs[1]/net3  
  mux2_1/OUT = 1                           |  opamp/2 = 1                              
  opamp/inp = 1                            |  mux2_1/OUT = 1                           
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[2]/x7/ |Net: MulColROs:3/ColROs:MulColROs[2]/net3  
  mux2_1/OUT = 1                           |  opamp/2 = 1                              
  opamp/inp = 1                            |  mux2_1/OUT = 1                           
                                           |                                           
Net: /MulColROs_0/ColROs:xMulColROs[3]/x7/ |Net: MulColROs:3/ColROs:MulColROs[3]/net3  
  mux2_1/OUT = 1                           |  opamp/2 = 1                              
  opamp/inp = 1                            |  mux2_1/OUT = 1                           
                                           |                                           
Net: io_analog[7]                          |Net: io_analog[7]                          
  opamp/inn = 1                            |  opamp/3 = 1                              
  opamp/out = 1                            |  opamp/4 = 1                              
                                           |                                           
Net: io_analog[8]                          |Net: io_analog[8]                          
  opamp/inn = 1                            |  opamp/3 = 1                              
  opamp/out = 1                            |  opamp/4 = 1                              
                                           |                                           
Net: io_analog[9]                          |Net: io_analog[9]                          
  opamp/inn = 1                            |  opamp/3 = 1                              
  opamp/out = 1                            |  opamp/4 = 1                              
                                           |                                           
Net: io_analog[10]                         |Net: io_analog[10]                         
  opamp/inn = 1                            |  opamp/3 = 1                              
  opamp/out = 1                            |  opamp/4 = 1                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vccd2                                 |Net: vccd2                                 
  diffamp/VDD = 4                          |  diffamp/VDD = 4                          
  switch/VDD = 28                          |  switch/VDD = 28                          
  curr_mir/VDD = 4                         |  curr_mir/VDD = 4                         
  opamp/VDD = 8                            |  opamp/6 = 8                              
  not/VDD = 4                              |  not/VDD = 4                              
  mux2_1/VDD = 4                           |  mux2_1/VDD = 4                           
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: user_analog_project_wrapper     |Circuit 2: user_analog_project_wrapper     

---------------------------------------------------------------------------------------
Instance: MulColROs_0/ColROs:xMulColROs[0] |Instance: MulColROs:3/ColROs:MulColROs[0]/ 
  opbias = 8                               |  proxyopbias = 1                          
  inp = 2                                  |  proxyinp = 1                             
  inn = 2                                  |  proxyinn = 1                             
  VDD = 52                                 |  proxyVDD = 1                             
  out = 2                                  |  proxyout = 1                             
  VSS = 63                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 8                                    
  proxy2 = 1                               |  2 = 2                                    
  proxy3 = 1                               |  3 = 2                                    
  proxy4 = 1                               |  4 = 2                                    
  proxy5 = 1                               |  5 = 63                                   
  proxy6 = 1                               |  6 = 52                                   
                                           |                                           
Instance: MulColROs_0/ColROs:xMulColROs[1] |Instance: MulColROs:3/ColROs:MulColROs[1]/ 
  opbias = 8                               |  proxyopbias = 1                          
  inp = 2                                  |  proxyinp = 1                             
  inn = 2                                  |  proxyinn = 1                             
  VDD = 52                                 |  proxyVDD = 1                             
  out = 2                                  |  proxyout = 1                             
  VSS = 63                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 8                                    
  proxy2 = 1                               |  2 = 2                                    
  proxy3 = 1                               |  3 = 2                                    
  proxy4 = 1                               |  4 = 2                                    
  proxy5 = 1                               |  5 = 63                                   
  proxy6 = 1                               |  6 = 52                                   
                                           |                                           
Instance: MulColROs_0/ColROs:xMulColROs[2] |Instance: MulColROs:3/ColROs:MulColROs[2]/ 
  opbias = 8                               |  proxyopbias = 1                          
  inp = 2                                  |  proxyinp = 1                             
  inn = 2                                  |  proxyinn = 1                             
  VDD = 52                                 |  proxyVDD = 1                             
  out = 2                                  |  proxyout = 1                             
  VSS = 63                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 8                                    
  proxy2 = 1                               |  2 = 2                                    
  proxy3 = 1                               |  3 = 2                                    
  proxy4 = 1                               |  4 = 2                                    
  proxy5 = 1                               |  5 = 63                                   
  proxy6 = 1                               |  6 = 52                                   
                                           |                                           
Instance: MulColROs_0/ColROs:xMulColROs[3] |Instance: MulColROs:3/ColROs:MulColROs[3]/ 
  opbias = 8                               |  proxyopbias = 1                          
  inp = 2                                  |  proxyinp = 1                             
  inn = 2                                  |  proxyinn = 1                             
  VDD = 52                                 |  proxyVDD = 1                             
  out = 2                                  |  proxyout = 1                             
  VSS = 63                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 8                                    
  proxy2 = 1                               |  2 = 2                                    
  proxy3 = 1                               |  3 = 2                                    
  proxy4 = 1                               |  4 = 2                                    
  proxy5 = 1                               |  5 = 63                                   
  proxy6 = 1                               |  6 = 52                                   
                                           |                                           
Instance: MulColROs_0/ColROs:xMulColROs[0] |Instance: MulColROs:3/ColROs:MulColROs[0]/ 
  opbias = 8                               |  proxyopbias = 1                          
  inp = 63                                 |  proxyinp = 1                             
  inn = 7                                  |  proxyinn = 1                             
  VDD = 52                                 |  proxyVDD = 1                             
  out = 7                                  |  proxyout = 1                             
  VSS = 63                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 8                                    
  proxy2 = 1                               |  2 = 63                                   
  proxy3 = 1                               |  3 = 7                                    
  proxy4 = 1                               |  4 = 7                                    
  proxy5 = 1                               |  5 = 63                                   
  proxy6 = 1                               |  6 = 52                                   
                                           |                                           
Instance: MulColROs_0/ColROs:xMulColROs[1] |Instance: MulColROs:3/ColROs:MulColROs[1]/ 
  opbias = 8                               |  proxyopbias = 1                          
  inp = 63                                 |  proxyinp = 1                             
  inn = 7                                  |  proxyinn = 1                             
  VDD = 52                                 |  proxyVDD = 1                             
  out = 7                                  |  proxyout = 1                             
  VSS = 63                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 8                                    
  proxy2 = 1                               |  2 = 63                                   
  proxy3 = 1                               |  3 = 7                                    
  proxy4 = 1                               |  4 = 7                                    
  proxy5 = 1                               |  5 = 63                                   
  proxy6 = 1                               |  6 = 52                                   
                                           |                                           
Instance: MulColROs_0/ColROs:xMulColROs[2] |Instance: MulColROs:3/ColROs:MulColROs[2]/ 
  opbias = 8                               |  proxyopbias = 1                          
  inp = 63                                 |  proxyinp = 1                             
  inn = 7                                  |  proxyinn = 1                             
  VDD = 52                                 |  proxyVDD = 1                             
  out = 7                                  |  proxyout = 1                             
  VSS = 63                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 8                                    
  proxy2 = 1                               |  2 = 63                                   
  proxy3 = 1                               |  3 = 7                                    
  proxy4 = 1                               |  4 = 7                                    
  proxy5 = 1                               |  5 = 63                                   
  proxy6 = 1                               |  6 = 52                                   
                                           |                                           
Instance: MulColROs_0/ColROs:xMulColROs[3] |Instance: MulColROs:3/ColROs:MulColROs[3]/ 
  opbias = 8                               |  proxyopbias = 1                          
  inp = 63                                 |  proxyinp = 1                             
  inn = 7                                  |  proxyinn = 1                             
  VDD = 52                                 |  proxyVDD = 1                             
  out = 7                                  |  proxyout = 1                             
  VSS = 63                                 |  proxyVSS = 1                             
  proxy1 = 1                               |  1 = 8                                    
  proxy2 = 1                               |  2 = 63                                   
  proxy3 = 1                               |  3 = 7                                    
  proxy4 = 1                               |  4 = 7                                    
  proxy5 = 1                               |  5 = 63                                   
  proxy6 = 1                               |  6 = 52                                   
---------------------------------------------------------------------------------------
Netlists do not match.

Subcircuit pins:
Circuit 1: user_analog_project_wrapper     |Circuit 2: user_analog_project_wrapper     
-------------------------------------------|-------------------------------------------
io_clamp_low[2]                            |vssa1 **Mismatch**                         
io_clamp_low[0]                            |(no matching pin)                          
io_clamp_low[1]                            |io_clamp_low[2] **Mismatch**               
io_clamp_high[0]                           |io_clamp_low[0] **Mismatch**               
vssa1                                      |(no matching pin)                          
vssa2                                      |vssa2                                      
io_clamp_high[2]                           |io_clamp_high[2]                           
io_clamp_high[1]                           |io_clamp_high[1]                           
vssd2                                      |vssd2                                      
la_data_out[126]                           |la_data_out[126]                           
io_oeb[9]                                  |io_oeb[9]                                  
la_data_out[125]                           |la_data_out[125]                           
io_oeb[10]                                 |io_oeb[10]                                 
la_data_out[127]                           |la_data_out[127]                           
io_oeb[8]                                  |io_oeb[8]                                  
la_data_out[124]                           |la_data_out[124]                           
io_oeb[11]                                 |io_oeb[11]                                 
gpio_analog[2]                             |gpio_analog[2]                             
gpio_analog[4]                             |gpio_analog[4]                             
gpio_analog[3]                             |gpio_analog[3]                             
gpio_analog[15]                            |gpio_analog[15]                            
gpio_analog[14]                            |gpio_analog[14]                            
gpio_analog[13]                            |gpio_analog[13]                            
gpio_analog[12]                            |gpio_analog[12]                            
gpio_analog[11]                            |gpio_analog[11]                            
gpio_analog[10]                            |gpio_analog[10]                            
gpio_analog[9]                             |gpio_analog[9]                             
gpio_analog[7]                             |gpio_analog[7]                             
io_in[23]                                  |io_in[23]                                  
la_data_out[4]                             |la_data_out[1] **Mismatch**                
la_data_out[3]                             |la_data_out[2] **Mismatch**                
la_data_out[2]                             |la_data_out[3] **Mismatch**                
la_data_out[1]                             |la_data_out[4] **Mismatch**                
la_data_out[0]                             |la_data_out[0]                             
vdda1                                      |vdda1                                      
gpio_analog[6]                             |gpio_analog[6]                             
io_in_3v3[11]                              |io_in_3v3[11]                              
io_in_3v3[10]                              |io_in_3v3[10]                              
io_in_3v3[9]                               |io_in_3v3[9]                               
io_in_3v3[8]                               |io_in_3v3[8]                               
gpio_analog[5]                             |gpio_analog[5]                             
gpio_analog[8]                             |gpio_analog[8]                             
la_data_out[5]                             |la_data_out[5]                             
io_analog[7]                               |io_analog[7]                               
io_analog[8]                               |io_analog[8]                               
io_analog[9]                               |io_analog[9]                               
io_analog[10]                              |io_analog[10]                              
io_analog[0]                               |io_analog[0]                               
io_analog[6]                               |io_analog[6]                               
io_analog[5]                               |io_analog[5]                               
vccd2                                      |vccd2                                      
gpio_analog[0]                             |gpio_analog[0]                             
gpio_analog[16]                            |gpio_analog[16]                            
gpio_analog[17]                            |gpio_analog[17]                            
gpio_analog[1]                             |gpio_analog[1]                             
gpio_noesd[0]                              |gpio_noesd[0]                              
gpio_noesd[10]                             |gpio_noesd[10]                             
gpio_noesd[11]                             |gpio_noesd[11]                             
gpio_noesd[12]                             |gpio_noesd[12]                             
gpio_noesd[13]                             |gpio_noesd[13]                             
gpio_noesd[14]                             |gpio_noesd[14]                             
gpio_noesd[15]                             |gpio_noesd[15]                             
gpio_noesd[16]                             |gpio_noesd[16]                             
gpio_noesd[17]                             |gpio_noesd[17]                             
gpio_noesd[1]                              |gpio_noesd[1]                              
gpio_noesd[2]                              |gpio_noesd[2]                              
gpio_noesd[3]                              |gpio_noesd[3]                              
gpio_noesd[4]                              |gpio_noesd[4]                              
gpio_noesd[5]                              |gpio_noesd[5]                              
gpio_noesd[6]                              |gpio_noesd[6]                              
gpio_noesd[7]                              |gpio_noesd[7]                              
gpio_noesd[8]                              |gpio_noesd[8]                              
gpio_noesd[9]                              |gpio_noesd[9]                              
io_analog[1]                               |io_analog[1]                               
io_analog[2]                               |io_analog[2]                               
io_analog[3]                               |io_analog[3]                               
io_analog[4]                               |io_analog[4]                               
io_in[0]                                   |io_in[0]                                   
io_in[10]                                  |io_in[10]                                  
io_in[11]                                  |io_in[11]                                  
io_in[12]                                  |io_in[12]                                  
io_in[13]                                  |io_in[13]                                  
io_in[14]                                  |io_in[14]                                  
io_in[15]                                  |io_in[15]                                  
io_in[16]                                  |io_in[16]                                  
io_in[17]                                  |io_in[17]                                  
io_in[18]                                  |io_in[18]                                  
io_in[19]                                  |io_in[19]                                  
io_in[1]                                   |io_in[1]                                   
io_in[20]                                  |io_in[20]                                  
io_in[21]                                  |io_in[21]                                  
io_in[22]                                  |io_in[22]                                  
io_in[24]                                  |io_in[24]                                  
io_in[25]                                  |io_in[25]                                  
io_in[26]                                  |io_in[26]                                  
io_in[2]                                   |io_in[2]                                   
io_in[3]                                   |io_in[3]                                   
io_in[4]                                   |io_in[4]                                   
io_in[5]                                   |io_in[5]                                   
io_in[6]                                   |io_in[6]                                   
io_in[7]                                   |io_in[7]                                   
io_in[8]                                   |io_in[8]                                   
io_in[9]                                   |io_in[9]                                   
io_in_3v3[0]                               |io_in_3v3[0]                               
io_in_3v3[12]                              |io_in_3v3[12]                              
io_in_3v3[13]                              |io_in_3v3[13]                              
io_in_3v3[14]                              |io_in_3v3[14]                              
io_in_3v3[15]                              |io_in_3v3[15]                              
io_in_3v3[16]                              |io_in_3v3[16]                              
io_in_3v3[17]                              |io_in_3v3[17]                              
io_in_3v3[18]                              |io_in_3v3[18]                              
io_in_3v3[19]                              |io_in_3v3[19]                              
io_in_3v3[1]                               |io_in_3v3[1]                               
io_in_3v3[20]                              |io_in_3v3[20]                              
io_in_3v3[21]                              |io_in_3v3[21]                              
io_in_3v3[22]                              |io_in_3v3[22]                              
io_in_3v3[23]                              |io_in_3v3[23]                              
io_in_3v3[24]                              |io_in_3v3[24]                              
io_in_3v3[25]                              |io_in_3v3[25]                              
io_in_3v3[26]                              |io_in_3v3[26]                              
io_in_3v3[2]                               |io_in_3v3[2]                               
io_in_3v3[3]                               |io_in_3v3[3]                               
io_in_3v3[4]                               |io_in_3v3[4]                               
io_in_3v3[5]                               |io_in_3v3[5]                               
io_in_3v3[6]                               |io_in_3v3[6]                               
io_in_3v3[7]                               |io_in_3v3[7]                               
io_oeb[0]                                  |io_oeb[0]                                  
io_oeb[12]                                 |io_oeb[12]                                 
io_oeb[13]                                 |io_oeb[13]                                 
io_oeb[14]                                 |io_oeb[14]                                 
io_oeb[15]                                 |io_oeb[15]                                 
io_oeb[16]                                 |io_oeb[16]                                 
io_oeb[17]                                 |io_oeb[17]                                 
io_oeb[18]                                 |io_oeb[18]                                 
io_oeb[19]                                 |io_oeb[19]                                 
io_oeb[1]                                  |io_oeb[1]                                  
io_oeb[20]                                 |io_oeb[20]                                 
io_oeb[21]                                 |io_oeb[21]                                 
io_oeb[22]                                 |io_oeb[22]                                 
io_oeb[23]                                 |io_oeb[23]                                 
io_oeb[24]                                 |io_oeb[24]                                 
io_oeb[25]                                 |io_oeb[25]                                 
io_oeb[26]                                 |io_oeb[26]                                 
io_oeb[2]                                  |io_oeb[2]                                  
io_oeb[3]                                  |io_oeb[3]                                  
io_oeb[4]                                  |io_oeb[4]                                  
io_oeb[5]                                  |io_oeb[5]                                  
io_oeb[6]                                  |io_oeb[6]                                  
io_oeb[7]                                  |io_oeb[7]                                  
io_out[0]                                  |io_out[0]                                  
io_out[10]                                 |io_out[10]                                 
io_out[11]                                 |io_out[11]                                 
io_out[12]                                 |io_out[12]                                 
io_out[13]                                 |io_out[13]                                 
io_out[14]                                 |io_out[14]                                 
io_out[15]                                 |io_out[15]                                 
io_out[16]                                 |io_out[16]                                 
io_out[17]                                 |io_out[17]                                 
io_out[18]                                 |io_out[18]                                 
io_out[19]                                 |io_out[19]                                 
io_out[1]                                  |io_out[1]                                  
io_out[20]                                 |io_out[20]                                 
io_out[21]                                 |io_out[21]                                 
io_out[22]                                 |io_out[22]                                 
io_out[23]                                 |io_out[23]                                 
io_out[24]                                 |io_out[24]                                 
io_out[25]                                 |io_out[25]                                 
io_out[26]                                 |io_out[26]                                 
io_out[2]                                  |io_out[2]                                  
io_out[3]                                  |io_out[3]                                  
io_out[4]                                  |io_out[4]                                  
io_out[5]                                  |io_out[5]                                  
io_out[6]                                  |io_out[6]                                  
io_out[7]                                  |io_out[7]                                  
io_out[8]                                  |io_out[8]                                  
io_out[9]                                  |io_out[9]                                  
la_data_in[0]                              |la_data_in[0]                              
la_data_in[100]                            |la_data_in[100]                            
la_data_in[101]                            |la_data_in[101]                            
la_data_in[102]                            |la_data_in[102]                            
la_data_in[103]                            |la_data_in[103]                            
la_data_in[104]                            |la_data_in[104]                            
la_data_in[105]                            |la_data_in[105]                            
la_data_in[106]                            |la_data_in[106]                            
la_data_in[107]                            |la_data_in[107]                            
la_data_in[108]                            |la_data_in[108]                            
la_data_in[109]                            |la_data_in[109]                            
la_data_in[10]                             |la_data_in[10]                             
la_data_in[110]                            |la_data_in[110]                            
la_data_in[111]                            |la_data_in[111]                            
la_data_in[112]                            |la_data_in[112]                            
la_data_in[113]                            |la_data_in[113]                            
la_data_in[114]                            |la_data_in[114]                            
la_data_in[115]                            |la_data_in[115]                            
la_data_in[116]                            |la_data_in[116]                            
la_data_in[117]                            |la_data_in[117]                            
la_data_in[118]                            |la_data_in[118]                            
la_data_in[119]                            |la_data_in[119]                            
la_data_in[11]                             |la_data_in[11]                             
la_data_in[120]                            |la_data_in[120]                            
la_data_in[121]                            |la_data_in[121]                            
la_data_in[122]                            |la_data_in[122]                            
la_data_in[123]                            |la_data_in[123]                            
la_data_in[124]                            |la_data_in[124]                            
la_data_in[125]                            |la_data_in[125]                            
la_data_in[126]                            |la_data_in[126]                            
la_data_in[127]                            |la_data_in[127]                            
la_data_in[12]                             |la_data_in[12]                             
la_data_in[13]                             |la_data_in[13]                             
la_data_in[14]                             |la_data_in[14]                             
la_data_in[15]                             |la_data_in[15]                             
la_data_in[16]                             |la_data_in[16]                             
la_data_in[17]                             |la_data_in[17]                             
la_data_in[18]                             |la_data_in[18]                             
la_data_in[19]                             |la_data_in[19]                             
la_data_in[1]                              |la_data_in[1]                              
la_data_in[20]                             |la_data_in[20]                             
la_data_in[21]                             |la_data_in[21]                             
la_data_in[22]                             |la_data_in[22]                             
la_data_in[23]                             |la_data_in[23]                             
la_data_in[24]                             |la_data_in[24]                             
la_data_in[25]                             |la_data_in[25]                             
la_data_in[26]                             |la_data_in[26]                             
la_data_in[27]                             |la_data_in[27]                             
la_data_in[28]                             |la_data_in[28]                             
la_data_in[29]                             |la_data_in[29]                             
la_data_in[2]                              |la_data_in[2]                              
la_data_in[30]                             |la_data_in[30]                             
la_data_in[31]                             |la_data_in[31]                             
la_data_in[32]                             |la_data_in[32]                             
la_data_in[33]                             |la_data_in[33]                             
la_data_in[34]                             |la_data_in[34]                             
la_data_in[35]                             |la_data_in[35]                             
la_data_in[36]                             |la_data_in[36]                             
la_data_in[37]                             |la_data_in[37]                             
la_data_in[38]                             |la_data_in[38]                             
la_data_in[39]                             |la_data_in[39]                             
la_data_in[3]                              |la_data_in[3]                              
la_data_in[40]                             |la_data_in[40]                             
la_data_in[41]                             |la_data_in[41]                             
la_data_in[42]                             |la_data_in[42]                             
la_data_in[43]                             |la_data_in[43]                             
la_data_in[44]                             |la_data_in[44]                             
la_data_in[45]                             |la_data_in[45]                             
la_data_in[46]                             |la_data_in[46]                             
la_data_in[47]                             |la_data_in[47]                             
la_data_in[48]                             |la_data_in[48]                             
la_data_in[49]                             |la_data_in[49]                             
la_data_in[4]                              |la_data_in[4]                              
la_data_in[50]                             |la_data_in[50]                             
la_data_in[51]                             |la_data_in[51]                             
la_data_in[52]                             |la_data_in[52]                             
la_data_in[53]                             |la_data_in[53]                             
la_data_in[54]                             |la_data_in[54]                             
la_data_in[55]                             |la_data_in[55]                             
la_data_in[56]                             |la_data_in[56]                             
la_data_in[57]                             |la_data_in[57]                             
la_data_in[58]                             |la_data_in[58]                             
la_data_in[59]                             |la_data_in[59]                             
la_data_in[5]                              |la_data_in[5]                              
la_data_in[60]                             |la_data_in[60]                             
la_data_in[61]                             |la_data_in[61]                             
la_data_in[62]                             |la_data_in[62]                             
la_data_in[63]                             |la_data_in[63]                             
la_data_in[64]                             |la_data_in[64]                             
la_data_in[65]                             |la_data_in[65]                             
la_data_in[66]                             |la_data_in[66]                             
la_data_in[67]                             |la_data_in[67]                             
la_data_in[68]                             |la_data_in[68]                             
la_data_in[69]                             |la_data_in[69]                             
la_data_in[6]                              |la_data_in[6]                              
la_data_in[70]                             |la_data_in[70]                             
la_data_in[71]                             |la_data_in[71]                             
la_data_in[72]                             |la_data_in[72]                             
la_data_in[73]                             |la_data_in[73]                             
la_data_in[74]                             |la_data_in[74]                             
la_data_in[75]                             |la_data_in[75]                             
la_data_in[76]                             |la_data_in[76]                             
la_data_in[77]                             |la_data_in[77]                             
la_data_in[78]                             |la_data_in[78]                             
la_data_in[79]                             |la_data_in[79]                             
la_data_in[7]                              |la_data_in[7]                              
la_data_in[80]                             |la_data_in[80]                             
la_data_in[81]                             |la_data_in[81]                             
la_data_in[82]                             |la_data_in[82]                             
la_data_in[83]                             |la_data_in[83]                             
la_data_in[84]                             |la_data_in[84]                             
la_data_in[85]                             |la_data_in[85]                             
la_data_in[86]                             |la_data_in[86]                             
la_data_in[87]                             |la_data_in[87]                             
la_data_in[88]                             |la_data_in[88]                             
la_data_in[89]                             |la_data_in[89]                             
la_data_in[8]                              |la_data_in[8]                              
la_data_in[90]                             |la_data_in[90]                             
la_data_in[91]                             |la_data_in[91]                             
la_data_in[92]                             |la_data_in[92]                             
la_data_in[93]                             |la_data_in[93]                             
la_data_in[94]                             |la_data_in[94]                             
la_data_in[95]                             |la_data_in[95]                             
la_data_in[96]                             |la_data_in[96]                             
la_data_in[97]                             |la_data_in[97]                             
la_data_in[98]                             |la_data_in[98]                             
la_data_in[99]                             |la_data_in[99]                             
la_data_in[9]                              |la_data_in[9]                              
la_data_out[100]                           |la_data_out[100]                           
la_data_out[101]                           |la_data_out[101]                           
la_data_out[102]                           |la_data_out[102]                           
la_data_out[103]                           |la_data_out[103]                           
la_data_out[104]                           |la_data_out[104]                           
la_data_out[105]                           |la_data_out[105]                           
la_data_out[106]                           |la_data_out[106]                           
la_data_out[107]                           |la_data_out[107]                           
la_data_out[108]                           |la_data_out[108]                           
la_data_out[109]                           |la_data_out[109]                           
la_data_out[10]                            |la_data_out[10]                            
la_data_out[110]                           |la_data_out[110]                           
la_data_out[111]                           |la_data_out[111]                           
la_data_out[112]                           |la_data_out[112]                           
la_data_out[113]                           |la_data_out[113]                           
la_data_out[114]                           |la_data_out[114]                           
la_data_out[115]                           |la_data_out[115]                           
la_data_out[116]                           |la_data_out[116]                           
la_data_out[117]                           |la_data_out[117]                           
la_data_out[118]                           |la_data_out[118]                           
la_data_out[119]                           |la_data_out[119]                           
la_data_out[11]                            |la_data_out[11]                            
la_data_out[120]                           |la_data_out[120]                           
la_data_out[121]                           |la_data_out[121]                           
la_data_out[122]                           |la_data_out[122]                           
la_data_out[123]                           |la_data_out[123]                           
la_data_out[12]                            |la_data_out[12]                            
la_data_out[13]                            |la_data_out[13]                            
la_data_out[14]                            |la_data_out[14]                            
la_data_out[15]                            |la_data_out[15]                            
la_data_out[16]                            |la_data_out[16]                            
la_data_out[17]                            |la_data_out[17]                            
la_data_out[18]                            |la_data_out[18]                            
la_data_out[19]                            |la_data_out[19]                            
la_data_out[20]                            |la_data_out[20]                            
la_data_out[21]                            |la_data_out[21]                            
la_data_out[22]                            |la_data_out[22]                            
la_data_out[23]                            |la_data_out[23]                            
la_data_out[24]                            |la_data_out[24]                            
la_data_out[25]                            |la_data_out[25]                            
la_data_out[26]                            |la_data_out[26]                            
la_data_out[27]                            |la_data_out[27]                            
la_data_out[28]                            |la_data_out[28]                            
la_data_out[29]                            |la_data_out[29]                            
la_data_out[30]                            |la_data_out[30]                            
la_data_out[31]                            |la_data_out[31]                            
la_data_out[32]                            |la_data_out[32]                            
la_data_out[33]                            |la_data_out[33]                            
la_data_out[34]                            |la_data_out[34]                            
la_data_out[35]                            |la_data_out[35]                            
la_data_out[36]                            |la_data_out[36]                            
la_data_out[37]                            |la_data_out[37]                            
la_data_out[38]                            |la_data_out[38]                            
la_data_out[39]                            |la_data_out[39]                            
la_data_out[40]                            |la_data_out[40]                            
la_data_out[41]                            |la_data_out[41]                            
la_data_out[42]                            |la_data_out[42]                            
la_data_out[43]                            |la_data_out[43]                            
la_data_out[44]                            |la_data_out[44]                            
la_data_out[45]                            |la_data_out[45]                            
la_data_out[46]                            |la_data_out[46]                            
la_data_out[47]                            |la_data_out[47]                            
la_data_out[48]                            |la_data_out[48]                            
la_data_out[49]                            |la_data_out[49]                            
la_data_out[50]                            |la_data_out[50]                            
la_data_out[51]                            |la_data_out[51]                            
la_data_out[52]                            |la_data_out[52]                            
la_data_out[53]                            |la_data_out[53]                            
la_data_out[54]                            |la_data_out[54]                            
la_data_out[55]                            |la_data_out[55]                            
la_data_out[56]                            |la_data_out[56]                            
la_data_out[57]                            |la_data_out[57]                            
la_data_out[58]                            |la_data_out[58]                            
la_data_out[59]                            |la_data_out[59]                            
la_data_out[60]                            |la_data_out[60]                            
la_data_out[61]                            |la_data_out[61]                            
la_data_out[62]                            |la_data_out[62]                            
la_data_out[63]                            |la_data_out[63]                            
la_data_out[64]                            |la_data_out[64]                            
la_data_out[65]                            |la_data_out[65]                            
la_data_out[66]                            |la_data_out[66]                            
la_data_out[67]                            |la_data_out[67]                            
la_data_out[68]                            |la_data_out[68]                            
la_data_out[69]                            |la_data_out[69]                            
la_data_out[6]                             |la_data_out[6]                             
la_data_out[70]                            |la_data_out[70]                            
la_data_out[71]                            |la_data_out[71]                            
la_data_out[72]                            |la_data_out[72]                            
la_data_out[73]                            |la_data_out[73]                            
la_data_out[74]                            |la_data_out[74]                            
la_data_out[75]                            |la_data_out[75]                            
la_data_out[76]                            |la_data_out[76]                            
la_data_out[77]                            |la_data_out[77]                            
la_data_out[78]                            |la_data_out[78]                            
la_data_out[79]                            |la_data_out[79]                            
la_data_out[7]                             |la_data_out[7]                             
la_data_out[80]                            |la_data_out[80]                            
la_data_out[81]                            |la_data_out[81]                            
la_data_out[82]                            |la_data_out[82]                            
la_data_out[83]                            |la_data_out[83]                            
la_data_out[84]                            |la_data_out[84]                            
la_data_out[85]                            |la_data_out[85]                            
la_data_out[86]                            |la_data_out[86]                            
la_data_out[87]                            |la_data_out[87]                            
la_data_out[88]                            |la_data_out[88]                            
la_data_out[89]                            |la_data_out[89]                            
la_data_out[8]                             |la_data_out[8]                             
la_data_out[90]                            |la_data_out[90]                            
la_data_out[91]                            |la_data_out[91]                            
la_data_out[92]                            |la_data_out[92]                            
la_data_out[93]                            |la_data_out[93]                            
la_data_out[94]                            |la_data_out[94]                            
la_data_out[95]                            |la_data_out[95]                            
la_data_out[96]                            |la_data_out[96]                            
la_data_out[97]                            |la_data_out[97]                            
la_data_out[98]                            |la_data_out[98]                            
la_data_out[99]                            |la_data_out[99]                            
la_data_out[9]                             |la_data_out[9]                             
la_oenb[0]                                 |la_oenb[0]                                 
la_oenb[100]                               |la_oenb[100]                               
la_oenb[101]                               |la_oenb[101]                               
la_oenb[102]                               |la_oenb[102]                               
la_oenb[103]                               |la_oenb[103]                               
la_oenb[104]                               |la_oenb[104]                               
la_oenb[105]                               |la_oenb[105]                               
la_oenb[106]                               |la_oenb[106]                               
la_oenb[107]                               |la_oenb[107]                               
la_oenb[108]                               |la_oenb[108]                               
la_oenb[109]                               |la_oenb[109]                               
la_oenb[10]                                |la_oenb[10]                                
la_oenb[110]                               |la_oenb[110]                               
la_oenb[111]                               |la_oenb[111]                               
la_oenb[112]                               |la_oenb[112]                               
la_oenb[113]                               |la_oenb[113]                               
la_oenb[114]                               |la_oenb[114]                               
la_oenb[115]                               |la_oenb[115]                               
la_oenb[116]                               |la_oenb[116]                               
la_oenb[117]                               |la_oenb[117]                               
la_oenb[118]                               |la_oenb[118]                               
la_oenb[119]                               |la_oenb[119]                               
la_oenb[11]                                |la_oenb[11]                                
la_oenb[120]                               |la_oenb[120]                               
la_oenb[121]                               |la_oenb[121]                               
la_oenb[122]                               |la_oenb[122]                               
la_oenb[123]                               |la_oenb[123]                               
la_oenb[124]                               |la_oenb[124]                               
la_oenb[125]                               |la_oenb[125]                               
la_oenb[126]                               |la_oenb[126]                               
la_oenb[127]                               |la_oenb[127]                               
la_oenb[12]                                |la_oenb[12]                                
la_oenb[13]                                |la_oenb[13]                                
la_oenb[14]                                |la_oenb[14]                                
la_oenb[15]                                |la_oenb[15]                                
la_oenb[16]                                |la_oenb[16]                                
la_oenb[17]                                |la_oenb[17]                                
la_oenb[18]                                |la_oenb[18]                                
la_oenb[19]                                |la_oenb[19]                                
la_oenb[1]                                 |la_oenb[1]                                 
la_oenb[20]                                |la_oenb[20]                                
la_oenb[21]                                |la_oenb[21]                                
la_oenb[22]                                |la_oenb[22]                                
la_oenb[23]                                |la_oenb[23]                                
la_oenb[24]                                |la_oenb[24]                                
la_oenb[25]                                |la_oenb[25]                                
la_oenb[26]                                |la_oenb[26]                                
la_oenb[27]                                |la_oenb[27]                                
la_oenb[28]                                |la_oenb[28]                                
la_oenb[29]                                |la_oenb[29]                                
la_oenb[2]                                 |la_oenb[2]                                 
la_oenb[30]                                |la_oenb[30]                                
la_oenb[31]                                |la_oenb[31]                                
la_oenb[32]                                |la_oenb[32]                                
la_oenb[33]                                |la_oenb[33]                                
la_oenb[34]                                |la_oenb[34]                                
la_oenb[35]                                |la_oenb[35]                                
la_oenb[36]                                |la_oenb[36]                                
la_oenb[37]                                |la_oenb[37]                                
la_oenb[38]                                |la_oenb[38]                                
la_oenb[39]                                |la_oenb[39]                                
la_oenb[3]                                 |la_oenb[3]                                 
la_oenb[40]                                |la_oenb[40]                                
la_oenb[41]                                |la_oenb[41]                                
la_oenb[42]                                |la_oenb[42]                                
la_oenb[43]                                |la_oenb[43]                                
la_oenb[44]                                |la_oenb[44]                                
la_oenb[45]                                |la_oenb[45]                                
la_oenb[46]                                |la_oenb[46]                                
la_oenb[47]                                |la_oenb[47]                                
la_oenb[48]                                |la_oenb[48]                                
la_oenb[49]                                |la_oenb[49]                                
la_oenb[4]                                 |la_oenb[4]                                 
la_oenb[50]                                |la_oenb[50]                                
la_oenb[51]                                |la_oenb[51]                                
la_oenb[52]                                |la_oenb[52]                                
la_oenb[53]                                |la_oenb[53]                                
la_oenb[54]                                |la_oenb[54]                                
la_oenb[55]                                |la_oenb[55]                                
la_oenb[56]                                |la_oenb[56]                                
la_oenb[57]                                |la_oenb[57]                                
la_oenb[58]                                |la_oenb[58]                                
la_oenb[59]                                |la_oenb[59]                                
la_oenb[5]                                 |la_oenb[5]                                 
la_oenb[60]                                |la_oenb[60]                                
la_oenb[61]                                |la_oenb[61]                                
la_oenb[62]                                |la_oenb[62]                                
la_oenb[63]                                |la_oenb[63]                                
la_oenb[64]                                |la_oenb[64]                                
la_oenb[65]                                |la_oenb[65]                                
la_oenb[66]                                |la_oenb[66]                                
la_oenb[67]                                |la_oenb[67]                                
la_oenb[68]                                |la_oenb[68]                                
la_oenb[69]                                |la_oenb[69]                                
la_oenb[6]                                 |la_oenb[6]                                 
la_oenb[70]                                |la_oenb[70]                                
la_oenb[71]                                |la_oenb[71]                                
la_oenb[72]                                |la_oenb[72]                                
la_oenb[73]                                |la_oenb[73]                                
la_oenb[74]                                |la_oenb[74]                                
la_oenb[75]                                |la_oenb[75]                                
la_oenb[76]                                |la_oenb[76]                                
la_oenb[77]                                |la_oenb[77]                                
la_oenb[78]                                |la_oenb[78]                                
la_oenb[79]                                |la_oenb[79]                                
la_oenb[7]                                 |la_oenb[7]                                 
la_oenb[80]                                |la_oenb[80]                                
la_oenb[81]                                |la_oenb[81]                                
la_oenb[82]                                |la_oenb[82]                                
la_oenb[83]                                |la_oenb[83]                                
la_oenb[84]                                |la_oenb[84]                                
la_oenb[85]                                |la_oenb[85]                                
la_oenb[86]                                |la_oenb[86]                                
la_oenb[87]                                |la_oenb[87]                                
la_oenb[88]                                |la_oenb[88]                                
la_oenb[89]                                |la_oenb[89]                                
la_oenb[8]                                 |la_oenb[8]                                 
la_oenb[90]                                |la_oenb[90]                                
la_oenb[91]                                |la_oenb[91]                                
la_oenb[92]                                |la_oenb[92]                                
la_oenb[93]                                |la_oenb[93]                                
la_oenb[94]                                |la_oenb[94]                                
la_oenb[95]                                |la_oenb[95]                                
la_oenb[96]                                |la_oenb[96]                                
la_oenb[97]                                |la_oenb[97]                                
la_oenb[98]                                |la_oenb[98]                                
la_oenb[99]                                |la_oenb[99]                                
la_oenb[9]                                 |la_oenb[9]                                 
user_clock2                                |user_clock2                                
user_irq[0]                                |user_irq[0]                                
user_irq[1]                                |user_irq[1]                                
user_irq[2]                                |user_irq[2]                                
vccd1                                      |vccd1                                      
vdda2                                      |vdda2                                      
vssd1                                      |vssd1                                      
wb_clk_i                                   |wb_clk_i                                   
wb_rst_i                                   |wb_rst_i                                   
wbs_ack_o                                  |wbs_ack_o                                  
wbs_adr_i[0]                               |wbs_adr_i[0]                               
wbs_adr_i[10]                              |wbs_adr_i[10]                              
wbs_adr_i[11]                              |wbs_adr_i[11]                              
wbs_adr_i[12]                              |wbs_adr_i[12]                              
wbs_adr_i[13]                              |wbs_adr_i[13]                              
wbs_adr_i[14]                              |wbs_adr_i[14]                              
wbs_adr_i[15]                              |wbs_adr_i[15]                              
wbs_adr_i[16]                              |wbs_adr_i[16]                              
wbs_adr_i[17]                              |wbs_adr_i[17]                              
wbs_adr_i[18]                              |wbs_adr_i[18]                              
wbs_adr_i[19]                              |wbs_adr_i[19]                              
wbs_adr_i[1]                               |wbs_adr_i[1]                               
wbs_adr_i[20]                              |wbs_adr_i[20]                              
wbs_adr_i[21]                              |wbs_adr_i[21]                              
wbs_adr_i[22]                              |wbs_adr_i[22]                              
wbs_adr_i[23]                              |wbs_adr_i[23]                              
wbs_adr_i[24]                              |wbs_adr_i[24]                              
wbs_adr_i[25]                              |wbs_adr_i[25]                              
wbs_adr_i[26]                              |wbs_adr_i[26]                              
wbs_adr_i[27]                              |wbs_adr_i[27]                              
wbs_adr_i[28]                              |wbs_adr_i[28]                              
wbs_adr_i[29]                              |wbs_adr_i[29]                              
wbs_adr_i[2]                               |wbs_adr_i[2]                               
wbs_adr_i[30]                              |wbs_adr_i[30]                              
wbs_adr_i[31]                              |wbs_adr_i[31]                              
wbs_adr_i[3]                               |wbs_adr_i[3]                               
wbs_adr_i[4]                               |wbs_adr_i[4]                               
wbs_adr_i[5]                               |wbs_adr_i[5]                               
wbs_adr_i[6]                               |wbs_adr_i[6]                               
wbs_adr_i[7]                               |wbs_adr_i[7]                               
wbs_adr_i[8]                               |wbs_adr_i[8]                               
wbs_adr_i[9]                               |wbs_adr_i[9]                               
wbs_cyc_i                                  |wbs_cyc_i                                  
wbs_dat_i[0]                               |wbs_dat_i[0]                               
wbs_dat_i[10]                              |wbs_dat_i[10]                              
wbs_dat_i[11]                              |wbs_dat_i[11]                              
wbs_dat_i[12]                              |wbs_dat_i[12]                              
wbs_dat_i[13]                              |wbs_dat_i[13]                              
wbs_dat_i[14]                              |wbs_dat_i[14]                              
wbs_dat_i[15]                              |wbs_dat_i[15]                              
wbs_dat_i[16]                              |wbs_dat_i[16]                              
wbs_dat_i[17]                              |wbs_dat_i[17]                              
wbs_dat_i[18]                              |wbs_dat_i[18]                              
wbs_dat_i[19]                              |wbs_dat_i[19]                              
wbs_dat_i[1]                               |wbs_dat_i[1]                               
wbs_dat_i[20]                              |wbs_dat_i[20]                              
wbs_dat_i[21]                              |wbs_dat_i[21]                              
wbs_dat_i[22]                              |wbs_dat_i[22]                              
wbs_dat_i[23]                              |wbs_dat_i[23]                              
wbs_dat_i[24]                              |wbs_dat_i[24]                              
wbs_dat_i[25]                              |wbs_dat_i[25]                              
wbs_dat_i[26]                              |wbs_dat_i[26]                              
wbs_dat_i[27]                              |wbs_dat_i[27]                              
wbs_dat_i[28]                              |wbs_dat_i[28]                              
wbs_dat_i[29]                              |wbs_dat_i[29]                              
wbs_dat_i[2]                               |wbs_dat_i[2]                               
wbs_dat_i[30]                              |wbs_dat_i[30]                              
wbs_dat_i[31]                              |wbs_dat_i[31]                              
wbs_dat_i[3]                               |wbs_dat_i[3]                               
wbs_dat_i[4]                               |wbs_dat_i[4]                               
wbs_dat_i[5]                               |wbs_dat_i[5]                               
wbs_dat_i[6]                               |wbs_dat_i[6]                               
wbs_dat_i[7]                               |wbs_dat_i[7]                               
wbs_dat_i[8]                               |wbs_dat_i[8]                               
wbs_dat_i[9]                               |wbs_dat_i[9]                               
wbs_dat_o[0]                               |wbs_dat_o[0]                               
wbs_dat_o[10]                              |wbs_dat_o[10]                              
wbs_dat_o[11]                              |wbs_dat_o[11]                              
wbs_dat_o[12]                              |wbs_dat_o[12]                              
wbs_dat_o[13]                              |wbs_dat_o[13]                              
wbs_dat_o[14]                              |wbs_dat_o[14]                              
wbs_dat_o[15]                              |wbs_dat_o[15]                              
wbs_dat_o[16]                              |wbs_dat_o[16]                              
wbs_dat_o[17]                              |wbs_dat_o[17]                              
wbs_dat_o[18]                              |wbs_dat_o[18]                              
wbs_dat_o[19]                              |wbs_dat_o[19]                              
wbs_dat_o[1]                               |wbs_dat_o[1]                               
wbs_dat_o[20]                              |wbs_dat_o[20]                              
wbs_dat_o[21]                              |wbs_dat_o[21]                              
wbs_dat_o[22]                              |wbs_dat_o[22]                              
wbs_dat_o[23]                              |wbs_dat_o[23]                              
wbs_dat_o[24]                              |wbs_dat_o[24]                              
wbs_dat_o[25]                              |wbs_dat_o[25]                              
wbs_dat_o[26]                              |wbs_dat_o[26]                              
wbs_dat_o[27]                              |wbs_dat_o[27]                              
wbs_dat_o[28]                              |wbs_dat_o[28]                              
wbs_dat_o[29]                              |wbs_dat_o[29]                              
wbs_dat_o[2]                               |wbs_dat_o[2]                               
wbs_dat_o[30]                              |wbs_dat_o[30]                              
wbs_dat_o[31]                              |wbs_dat_o[31]                              
wbs_dat_o[3]                               |wbs_dat_o[3]                               
wbs_dat_o[4]                               |wbs_dat_o[4]                               
wbs_dat_o[5]                               |wbs_dat_o[5]                               
wbs_dat_o[6]                               |wbs_dat_o[6]                               
wbs_dat_o[7]                               |wbs_dat_o[7]                               
wbs_dat_o[8]                               |wbs_dat_o[8]                               
wbs_dat_o[9]                               |wbs_dat_o[9]                               
wbs_sel_i[0]                               |wbs_sel_i[0]                               
wbs_sel_i[1]                               |wbs_sel_i[1]                               
wbs_sel_i[2]                               |wbs_sel_i[2]                               
wbs_sel_i[3]                               |wbs_sel_i[3]                               
wbs_stb_i                                  |wbs_stb_i                                  
wbs_we_i                                   |wbs_we_i                                   
(no matching pin)                          |io_clamp_high[0]                           
(no matching pin)                          |io_clamp_low[1]                            
io_clamp_low[0]                            |(no matching pin)                          
vssa1                                      |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for user_analog_project_wrapper and user_analog_project_wrapper altered to match.
Device classes user_analog_project_wrapper and user_analog_project_wrapper are equivalent.

Final result: Top level cell failed pin matching.
