INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Repository/FPGA-midterm/SOC/Average/Average.srcs/sources_1/new/average.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module average
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Repository/FPGA-midterm/SOC/Average/Average.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
