

================================================================
== Synthesis Summary Report of 'gemm'
================================================================
+ General Information: 
    * Date:           Fri Apr  4 11:06:10 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        hls_prj
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |     Modules     | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |     |
    |     & Loops     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +-----------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ gemm           |     -|  0.05|   131369|  6.568e+05|         -|   131370|     -|        no|     -|  22 (~0%)|  10693 (~0%)|  6102 (~0%)|    -|
    | o outer_middle  |    II|  3.65|   131367|  6.568e+05|       328|       32|  4096|       yes|     -|         -|            -|           -|    -|
    +-----------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| m1_address0   | 12       |
| m1_address1   | 12       |
| m1_q0         | 64       |
| m1_q1         | 64       |
| m2_address0   | 12       |
| m2_address1   | 12       |
| m2_q0         | 64       |
| m2_q1         | 64       |
| prod_address0 | 12       |
| prod_d0       | 64       |
+---------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| m1       | in        | double*  |
| m2       | in        | double*  |
| prod     | out       | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| m1       | m1_address0   | port    | offset   |
| m1       | m1_ce0        | port    |          |
| m1       | m1_q0         | port    |          |
| m1       | m1_address1   | port    | offset   |
| m1       | m1_ce1        | port    |          |
| m1       | m1_q1         | port    |          |
| m2       | m2_address0   | port    | offset   |
| m2       | m2_ce0        | port    |          |
| m2       | m2_q0         | port    |          |
| m2       | m2_address1   | port    | offset   |
| m2       | m2_ce1        | port    |          |
| m2       | m2_q1         | port    |          |
| prod     | prod_address0 | port    | offset   |
| prod     | prod_ce0      | port    |          |
| prod     | prod_we0      | port    |          |
| prod     | prod_d0       | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+-----------+------+---------+---------+
| Name                                | DSP | Pragma | Variable  | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+-----------+------+---------+---------+
| + gemm                              | 22  |        |           |      |         |         |
|   add_ln8_fu_1453_p2                | -   |        | add_ln8   | add  | fabric  | 0       |
|   add_ln8_1_fu_1476_p2              | -   |        | add_ln8_1 | add  | fabric  | 0       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult      | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1     | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_1    | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_1   | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_2    | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_2   | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_3    | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_3   | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_4    | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_4   | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_5    | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_5   | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_6    | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_6   | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_7    | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_7   | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_8    | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_8   | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_9    | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_9   | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_s    | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_s   | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_10   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_10  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_11   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_11  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_12   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_12  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_13   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_13  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_14   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_14  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_15   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_15  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_16   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_16  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_17   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_17  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_18   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_18  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_19   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_19  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_20   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_20  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_21   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_21  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_22   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_22  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_23   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_23  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_24   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_24  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_25   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_25  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_26   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_26  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_27   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_27  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_28   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_28  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_29   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_29  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_30   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sum_1_30  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_31   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_31  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_32   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_32  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_33   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_33  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_34   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_34  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_35   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_35  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_36   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_36  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_37   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_37  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_38   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_38  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_39   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_39  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_40   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_40  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_41   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_41  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_42   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_42  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_43   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_43  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_44   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_44  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_45   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_45  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_46   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_46  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_47   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_47  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_48   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_48  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_49   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_49  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_50   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_50  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_51   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_51  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_52   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_52  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_53   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_53  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_54   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_54  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_55   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_55  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_56   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_56  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_57   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_57  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_58   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_58  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_59   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_59  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_60   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_60  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U3  | 8   |        | mult_61   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_61  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U4  | 8   |        | mult_62   | dmul | maxdsp  | 4       |
|   dadd_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sum_1_62  | dadd | fulldsp | 4       |
|   add_ln9_fu_1556_p2                | -   |        | add_ln9   | add  | fabric  | 0       |
+-------------------------------------+-----+--------+-----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

