Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Mon Apr 24 14:34:28 2017
| Host             : DESKTOP-NBTEJI2 running 64-bit major release  (build 9200)
| Command          : report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
| Design           : test_env
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 26.067 (Junction temp exceeded!) |
| Dynamic (W)              | 25.581                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     2.833 |      536 |       --- |             --- |
|   LUT as Logic           |     1.835 |      269 |     20800 |            1.29 |
|   LUT as Distributed RAM |     0.766 |       88 |      9600 |            0.92 |
|   CARRY4                 |     0.126 |       20 |      8150 |            0.25 |
|   F7/F8 Muxes            |     0.087 |       48 |     32600 |            0.15 |
|   Register               |     0.012 |       47 |     41600 |            0.11 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       11 |       --- |             --- |
| Signals                  |     3.719 |      429 |       --- |             --- |
| I/O                      |    19.030 |       33 |       106 |           31.13 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    26.067 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.916 |       6.576 |      0.341 |
| Vccaux    |       1.800 |     0.750 |       0.696 |      0.053 |
| Vcco33    |       3.300 |     5.380 |       5.379 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| test_env                       |    25.581 |
|   ex1                          |     0.322 |
|   id1                          |     1.090 |
|     rg1                        |     1.090 |
|       matrice_reg_r1_0_7_0_5   |     0.148 |
|       matrice_reg_r1_0_7_12_15 |     0.095 |
|       matrice_reg_r1_0_7_6_11  |     0.137 |
|       matrice_reg_r2_0_7_0_5   |     0.132 |
|       matrice_reg_r2_0_7_12_15 |     0.098 |
|       matrice_reg_r2_0_7_6_11  |     0.152 |
|   if1                          |     4.031 |
|   mem1                         |     0.802 |
|     matrice_reg_0_255_0_0      |     0.045 |
|     matrice_reg_0_255_10_10    |     0.046 |
|     matrice_reg_0_255_11_11    |     0.049 |
|     matrice_reg_0_255_12_12    |     0.047 |
|     matrice_reg_0_255_13_13    |     0.053 |
|     matrice_reg_0_255_14_14    |     0.044 |
|     matrice_reg_0_255_15_15    |     0.052 |
|     matrice_reg_0_255_1_1      |     0.047 |
|     matrice_reg_0_255_2_2      |     0.051 |
|     matrice_reg_0_255_3_3      |     0.045 |
|     matrice_reg_0_255_4_4      |     0.051 |
|     matrice_reg_0_255_5_5      |     0.050 |
|     matrice_reg_0_255_6_6      |     0.047 |
|     matrice_reg_0_255_7_7      |     0.048 |
|     matrice_reg_0_255_8_8      |     0.051 |
|     matrice_reg_0_255_9_9      |     0.055 |
|   mpg1                         |     0.224 |
|   mpg2                         |    <0.001 |
+--------------------------------+-----------+


