<HdlDevice Language="vhdl" Emulate="data_sink_qdac.hdl" Version="2"
           libraries='util platform'
           OnlyTargets='isim modelsim xsim' >
  <ComponentSpec>
  <Property Name="num_input_samples" Type="ushort"
                                     initial="true"
                                     Default="4096"
                                     Description="Number of input samples sent."/>

    <Port Name="out" Producer="true" Protocol="ComplexShortWithMetadata-prot"/>
  </ComponentSpec>

  <StreamInterface Name="out" 
		   DataWidth="32" 
		   ClockDirection="out" 
		   InsertEOM="true" 
		   WorkerEOF="true"/>

  <Supports Worker="data_sink_qdac">
    <Connect port="dev" to="dev"/>
  </Supports>
</HdlDevice>

