# Reading D:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do bitty_riscv_sopc_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying D:/intelFPGA/18.1/modelsim_ase/win32aloem/modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {bitty_riscv_sopc.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:11 on May 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." bitty_riscv_sopc.vo 
# -- Compiling module bitty_riscv_sopc
# -- Compiling module hard_block
# 
# Top level modules:
# 	bitty_riscv_sopc
# End time: 11:12:14 on May 29,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/work/Verimake/bitty_core_de10_lite/tb {E:/work/Verimake/bitty_core_de10_lite/tb/bitty_riscv_sopc_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:14 on May 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/work/Verimake/bitty_core_de10_lite/tb" E:/work/Verimake/bitty_core_de10_lite/tb/bitty_riscv_sopc_tb.v 
# -- Compiling module bitty_riscv_sopc_tb
# 
# Top level modules:
# 	bitty_riscv_sopc_tb
# End time: 11:12:15 on May 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  bitty_riscv_sopc_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" bitty_riscv_sopc_tb 
# Start time: 11:12:15 on May 29,2020
# Loading work.bitty_riscv_sopc_tb
# Loading work.bitty_riscv_sopc
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_ram_block
# Loading fiftyfivenm_ver.fiftyfivenm_ram_register
# Loading fiftyfivenm_ver.fiftyfivenm_ram_pulse_generator
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) bitty_riscv_sopc.vo(829728): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /bitty_riscv_sopc_tb/u_bitty_riscv_sopc/\~QUARTUS_CREATED_ADC1~  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) bitty_riscv_sopc.vo(829728): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-3017) bitty_riscv_sopc.vo(829751): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /bitty_riscv_sopc_tb/u_bitty_riscv_sopc/\~QUARTUS_CREATED_ADC2~  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) bitty_riscv_sopc.vo(829751): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: Design size of 87797 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# --------- test running --------
#####--Time out--#####
# ** Note: $stop    : E:/work/Verimake/bitty_core_de10_lite/tb/bitty_riscv_sopc_tb.v(94)
#    Time: 35 us  Iteration: 0  Instance: /bitty_riscv_sopc_tb
# Break in Module bitty_riscv_sopc_tb at E:/work/Verimake/bitty_core_de10_lite/tb/bitty_riscv_sopc_tb.v line 94
quit -sim
# End time: 11:20:22 on May 29,2020, Elapsed time: 0:08:07
# Errors: 0, Warnings: 5
