Release 10.1.03 Map K.39 (nt)
Xilinx Mapping Report File for Design 'system'

Design Information
------------------
Command Line   : map -timing -ol high -xe n -register_duplication -o
system_map.ncd -w -pr b system.ngd system.pcf 
Target Device  : xc5vsx95t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.46.12.2 $
Mapped Date    : Wed Sep 01 16:56:46 2010

Design Summary
--------------
Number of errors:      0
Number of warnings:  103
Slice Logic Utilization:
  Number of Slice Registers:                14,599 out of  58,880   24%
    Number used as Flip Flops:              14,598
    Number used as Latches:                      1
  Number of Slice LUTs:                     12,352 out of  58,880   20%
    Number used as logic:                    9,598 out of  58,880   16%
      Number using O6 output only:           7,740
      Number using O5 output only:           1,492
      Number using O5 and O6:                  366
    Number used as Memory:                   2,573 out of  24,320   10%
      Number used as Dual Port RAM:             87
        Number using O6 output only:            87
      Number used as Shift Register:         2,486
        Number using O6 output only:         2,486
    Number used as exclusive route-thru:       181
  Number of route-thrus:                     1,710 out of 117,760    1%
    Number using O6 output only:             1,663
    Number using O5 output only:                47

Slice Logic Distribution:
  Number of occupied Slices:                 5,980 out of  14,720   40%
  Number of LUT Flip Flop pairs used:       16,366
    Number with an unused Flip Flop:         1,767 out of  16,366   10%
    Number with an unused LUT:               4,014 out of  16,366   24%
    Number of fully used LUT-FF pairs:      10,585 out of  16,366   64%
    Number of unique control sets:             273
    Number of slice register sites lost
      to control set restrictions:             552 out of  58,880    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       124 out of     640   19%
    IOB Flip Flops:                             98

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      73 out of     244   29%
    Number using BlockRAM only:                 73
    Total primitives used:
      Number of 36k BlockRAM used:              24
      Number of 18k BlockRAM used:              98
    Total Memory used (KB):                  2,628 out of   8,784   29%
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
  Number of DCM_ADVs:                            2 out of      12   16%
  Number of DSP48Es:                           100 out of     640   15%

Peak Memory Usage:  984 MB
Total REAL time to MAP completion:  7 mins 12 secs 
Total CPU time to MAP completion:   7 mins 12 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network N1 has no load.
WARNING:LIT:395 - The above warning message base_net_load_rule is repeated 1139
   more times for the following (max. 5 shown):
   N18,
   N19,
   N20,
   N21,
   N22
   To see the details of these warning messages, please use the -detail switch.
WARNING:MapLib:701 - Signal epb_addr_gp<5> connected to top level port
   epb_addr_gp<5> has been removed.
WARNING:MapLib:701 - Signal epb_addr_gp<4> connected to top level port
   epb_addr_gp<4> has been removed.
WARNING:MapLib:701 - Signal epb_addr_gp<3> connected to top level port
   epb_addr_gp<3> has been removed.
WARNING:MapLib:701 - Signal adc0overrange_n connected to top level port
   adc0overrange_n has been removed.
WARNING:MapLib:701 - Signal adc0overrange_p connected to top level port
   adc0overrange_p has been removed.
WARNING:MapLib:701 - Signal adc0sync_n connected to top level port adc0sync_n
   has been removed.
WARNING:MapLib:701 - Signal adc0sync_p connected to top level port adc0sync_p
   has been removed.
WARNING:MapLib:701 - Signal aux0_clk_n connected to top level port aux0_clk_n
   has been removed.
WARNING:MapLib:701 - Signal aux0_clk_p connected to top level port aux0_clk_p
   has been removed.
WARNING:MapLib:701 - Signal aux1_clk_n connected to top level port aux1_clk_n
   has been removed.
WARNING:MapLib:701 - Signal aux1_clk_p connected to top level port aux1_clk_p
   has been removed.
WARNING:MapLib:701 - Signal sys_clk_n connected to top level port sys_clk_n has
   been removed.
WARNING:MapLib:701 - Signal sys_clk_p connected to top level port sys_clk_p has
   been removed.
WARNING:MapLib:41 - All members of TNM group "sys_clk_n" have been optimized out
   of the design.
WARNING:MapLib:41 - All members of TNM group
   "infrastructure_inst_infrastructure_inst_sys_clk2x_int" have been optimized
   out of the design.
WARNING:MapLib:50 - The period specification "TS_sys_clk_n" has been discarded
   because the group "sys_clk_n" has been optimized away.
WARNING:MapLib:50 - The period specification
   "TS_infrastructure_inst_infrastructure_inst_sys_clk2x_int" has been discarded
   because the group "infrastructure_inst_infrastructure_inst_sys_clk2x_int" has
   been optimized away.
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_0 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_0_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_0 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_0_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_0 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_0_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_0 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_0_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_1 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_1_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_1 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_1_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_1 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_1_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_1 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_1_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_2 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_2_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_2 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_2_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_2 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_2_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_2 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_2_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_3 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_3_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_3 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_3_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_3 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_3_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_3 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_3_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_4 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_4_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_4 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_4_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_4 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_4_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_4 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_4_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_5 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_5_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_5 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_5_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_5 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_5_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_5 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_5_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_6 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_6_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_6 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_6_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_6 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_6_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_6 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_6_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_7 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_7_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_7 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_7_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_7 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_7_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_7 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r
   amb36_7_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_0 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_0_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_0 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_0_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_0 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_0_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_0 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_0_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_1 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_1_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_1 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_1_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_1 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_1_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_1 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_1_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_2 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_2_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_2 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_2_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_2 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_2_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_2 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_2_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_3 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_3_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_3 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_3_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_3 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_3_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_3 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_3_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_4 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_4_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_4 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_4_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_4 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_4_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_4 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_4_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_5 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_5_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_5 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_5_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_5 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_5_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_5 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_5_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_6 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_6_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_6 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_6_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_6 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_6_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_6 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_6_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_7 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_7_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_7 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_7_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_7 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_7_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_7 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/r
   amb36_7_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_vacc0_bram_ramblk/r4_5g_specv5_snap_vacc0_bram_ramblk/ramb3
   6_0 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_vacc0_bram_ramblk/r4_5g_specv5_snap_vacc0_bram_ramblk/ramb3
   6_0_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_vacc0_bram_ramblk/r4_5g_specv5_snap_vacc0_bram_ramblk/ramb3
   6_0 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_vacc0_bram_ramblk/r4_5g_specv5_snap_vacc0_bram_ramblk/ramb3
   6_0_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_vacc0_bram_ramblk/r4_5g_specv5_snap_vacc0_bram_ramblk/ramb3
   6_0 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_vacc0_bram_ramblk/r4_5g_specv5_snap_vacc0_bram_ramblk/ramb3
   6_0_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_vacc0_bram_ramblk/r4_5g_specv5_snap_vacc0_bram_ramblk/ramb3
   6_0 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_vacc0_bram_ramblk/r4_5g_specv5_snap_vacc0_bram_ramblk/ramb3
   6_0_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_vacc1_bram_ramblk/r4_5g_specv5_snap_vacc1_bram_ramblk/ramb3
   6_0 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_vacc1_bram_ramblk/r4_5g_specv5_snap_vacc1_bram_ramblk/ramb3
   6_0_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_vacc1_bram_ramblk/r4_5g_specv5_snap_vacc1_bram_ramblk/ramb3
   6_0 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_vacc1_bram_ramblk/r4_5g_specv5_snap_vacc1_bram_ramblk/ramb3
   6_0_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_vacc1_bram_ramblk/r4_5g_specv5_snap_vacc1_bram_ramblk/ramb3
   6_0 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_vacc1_bram_ramblk/r4_5g_specv5_snap_vacc1_bram_ramblk/ramb3
   6_0_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_vacc1_bram_ramblk/r4_5g_specv5_snap_vacc1_bram_ramblk/ramb3
   6_0 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_vacc1_bram_ramblk/r4_5g_specv5_snap_vacc1_bram_ramblk/ramb3
   6_0_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_vacc2_bram_ramblk/r4_5g_specv5_snap_vacc2_bram_ramblk/ramb3
   6_0 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_vacc2_bram_ramblk/r4_5g_specv5_snap_vacc2_bram_ramblk/ramb3
   6_0_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_vacc2_bram_ramblk/r4_5g_specv5_snap_vacc2_bram_ramblk/ramb3
   6_0 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_vacc2_bram_ramblk/r4_5g_specv5_snap_vacc2_bram_ramblk/ramb3
   6_0_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_vacc2_bram_ramblk/r4_5g_specv5_snap_vacc2_bram_ramblk/ramb3
   6_0 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_vacc2_bram_ramblk/r4_5g_specv5_snap_vacc2_bram_ramblk/ramb3
   6_0_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_vacc2_bram_ramblk/r4_5g_specv5_snap_vacc2_bram_ramblk/ramb3
   6_0 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_vacc2_bram_ramblk/r4_5g_specv5_snap_vacc2_bram_ramblk/ramb3
   6_0_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_vacc3_bram_ramblk/r4_5g_specv5_snap_vacc3_bram_ramblk/ramb3
   6_0 of frag REGCLKAU connected to power/ground net
   r4_5g_specv5_snap_vacc3_bram_ramblk/r4_5g_specv5_snap_vacc3_bram_ramblk/ramb3
   6_0_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_vacc3_bram_ramblk/r4_5g_specv5_snap_vacc3_bram_ramblk/ramb3
   6_0 of frag REGCLKAL connected to power/ground net
   r4_5g_specv5_snap_vacc3_bram_ramblk/r4_5g_specv5_snap_vacc3_bram_ramblk/ramb3
   6_0_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_vacc3_bram_ramblk/r4_5g_specv5_snap_vacc3_bram_ramblk/ramb3
   6_0 of frag REGCLKBU connected to power/ground net
   r4_5g_specv5_snap_vacc3_bram_ramblk/r4_5g_specv5_snap_vacc3_bram_ramblk/ramb3
   6_0_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specv5_snap_vacc3_bram_ramblk/r4_5g_specv5_snap_vacc3_bram_ramblk/ramb3
   6_0 of frag REGCLKBL connected to power/ground net
   r4_5g_specv5_snap_vacc3_bram_ramblk/r4_5g_specv5_snap_vacc3_bram_ramblk/ramb3
   6_0_REGCLKBL_tiesig
WARNING:Timing:3325 - Timing Constraint 
   "NET "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_clk_buf" PERIOD = 6.6667 ns
   HIGH 50%"
    fails the maximum period check for input clock
   "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_clk_buf" to DCM_ADV block
   "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/dcm_inst_1" because the period
   constraint value (6666 ps) exceeds the maximum internal period limit of 4168
   ps.   Please reduce the period of the constraint to remove this timing
   failure.
WARNING:Timing:3326 - Timing Constraint 
   "NET "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_clk_buf" PERIOD = 6.6667 ns
   HIGH 50%"
    fails the maximum period check for output clock
   "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_clk_dcm" from DCM_ADV block
   "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/dcm_inst_1" because the period
   constraint value (13332 ps) exceeds the maximum internal period limit of 8334
   ps.   Please reduce the period of the constraint to remove this timing
   failure.
WARNING:PhysDesignRules:367 - The signal <infrastructure_inst/dly_clk> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_reset> is incomplete. The signal
   does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:Map:220 - The command line option -timing is automatically supported for
   this architecture. Therefore, it is not necessary to specify this option.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal adc0clk_n are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal adc0clk_p are pushed forward
   through input buffer.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
1951 block(s) removed
1041 block(s) optimized away
1573 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "N1" is loadless and has been removed.
 Loadless block "XST_VCC" (ONE) removed.
The signal "opb0_M_busLock" is loadless and has been removed.
 Loadless block "epb_opb_bridge_inst/XST_VCC" (ONE) removed.
The signal "r4_5g_specV5_acc_len_user_data_out<21>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/USER_LOGIC_I/user_data_out_21" (FF)
removed.
The signal "r4_5g_specV5_acc_len_user_data_out<22>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/USER_LOGIC_I/user_data_out_22" (FF)
removed.
The signal "r4_5g_specV5_acc_len_user_data_out<23>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/USER_LOGIC_I/user_data_out_23" (FF)
removed.
The signal "r4_5g_specV5_acc_len_user_data_out<24>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/USER_LOGIC_I/user_data_out_24" (FF)
removed.
The signal "r4_5g_specV5_acc_len_user_data_out<25>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/USER_LOGIC_I/user_data_out_25" (FF)
removed.
The signal "r4_5g_specV5_acc_len_user_data_out<26>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/USER_LOGIC_I/user_data_out_26" (FF)
removed.
The signal "r4_5g_specV5_acc_len_user_data_out<27>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/USER_LOGIC_I/user_data_out_27" (FF)
removed.
The signal "r4_5g_specV5_acc_len_user_data_out<28>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/USER_LOGIC_I/user_data_out_28" (FF)
removed.
The signal "r4_5g_specV5_acc_len_user_data_out<29>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/USER_LOGIC_I/user_data_out_29" (FF)
removed.
The signal "r4_5g_specV5_acc_len_user_data_out<30>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/USER_LOGIC_I/user_data_out_30" (FF)
removed.
The signal "r4_5g_specV5_acc_len_user_data_out<31>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/USER_LOGIC_I/user_data_out_31" (FF)
removed.
The signal "r4_5g_specV5_adc_5g_user_outofrange0" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/mem/g
dm.dm/dout_i_64" (FF) removed.
  The signal
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/mem/g
dm.dm/_varindex0000<64>" is loadless and has been removed.
The signal "r4_5g_specV5_adc_5g_user_outofrange1" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/mem/g
dm.dm/dout_i_65" (FF) removed.
  The signal
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/mem/g
dm.dm/_varindex0000<65>" is loadless and has been removed.
The signal "r4_5g_specV5_adc_5g_user_sync0" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/mem/g
dm.dm/dout_i_66" (FF) removed.
  The signal
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/mem/g
dm.dm/_varindex0000<66>" is loadless and has been removed.
The signal "r4_5g_specV5_adc_5g_user_sync1" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/mem/g
dm.dm/dout_i_67" (FF) removed.
  The signal
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/mem/g
dm.dm/_varindex0000<67>" is loadless and has been removed.
The signal "r4_5g_specV5_adc_5g_user_sync2" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/mem/g
dm.dm/dout_i_68" (FF) removed.
  The signal
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/mem/g
dm.dm/_varindex0000<68>" is loadless and has been removed.
The signal "r4_5g_specV5_adc_5g_user_sync3" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/mem/g
dm.dm/dout_i_69" (FF) removed.
  The signal
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/mem/g
dm.dm/_varindex0000<69>" is loadless and has been removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<10>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_10" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<11>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_11" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<12>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_12" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<13>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_13" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<14>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_14" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<15>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_15" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<16>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_16" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<17>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_17" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<18>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_18" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<19>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_19" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<1>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_1" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<20>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_20" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<21>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_21" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<22>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_22" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<23>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_23" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<24>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_24" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<25>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_25" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<26>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_26" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<27>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_27" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<28>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_28" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<29>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_29" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<2>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_2" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<30>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_30" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<31>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_31" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<3>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_3" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<4>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_4" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<5>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_5" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<6>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_6" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<7>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_7" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<8>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_8" (FF)
removed.
The signal "r4_5g_specV5_cnt_rst_user_data_out<9>" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I/user_data_out_9" (FF)
removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<0>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<10>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<11>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<12>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<13>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<14>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<15>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<16>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<17>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<18>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<19>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<1>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<20>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<21>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<22>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<23>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<24>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<25>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<26>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<27>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<28>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<29>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<2>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<30>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<31>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<3>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<4>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<5>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<6>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<7>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<8>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_data_out<9>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<0>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<10>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<11>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<12>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<13>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<14>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<15>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<16>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<17>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<18>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<19>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<1>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<20>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<21>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<22>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<23>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<24>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<25>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<26>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<27>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<28>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<29>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<2>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<30>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<31>" is loadless and has
been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<3>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<4>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<5>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<6>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<7>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<8>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_data_out<9>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<10>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_10" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<11>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_11" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<12>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_12" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<13>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_13" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<14>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_14" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<15>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_15" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<16>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_16" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<17>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_17" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<18>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_18" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<19>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_19" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<1>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_1" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<20>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_20" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<21>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_21" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<22>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_22" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<23>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_23" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<24>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_24" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<25>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_25" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<26>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_26" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<27>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_27" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<28>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_28" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<29>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_29" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<2>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_2" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<30>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_30" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<31>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_31" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<3>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_3" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<4>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_4" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<5>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_5" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<6>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_6" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<7>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_7" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<8>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_8" (FF) removed.
The signal "r4_5g_specV5_snap_adc_ctrl_user_data_out<9>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_9" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<0>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<10>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<11>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<12>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<13>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<14>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<15>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<16>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<17>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<18>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<19>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<1>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<20>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<21>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<22>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<23>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<24>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<25>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<26>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<27>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<28>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<29>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<2>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<30>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<31>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<3>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<4>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<5>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<6>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<7>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<8>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_bram_data_out<9>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<10>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_10" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<11>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_11" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<12>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_12" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<13>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_13" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<14>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_14" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<15>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_15" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<16>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_16" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<17>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_17" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<18>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_18" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<19>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_19" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<20>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_20" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<21>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_21" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<22>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_22" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<23>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_23" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<24>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_24" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<25>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_25" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<26>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_26" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<27>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_27" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<28>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_28" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<29>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_29" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<30>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_30" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<31>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_31" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<3>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_3" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<4>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_4" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<5>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_5" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<6>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_6" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<7>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_7" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<8>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_8" (FF) removed.
The signal "r4_5g_specV5_snap_vacc0_ctrl_user_data_out<9>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_9" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<0>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<10>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<11>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<12>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<13>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<14>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<15>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<16>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<17>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<18>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<19>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<1>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<20>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<21>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<22>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<23>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<24>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<25>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<26>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<27>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<28>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<29>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<2>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<30>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<31>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<3>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<4>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<5>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<6>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<7>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<8>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_bram_data_out<9>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<10>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_10" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<11>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_11" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<12>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_12" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<13>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_13" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<14>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_14" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<15>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_15" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<16>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_16" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<17>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_17" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<18>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_18" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<19>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_19" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<20>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_20" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<21>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_21" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<22>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_22" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<23>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_23" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<24>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_24" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<25>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_25" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<26>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_26" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<27>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_27" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<28>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_28" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<29>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_29" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<30>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_30" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<31>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_31" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<3>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_3" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<4>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_4" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<5>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_5" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<6>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_6" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<7>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_7" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<8>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_8" (FF) removed.
The signal "r4_5g_specV5_snap_vacc1_ctrl_user_data_out<9>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_9" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<0>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<10>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<11>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<12>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<13>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<14>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<15>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<16>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<17>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<18>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<19>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<1>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<20>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<21>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<22>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<23>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<24>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<25>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<26>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<27>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<28>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<29>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<2>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<30>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<31>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<3>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<4>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<5>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<6>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<7>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<8>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_bram_data_out<9>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<10>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_10" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<11>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_11" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<12>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_12" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<13>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_13" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<14>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_14" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<15>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_15" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<16>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_16" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<17>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_17" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<18>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_18" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<19>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_19" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<20>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_20" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<21>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_21" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<22>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_22" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<23>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_23" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<24>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_24" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<25>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_25" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<26>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_26" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<27>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_27" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<28>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_28" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<29>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_29" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<30>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_30" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<31>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_31" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<3>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_3" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<4>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_4" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<5>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_5" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<6>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_6" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<7>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_7" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<8>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_8" (FF) removed.
The signal "r4_5g_specV5_snap_vacc2_ctrl_user_data_out<9>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_9" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<0>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<10>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<11>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<12>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<13>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<14>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<15>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<16>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<17>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<18>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<19>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<1>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<20>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<21>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<22>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<23>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<24>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<25>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<26>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<27>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<28>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<29>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<2>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<30>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<31>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<3>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<4>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<5>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<6>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<7>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<8>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_bram_data_out<9>" is loadless and has been
removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<10>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_10" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<11>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_11" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<12>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_12" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<13>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_13" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<14>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_14" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<15>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_15" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<16>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_16" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<17>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_17" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<18>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_18" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<19>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_19" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<20>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_20" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<21>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_21" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<22>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_22" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<23>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_23" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<24>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_24" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<25>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_25" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<26>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_26" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<27>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_27" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<28>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_28" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<29>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_29" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<30>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_30" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<31>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_31" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<3>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_3" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<4>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_4" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<5>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_5" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<6>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_6" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<7>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_7" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<8>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_8" (FF) removed.
The signal "r4_5g_specV5_snap_vacc3_ctrl_user_data_out<9>" is loadless and has
been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_9" (FF) removed.
The signal "infrastructure_inst/aux1_clk270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux1_clk2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux1_clk90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk[0]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/aux1_clk90_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/aux0_clk180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux0_clk1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux0_clk" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk[3]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/aux0_clk_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/sys_clk180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/sys_clk1801_INV_0" (BUF)
removed.
  The signal "infrastructure_inst/sys_clk" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk[1]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/sys_clk_dcm" is loadless and
has been removed.
The signal "infrastructure_inst/sys_clk2x180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/sys_clk2x1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/sys_clk2x" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk2x[1]"
(CKBUF) removed.
    The signal "infrastructure_inst/infrastructure_inst/sys_clk2x_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/aux0_clk270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux0_clk2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux0_clk90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk[2]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/aux0_clk90_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/sys_clk270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/sys_clk2701_INV_0" (BUF)
removed.
  The signal "infrastructure_inst/sys_clk90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk[0]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/sys_clk90_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/aux0_clk2x180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux0_clk2x1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux0_clk2x" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux2_clk[1]"
(CKBUF) removed.
    The signal "infrastructure_inst/infrastructure_inst/aux0_clk2x_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/sys_clk2x270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/sys_clk2x2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/sys_clk2x90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk2x[0]"
(CKBUF) removed.
    The signal "infrastructure_inst/infrastructure_inst/sys_clk2x90_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/aux0_clk2x270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux0_clk2x2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux0_clk2x90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux2_clk[0]"
(CKBUF) removed.
    The signal "infrastructure_inst/infrastructure_inst/aux0_clk2x90_dcm" is
loadless and has been removed.
The signal "infrastructure_inst/idelay_rdy" is loadless and has been removed.
The signal "infrastructure_inst/aux1_clk180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux1_clk1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux1_clk" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk[1]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/aux1_clk_dcm" is loadless
and has been removed.
The signal "opb0/OPB_hwAck" is loadless and has been removed.
 Loadless block "opb0/opb0/OPB_hwAck_I/Y_0_or000060" (ROM) removed.
  The signal "opb0/opb0/OPB_hwAck_I/Y_0_or00004" is loadless and has been removed.
   Loadless block "opb0/opb0/OPB_hwAck_I/Y_0_or00004" (ROM) removed.
  The signal "opb0/opb0/OPB_hwAck_I/Y_0_or000015" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_hwAck_I/Y_0_or000015" (ROM) removed.
  The signal "opb0/opb0/OPB_hwAck_I/Y_0_or000035" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_hwAck_I/Y_0_or000035" (ROM) removed.
  The signal "opb0/opb0/OPB_hwAck_I/Y_0_or000046" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_hwAck_I/Y_0_or000046" (ROM) removed.
The signal "opb0/OPB_dwAck" is loadless and has been removed.
 Loadless block "opb0/opb0/OPB_dwAck_I/Y_0_or000060" (ROM) removed.
  The signal "opb0/opb0/OPB_dwAck_I/Y_0_or00004" is loadless and has been removed.
   Loadless block "opb0/opb0/OPB_dwAck_I/Y_0_or00004" (ROM) removed.
  The signal "opb0/opb0/OPB_dwAck_I/Y_0_or000015" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_dwAck_I/Y_0_or000015" (ROM) removed.
  The signal "opb0/opb0/OPB_dwAck_I/Y_0_or000035" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_dwAck_I/Y_0_or000035" (ROM) removed.
  The signal "opb0/opb0/OPB_dwAck_I/Y_0_or000046" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_dwAck_I/Y_0_or000046" (ROM) removed.
The signal "opb0/OPB_fwAck" is loadless and has been removed.
 Loadless block "opb0/opb0/OPB_fwAck_I/Y_0_or000060" (ROM) removed.
  The signal "opb0/opb0/OPB_fwAck_I/Y_0_or00004" is loadless and has been removed.
   Loadless block "opb0/opb0/OPB_fwAck_I/Y_0_or00004" (ROM) removed.
  The signal "opb0/opb0/OPB_fwAck_I/Y_0_or000015" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_fwAck_I/Y_0_or000015" (ROM) removed.
  The signal "opb0/opb0/OPB_fwAck_I/Y_0_or000035" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_fwAck_I/Y_0_or000035" (ROM) removed.
  The signal "opb0/opb0/OPB_fwAck_I/Y_0_or000046" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_fwAck_I/Y_0_or000046" (ROM) removed.
The signal "opb0/OPB_beAck" is loadless and has been removed.
 Loadless block "opb0/opb0/OPB_beAck_I/Y_0_or000060" (ROM) removed.
  The signal "opb0/opb0/OPB_beAck_I/Y_0_or00004" is loadless and has been removed.
   Loadless block "opb0/opb0/OPB_beAck_I/Y_0_or00004" (ROM) removed.
  The signal "opb0/opb0/OPB_beAck_I/Y_0_or000015" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_beAck_I/Y_0_or000015" (ROM) removed.
  The signal "opb0/opb0/OPB_beAck_I/Y_0_or000035" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_beAck_I/Y_0_or000035" (ROM) removed.
  The signal "opb0/opb0/OPB_beAck_I/Y_0_or000046" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_beAck_I/Y_0_or000046" (ROM) removed.
The signal "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<5>" is
loadless and has been removed.
 Loadless block "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_5" (FF)
removed.
  The signal "epb_addr_gp_5_IBUF" is loadless and has been removed.
   Loadless block "epb_addr_gp_5_IBUF" (BUF) removed.
    The signal "epb_addr_gp<5>" is loadless and has been removed.
     Loadless block "epb_addr_gp<5>" (PAD) removed.
The signal "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<4>" is
loadless and has been removed.
 Loadless block "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_4" (FF)
removed.
  The signal "epb_addr_gp_4_IBUF" is loadless and has been removed.
   Loadless block "epb_addr_gp_4_IBUF" (BUF) removed.
    The signal "epb_addr_gp<4>" is loadless and has been removed.
     Loadless block "epb_addr_gp<4>" (PAD) removed.
The signal "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<3>" is
loadless and has been removed.
 Loadless block "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_3" (FF)
removed.
  The signal "epb_addr_gp_3_IBUF" is loadless and has been removed.
   Loadless block "epb_addr_gp_3_IBUF" (BUF) removed.
    The signal "epb_addr_gp<3>" is loadless and has been removed.
     Loadless block "epb_addr_gp<3>" (PAD) removed.
The signal "epb_infrastructure_inst/epb_infrastructure_inst/iob_epb_rdy/O" is
loadless and has been removed.
 Loadless block
"epb_infrastructure_inst/epb_infrastructure_inst/iob_epb_rdy/IBUF" (BUF)
removed.
The signal "opb_adc5gcontroller_0/adc1_modepin" is loadless and has been
removed.
 Loadless block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/mode_o1" (ROM)
removed.
The signal "opb_adc5gcontroller_0/adc1_psen" is loadless and has been removed.
 Loadless block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/USER_LOGIC_I/adc1_psen" (FF)
removed.
  The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/USER_LOGIC_I/adc1_psen_rstpot" is
loadless and has been removed.
   Loadless block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/USER_LOGIC_I/adc1_psen_rstpot1"
(ROM) removed.
The signal "opb_adc5gcontroller_0/adc1_adc3wire_spi_rst" is loadless and has
been removed.
 Loadless block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/ctrl_spi_rst_o1"
(ROM) removed.
The signal "opb_adc5gcontroller_0/adc1_dcm_reset" is loadless and has been
removed.
 Loadless block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/conf_state_FSM_Out
21" (ROM) removed.
The signal "opb_adc5gcontroller_0/adc1_adc3wire_clk" is loadless and has been
removed.
 Loadless block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/ctrl_clk_o1" (ROM)
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4c
c7338556/mem_c/comp0.core_instance0/N1" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4c
c7338556/mem_c/comp0.core_instance0/VCC" (ONE) removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4c
c7338556/mem_c/comp0.core_instance0/N0" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4c
c7338556/mem_c/comp0.core_instance0/GND" (ZERO) removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e
2acf61e4/mem_c/comp1.core_instance1/N1" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e
2acf61e4/mem_c/comp1.core_instance1/VCC" (ONE) removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e
2acf61e4/mem_c/comp1.core_instance1/N0" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e
2acf61e4/mem_c/comp1.core_instance1/GND" (ZERO) removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7d
bf20bc5c/mem_c/comp2.core_instance2/N1" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7d
bf20bc5c/mem_c/comp2.core_instance2/VCC" (ONE) removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7d
bf20bc5c/mem_c/comp2.core_instance2/N0" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7d
bf20bc5c/mem_c/comp2.core_instance2/GND" (ZERO) removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8
b97c5223/mem_c/comp3.core_instance3/N1" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8
b97c5223/mem_c/comp3.core_instance3/VCC" (ONE) removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8
b97c5223/mem_c/comp3.core_instance3/N0" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8
b97c5223/mem_c/comp3.core_instance3/GND" (ZERO) removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aa
b55de34e/mem_c/comp4.core_instance4/N1" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aa
b55de34e/mem_c/comp4.core_instance4/VCC" (ONE) removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aa
b55de34e/mem_c/comp4.core_instance4/N0" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aa
b55de34e/mem_c/comp4.core_instance4/GND" (ZERO) removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aa
b55de34e/mem_c/comp4.core_instance4/BU2/qdpo(0)" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aa
b55de34e/mem_c/comp4.core_instance4/BU2/XST_GND" (ZERO) removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_35
62354dc2/mem_c/comp5.core_instance5/N1" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_35
62354dc2/mem_c/comp5.core_instance5/VCC" (ONE) removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_35
62354dc2/mem_c/comp5.core_instance5/N0" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_35
62354dc2/mem_c/comp5.core_instance5/GND" (ZERO) removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_35
62354dc2/mem_c/comp5.core_instance5/BU2/qdpo(0)" is loadless and has been
removed.
 Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_35
62354dc2/mem_c/comp5.core_instance5/BU2/XST_GND" (ZERO) removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(23)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(22)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(23)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(22)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(23)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(22)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(25)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(24)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(23)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(22)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(23)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(22)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(23)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(22)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(25)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(24)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(23)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(22)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(23)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(22)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(23)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(22)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(25)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(24)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(23)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(22)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(23)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(22)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(23)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(22)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(27)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(26)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(25)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(24)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(25)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(24)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(25)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(24)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(27)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(26)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(25)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(24)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(25)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(24)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(25)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(24)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(27)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(26)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(25)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(24)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(25)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(24)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(25)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(24)" is loadless and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(20)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(19)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(18)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(17)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(47)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(46)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(45)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(44)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(43)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(42)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(41)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(40)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(39)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(38)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(37)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(36)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(35)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(34)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(33)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(32)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(31)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(30)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(29)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(28)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(27)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(26)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(25)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(24)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(23)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(22)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(21)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(20)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(19)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(18)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(17)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(16)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(15)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(14)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(13)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(12)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(11)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(10)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(9)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(8)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(7)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(6)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(5)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(4)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(3)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(2)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(1)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/pcasc(0)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(42)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(41)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(40)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(39)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(38)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(37)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(36)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(35)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(34)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(33)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(32)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(31)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(30)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(29)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(28)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(27)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(26)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(25)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(24)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(23)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(22)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(21)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(20)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(19)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(18)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(17)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(47)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(46)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(45)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(44)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(43)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(42)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(41)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(40)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(39)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(38)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(37)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(36)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(35)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(34)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(33)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(32)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(31)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(30)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(29)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(28)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(27)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(26)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(25)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(24)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(23)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(22)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(21)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(20)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(19)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(18)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(17)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(16)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(15)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(14)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(13)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(12)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(11)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(10)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(9)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(8)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(7)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(6)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(5)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(4)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(3)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(2)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(1)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/pcasc(0)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(42)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(41)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(40)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(39)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(38)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(37)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(36)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(35)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(34)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(33)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(32)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(31)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(30)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(29)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(28)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(27)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(26)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(25)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(24)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(23)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(22)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(21)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(20)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(19)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(18)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(17)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(47)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(46)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(45)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(44)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(43)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(42)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(41)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(40)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(39)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(38)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(37)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(36)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(35)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(34)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(33)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(32)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(31)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(30)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(29)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(28)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(27)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(26)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(25)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(24)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(23)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(22)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(21)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(20)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(19)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(18)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(17)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(16)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(15)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(14)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(13)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(12)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(11)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(10)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(9)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(8)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(7)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(6)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(5)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(4)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(3)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(2)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(1)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/pcasc(0)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(42)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(41)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(40)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(39)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(38)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(37)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(36)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(35)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(34)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(33)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(32)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(31)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(30)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(29)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(28)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(27)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(26)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(25)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(24)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(23)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(22)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(21)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(20)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(19)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(18)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(17)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(47)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(46)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(45)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(44)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(43)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(42)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(41)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(40)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(39)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(38)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(37)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(36)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(35)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(34)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(33)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(32)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(31)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(30)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(29)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(28)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(27)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(26)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(25)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(24)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(23)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(22)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(21)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(20)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(19)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(18)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(17)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(16)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(15)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(14)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(13)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(12)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(11)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(10)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(9)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(8)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(7)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(6)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(5)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(4)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(3)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(2)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(1)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/pcasc(0)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(42)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(41)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(40)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(39)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(38)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(37)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(36)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(35)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(34)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(33)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(32)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(31)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(30)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(29)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(28)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(27)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(26)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(25)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(24)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(23)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(22)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(21)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(20)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(19)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(18)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(17)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(47)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(46)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(45)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(44)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(43)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(42)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(41)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(40)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(39)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(38)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(37)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(36)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(35)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(34)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(33)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(32)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(31)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(30)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(29)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(28)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(27)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(26)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(25)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(24)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(23)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(22)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(21)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(20)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(19)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(18)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(17)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(16)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(15)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(14)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(13)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(12)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(11)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(10)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(9)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(8)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(7)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(6)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(5)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(4)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(3)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(2)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(1)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/pcasc(0)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(42)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(41)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(40)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(39)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(38)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(37)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(36)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(35)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(34)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(33)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(32)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(31)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(30)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(29)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(28)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(27)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(26)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(25)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(24)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(23)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(22)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(21)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(20)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(19)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(18)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(17)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(47)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(46)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(45)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(44)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(43)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(42)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(41)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(40)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(39)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(38)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(37)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(36)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(35)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(34)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(33)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(32)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(31)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(30)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(29)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(28)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(27)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(26)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(25)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(24)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(23)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(22)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(21)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(20)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(19)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(18)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(17)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(16)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(15)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(14)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(13)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(12)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(11)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(10)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(9)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(8)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(7)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(6)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(5)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(4)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(3)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(2)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(1)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/pcasc(0)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(42)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(41)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(40)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(39)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(38)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(37)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(36)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(35)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(34)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(33)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(32)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(31)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(30)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(29)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(28)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(27)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(26)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(25)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(24)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(23)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(22)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(21)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(20)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(19)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(18)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(17)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(47)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(46)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(45)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(44)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(43)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(42)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(41)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(40)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(39)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(38)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(37)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(36)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(35)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(34)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(33)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(32)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(31)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(30)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(29)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(28)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(27)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(26)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(25)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(24)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(23)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(22)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(21)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(20)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(19)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(18)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(17)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(16)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(15)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(14)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(13)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(12)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(11)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(10)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(9)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(8)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(7)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(6)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(5)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(4)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(3)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(2)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(1)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/pcasc(0)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(42)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(41)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(40)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(39)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(38)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(37)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(36)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(35)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(34)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(33)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(32)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(31)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(30)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(29)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(28)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(27)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(26)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(25)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(24)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(23)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(22)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(21)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(20)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(19)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(18)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(17)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(47)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(46)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(45)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(44)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(43)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(42)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(41)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(40)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(39)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(38)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(37)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(36)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(35)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(34)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(33)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(32)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(31)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(30)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(29)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(28)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(27)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(26)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(25)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(24)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(23)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(22)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(21)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(20)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(19)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(18)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(17)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(16)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(15)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(14)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(13)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(12)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(11)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(10)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(9)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(8)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(7)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(6)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(5)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(4)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(3)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(2)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(1)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/pcasc(0)" is loadless
and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(42)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(41)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(40)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(39)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(38)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(37)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(36)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(35)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(34)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(33)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(32)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(31)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(30)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(29)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(28)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(27)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(26)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(25)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(24)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(23)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(22)" is loadless and has been
removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/pi(0)(1)(21)" is loadless and has been
removed.
The signal
"r4_5g_specV5_acc_cnt/r4_5g_specV5_acc_cnt/USER_LOGIC_I/register_ready_recap" is
loadless and has been removed.
 Loadless block
"r4_5g_specV5_acc_cnt/r4_5g_specV5_acc_cnt/USER_LOGIC_I/register_ready_recap"
(FF) removed.
  The signal
"r4_5g_specV5_acc_cnt/r4_5g_specV5_acc_cnt/USER_LOGIC_I/Bus2IP_Reset_inv" is
loadless and has been removed.
   Loadless block
"r4_5g_specV5_acc_cnt/r4_5g_specV5_acc_cnt/USER_LOGIC_I/Bus2IP_Reset_inv1_INV_0"
(BUF) removed.
  The signal
"r4_5g_specV5_acc_cnt/r4_5g_specV5_acc_cnt/USER_LOGIC_I/register_ready_pre" is
loadless and has been removed.
   Loadless block
"r4_5g_specV5_acc_cnt/r4_5g_specV5_acc_cnt/USER_LOGIC_I/register_ready_pre" (FF)
removed.
The signal "r4_5g_specV5_adc_5g/ctrl_dcm_locked" is loadless and has been
removed.
The signal
"r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_rea
dy_recap" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_rea
dy_recap" (FF) removed.
  The signal
"r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/Bus2IP_Reset
_inv" is loadless and has been removed.
   Loadless block
"r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/Bus2IP_Reset
_inv1_INV_0" (BUF) removed.
  The signal
"r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_rea
dy_pre" is loadless and has been removed.
   Loadless block
"r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_rea
dy_pre" (FF) removed.
The signal
"r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/register
_ready_recap" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/register
_ready_recap" (FF) removed.
  The signal
"r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/Bus2IP_R
eset_inv" is loadless and has been removed.
   Loadless block
"r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/Bus2IP_R
eset_inv1_INV_0" (BUF) removed.
  The signal
"r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/register
_ready_pre" is loadless and has been removed.
   Loadless block
"r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/register
_ready_pre" (FF) removed.
The signal
"r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/register
_ready_recap" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/register
_ready_recap" (FF) removed.
  The signal
"r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/Bus2IP_R
eset_inv" is loadless and has been removed.
   Loadless block
"r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/Bus2IP_R
eset_inv1_INV_0" (BUF) removed.
  The signal
"r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/register
_ready_pre" is loadless and has been removed.
   Loadless block
"r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/register
_ready_pre" (FF) removed.
The signal
"r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/register
_ready_recap" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/register
_ready_recap" (FF) removed.
  The signal
"r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/Bus2IP_R
eset_inv" is loadless and has been removed.
   Loadless block
"r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/Bus2IP_R
eset_inv1_INV_0" (BUF) removed.
  The signal
"r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/register
_ready_pre" is loadless and has been removed.
   Loadless block
"r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/register
_ready_pre" (FF) removed.
The signal
"r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/register
_ready_recap" is loadless and has been removed.
 Loadless block
"r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/register
_ready_recap" (FF) removed.
  The signal
"r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/Bus2IP_R
eset_inv" is loadless and has been removed.
   Loadless block
"r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/Bus2IP_R
eset_inv1_INV_0" (BUF) removed.
  The signal
"r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/register
_ready_pre" is loadless and has been removed.
   Loadless block
"r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/register
_ready_pre" (FF) removed.
The signal
"r4_5g_specV5_sync_cnt/r4_5g_specV5_sync_cnt/USER_LOGIC_I/register_ready_recap"
is loadless and has been removed.
 Loadless block
"r4_5g_specV5_sync_cnt/r4_5g_specV5_sync_cnt/USER_LOGIC_I/register_ready_recap"
(FF) removed.
  The signal
"r4_5g_specV5_sync_cnt/r4_5g_specV5_sync_cnt/USER_LOGIC_I/Bus2IP_Reset_inv" is
loadless and has been removed.
   Loadless block
"r4_5g_specV5_sync_cnt/r4_5g_specV5_sync_cnt/USER_LOGIC_I/Bus2IP_Reset_inv1_INV_
0" (BUF) removed.
  The signal
"r4_5g_specV5_sync_cnt/r4_5g_specV5_sync_cnt/USER_LOGIC_I/register_ready_pre" is
loadless and has been removed.
   Loadless block
"r4_5g_specV5_sync_cnt/r4_5g_specV5_sync_cnt/USER_LOGIC_I/register_ready_pre"
(FF) removed.
Loadless block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].
PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/XST_WA.GEN_DECODE[0].MUXCY_I" (MUX)
removed.
 The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].
PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/lut_out<0>" is loadless and has been
removed.
  Loadless block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].
PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/lut_out_0_and00001" (ROM) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/default_clock_driver_
x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bi
t_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/latency_lt_4.reg_out/par
tial_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_out(0)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_in(0)"
is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_xor(0)" (XOR) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/latency_lt_4.reg_out/par
tial_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_out(1)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_in(1)"
is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_xor(1)" (XOR) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[10].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_in(10)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_xor(10)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(9)" is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(9)" (MUX) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(8)" is loadless and has been removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(8)" (MUX) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(9)_rt" is loadless and has been removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(9)_rt" (ROM) removed.
       The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/full_precision_result_ou
t(17)" is loadless and has been removed.
        Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[17].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/full_precision_result_ou
t(18)" is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[18].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[9].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_in(9)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_xor(9)" (XOR) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[10].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/quantized_result_in(10)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_xor(10)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(9)" is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(9)" (MUX) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(8)" is loadless and has been removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(8)" (MUX) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(9)_rt" is loadless and has been removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(9)_rt" (ROM) removed.
       The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/full_precision_result_ou
t(17)" is loadless and has been removed.
        Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[17].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/full_precision_result_ou
t(18)" is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[18].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[9].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/quantized_result_in(9)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_xor(9)" (XOR) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/latency_lt_4.reg_out/par
tial_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_out(0)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_in(0)"
is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_xor(0)" (XOR) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/latency_lt_4.reg_out/par
tial_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_out(1)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_in(1)"
is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_xor(1)" (XOR) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[10].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_in(10)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_xor(10)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(9)" is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(9)" (MUX) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(8)" is loadless and has been removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(8)" (MUX) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(9)_rt" is loadless and has been removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(9)_rt" (ROM) removed.
       The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/full_precision_result_ou
t(17)" is loadless and has been removed.
        Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[17].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/full_precision_result_ou
t(18)" is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[18].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[9].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_in(9)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_xor(9)" (XOR) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[10].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/quantized_result_in(10)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_xor(10)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(9)" is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(9)" (MUX) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(8)" is loadless and has been removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(8)" (MUX) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(9)_rt" is loadless and has been removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(9)_rt" (ROM) removed.
       The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/full_precision_result_ou
t(17)" is loadless and has been removed.
        Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[17].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/full_precision_result_ou
t(18)" is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[18].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[9].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/quantized_result_in(9)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_xor(9)" (XOR) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/latency_lt_4.reg_out/par
tial_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_out(0)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_in(0)"
is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_xor(0)" (XOR) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/latency_lt_4.reg_out/par
tial_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_out(1)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_in(1)"
is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_xor(1)" (XOR) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[10].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_in(10)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_xor(10)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(9)" is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(9)" (MUX) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(8)" is loadless and has been removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(8)" (MUX) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(9)_rt" is loadless and has been removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(9)_rt" (ROM) removed.
       The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/full_precision_result_ou
t(17)" is loadless and has been removed.
        Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[17].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/full_precision_result_ou
t(18)" is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[18].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[9].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_in(9)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_xor(9)" (XOR) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[10].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/quantized_result_in(10)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_xor(10)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(9)" is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(9)" (MUX) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(8)" is loadless and has been removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(8)" (MUX) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(9)_rt" is loadless and has been removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(9)_rt" (ROM) removed.
       The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/full_precision_result_ou
t(17)" is loadless and has been removed.
        Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[17].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/full_precision_result_ou
t(18)" is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[18].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[9].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/quantized_result_in(9)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_xor(9)" (XOR) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/latency_lt_4.reg_out/par
tial_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_out(0)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_in(0)"
is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_xor(0)" (XOR) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/latency_lt_4.reg_out/par
tial_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_out(1)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_in(1)"
is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_xor(1)" (XOR) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[10].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_in(10)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_xor(10)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(9)" is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(9)" (MUX) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(8)" is loadless and has been removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(8)" (MUX) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(9)_rt" is loadless and has been removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_cy(9)_rt" (ROM) removed.
       The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/full_precision_result_ou
t(17)" is loadless and has been removed.
        Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[17].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/full_precision_result_ou
t(18)" is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[18].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[9].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/quantized_result_in(9)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/Madd_quantized_result_in
_xor(9)" (XOR) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[10].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/quantized_result_in(10)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_xor(10)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(9)" is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(9)" (MUX) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(8)" is loadless and has been removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(8)" (MUX) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(9)_rt" is loadless and has been removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_cy(9)_rt" (ROM) removed.
       The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/full_precision_result_ou
t(17)" is loadless and has been removed.
        Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[17].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/full_precision_result_ou
t(18)" is loadless and has been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[18].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[9].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/quantized_result_in(9)"
is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/Madd_quantized_result_in
_xor(9)" (XOR) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly0_6f
5feb3631/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly0_6f
5feb3631/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly0_6f
5feb3631/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly0_6f
5feb3631/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly0_6f
5feb3631/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly0_6f
5feb3631/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly0_6f
5feb3631/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly0_6f
5feb3631/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly0_6f
5feb3631/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly0_6f
5feb3631/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly0_6f
5feb3631/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly0_6f
5feb3631/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7f
d0666490/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7f
d0666490/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7f
d0666490/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7f
d0666490/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7f
d0666490/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7f
d0666490/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7f
d0666490/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7f
d0666490/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7f
d0666490/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7f
d0666490/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7f
d0666490/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7f
d0666490/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly2_37
74d12e04/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly2_37
74d12e04/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly2_37
74d12e04/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly2_37
74d12e04/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly2_37
74d12e04/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly2_37
74d12e04/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly2_37
74d12e04/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly2_37
74d12e04/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly2_37
74d12e04/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly2_37
74d12e04/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly2_37
74d12e04/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly2_37
74d12e04/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_8
57f216018/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_8
57f216018/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_8
57f216018/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_8
57f216018/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_8
57f216018/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_8
57f216018/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_8
57f216018/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_8
57f216018/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_8
57f216018/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_8
57f216018/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_8
57f216018/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_8
57f216018/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly0_e4
ab8e7fb8/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly0_e4
ab8e7fb8/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly0_e4
ab8e7fb8/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly0_e4
ab8e7fb8/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly0_e4
ab8e7fb8/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly0_e4
ab8e7fb8/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly0_e4
ab8e7fb8/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly0_e4
ab8e7fb8/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly0_e4
ab8e7fb8/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly0_e4
ab8e7fb8/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly0_e4
ab8e7fb8/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly0_e4
ab8e7fb8/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10
e40369d0/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10
e40369d0/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10
e40369d0/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10
e40369d0/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10
e40369d0/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10
e40369d0/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10
e40369d0/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10
e40369d0/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10
e40369d0/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10
e40369d0/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10
e40369d0/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10
e40369d0/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly2_37
29a34a52/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly2_37
29a34a52/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly2_37
29a34a52/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly2_37
29a34a52/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly2_37
29a34a52/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly2_37
29a34a52/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly2_37
29a34a52/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly2_37
29a34a52/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly2_37
29a34a52/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly2_37
29a34a52/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly2_37
29a34a52/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly2_37
29a34a52/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a
66adcb4d9/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a
66adcb4d9/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a
66adcb4d9/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a
66adcb4d9/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a
66adcb4d9/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a
66adcb4d9/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a
66adcb4d9/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a
66adcb4d9/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a
66adcb4d9/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a
66adcb4d9/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a
66adcb4d9/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a
66adcb4d9/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_im/convert/quantized_result_in(11)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_im/convert/Madd_quantized_result_in_xor(11)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_im/convert/Madd_quantized_result_in_cy(10)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_im/convert/Madd_quantized_result_in_cy(10)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_im/convert/Madd_quantized_result_in_cy(11)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_im/convert/Madd_quantized_result_in_cy(11)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_im/convert/full_precision_result_out(18)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_im/convert/quantized_result_in(12)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_im/convert/Madd_quantized_result_in_xor(12)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_im/convert/Madd_quantized_result_in_cy(11)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_im/convert/Madd_quantized_result_in_cy(11)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_im/convert/full_precision_result_out(19)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_re/convert/quantized_result_in(11)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_re/convert/Madd_quantized_result_in_xor(11)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_re/convert/Madd_quantized_result_in_cy(10)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_re/convert/Madd_quantized_result_in_cy(10)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_re/convert/Madd_quantized_result_in_cy(11)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_re/convert/Madd_quantized_result_in_cy(11)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_re/convert/full_precision_result_out(18)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_re/convert/quantized_result_in(12)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_re/convert/Madd_quantized_result_in_xor(12)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_re/convert/Madd_quantized_result_in_cy(11)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_re/convert/Madd_quantized_result_in_cy(11)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_re/convert/full_precision_result_out(19)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_im/convert/quantized_result_in(11)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_im/convert/Madd_quantized_result_in_xor(11)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_im/convert/Madd_quantized_result_in_cy(10)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_im/convert/Madd_quantized_result_in_cy(10)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_im/convert/Madd_quantized_result_in_cy(11)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_im/convert/Madd_quantized_result_in_cy(11)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_im/convert/full_precision_result_out(18)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_im/convert/quantized_result_in(12)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_im/convert/Madd_quantized_result_in_xor(12)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_im/convert/Madd_quantized_result_in_cy(11)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_im/convert/Madd_quantized_result_in_cy(11)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_im/convert/full_precision_result_out(19)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_re/convert/quantized_result_in(11)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_re/convert/Madd_quantized_result_in_xor(11)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_re/convert/Madd_quantized_result_in_cy(10)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_re/convert/Madd_quantized_result_in_cy(10)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_re/convert/Madd_quantized_result_in_cy(11)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_re/convert/Madd_quantized_result_in_cy(11)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_re/convert/full_precision_result_out(18)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_re/convert/quantized_result_in(12)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_re/convert/Madd_quantized_result_in_xor(12)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_re/convert/Madd_quantized_result_in_cy(11)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_re/convert/Madd_quantized_result_in_cy(11)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_re/convert/full_precision_result_out(19)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_im/convert/quantized_result_in(11)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_im/convert/Madd_quantized_result_in_xor(11)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_im/convert/Madd_quantized_result_in_cy(10)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_im/convert/Madd_quantized_result_in_cy(10)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_im/convert/Madd_quantized_result_in_cy(11)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_im/convert/Madd_quantized_result_in_cy(11)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_im/convert/full_precision_result_out(18)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_im/convert/quantized_result_in(12)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_im/convert/Madd_quantized_result_in_xor(12)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_im/convert/Madd_quantized_result_in_cy(11)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_im/convert/Madd_quantized_result_in_cy(11)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_im/convert/full_precision_result_out(19)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_re/convert/quantized_result_in(11)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_re/convert/Madd_quantized_result_in_xor(11)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_re/convert/Madd_quantized_result_in_cy(10)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_re/convert/Madd_quantized_result_in_cy(10)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_re/convert/Madd_quantized_result_in_cy(11)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_re/convert/Madd_quantized_result_in_cy(11)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_re/convert/full_precision_result_out(18)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_re/convert/quantized_result_in(12)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_re/convert/Madd_quantized_result_in_xor(12)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_re/convert/Madd_quantized_result_in_cy(11)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_re/convert/Madd_quantized_result_in_cy(11)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_re/convert/full_precision_result_out(19)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly0_72
36742b6e/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly0_72
36742b6e/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly0_72
36742b6e/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly0_72
36742b6e/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly0_72
36742b6e/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly0_72
36742b6e/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly0_72
36742b6e/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly0_72
36742b6e/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly0_72
36742b6e/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly0_72
36742b6e/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly0_72
36742b6e/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly0_72
36742b6e/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a8
74a48525/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a8
74a48525/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a8
74a48525/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a8
74a48525/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a8
74a48525/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a8
74a48525/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a8
74a48525/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a8
74a48525/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a8
74a48525/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a8
74a48525/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a8
74a48525/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a8
74a48525/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly2_55
8f6ef896/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly2_55
8f6ef896/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly2_55
8f6ef896/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly2_55
8f6ef896/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly2_55
8f6ef896/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly2_55
8f6ef896/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly2_55
8f6ef896/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly2_55
8f6ef896/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly2_55
8f6ef896/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly2_55
8f6ef896/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly2_55
8f6ef896/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly2_55
8f6ef896/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_a
ce26e8d1a/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_a
ce26e8d1a/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_a
ce26e8d1a/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_a
ce26e8d1a/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_a
ce26e8d1a/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_a
ce26e8d1a/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_a
ce26e8d1a/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_a
ce26e8d1a/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_a
ce26e8d1a/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_a
ce26e8d1a/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_a
ce26e8d1a/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_a
ce26e8d1a/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_im/convert/quantized_result_in(13)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_im/convert/Madd_quantized_result_in_xor(13)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_im/convert/Madd_quantized_result_in_cy(12)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_im/convert/Madd_quantized_result_in_cy(12)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_im/convert/Madd_quantized_result_in_cy(13)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_im/convert/Madd_quantized_result_in_cy(13)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_im/convert/full_precision_result_out(20)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_im/convert/quantized_result_in(14)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_im/convert/Madd_quantized_result_in_xor(14)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_im/convert/Madd_quantized_result_in_cy(13)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_im/convert/Madd_quantized_result_in_cy(13)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_im/convert/full_precision_result_out(21)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_re/convert/quantized_result_in(13)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_re/convert/Madd_quantized_result_in_xor(13)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_re/convert/Madd_quantized_result_in_cy(12)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_re/convert/Madd_quantized_result_in_cy(12)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_re/convert/Madd_quantized_result_in_cy(13)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_re/convert/Madd_quantized_result_in_cy(13)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_re/convert/full_precision_result_out(20)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_re/convert/quantized_result_in(14)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_re/convert/Madd_quantized_result_in_xor(14)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_re/convert/Madd_quantized_result_in_cy(13)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_re/convert/Madd_quantized_result_in_cy(13)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_re/convert/full_precision_result_out(21)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_im/convert/quantized_result_in(13)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_im/convert/Madd_quantized_result_in_xor(13)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_im/convert/Madd_quantized_result_in_cy(12)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_im/convert/Madd_quantized_result_in_cy(12)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_im/convert/Madd_quantized_result_in_cy(13)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_im/convert/Madd_quantized_result_in_cy(13)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_im/convert/full_precision_result_out(20)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_im/convert/quantized_result_in(14)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_im/convert/Madd_quantized_result_in_xor(14)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_im/convert/Madd_quantized_result_in_cy(13)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_im/convert/Madd_quantized_result_in_cy(13)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_im/convert/full_precision_result_out(21)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_re/convert/quantized_result_in(13)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_re/convert/Madd_quantized_result_in_xor(13)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_re/convert/Madd_quantized_result_in_cy(12)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_re/convert/Madd_quantized_result_in_cy(12)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_re/convert/Madd_quantized_result_in_cy(13)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_re/convert/Madd_quantized_result_in_cy(13)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_re/convert/full_precision_result_out(20)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_re/convert/quantized_result_in(14)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_re/convert/Madd_quantized_result_in_xor(14)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_re/convert/Madd_quantized_result_in_cy(13)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_re/convert/Madd_quantized_result_in_cy(13)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_re/convert/full_precision_result_out(21)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_im/convert/quantized_result_in(13)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_im/convert/Madd_quantized_result_in_xor(13)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_im/convert/Madd_quantized_result_in_cy(12)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_im/convert/Madd_quantized_result_in_cy(12)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_im/convert/Madd_quantized_result_in_cy(13)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_im/convert/Madd_quantized_result_in_cy(13)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_im/convert/full_precision_result_out(20)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_im/convert/quantized_result_in(14)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_im/convert/Madd_quantized_result_in_xor(14)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_im/convert/Madd_quantized_result_in_cy(13)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_im/convert/Madd_quantized_result_in_cy(13)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_im/convert/full_precision_result_out(21)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_re/convert/quantized_result_in(13)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_re/convert/Madd_quantized_result_in_xor(13)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_re/convert/Madd_quantized_result_in_cy(12)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_re/convert/Madd_quantized_result_in_cy(12)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_re/convert/Madd_quantized_result_in_cy(13)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_re/convert/Madd_quantized_result_in_cy(13)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_re/convert/full_precision_result_out(20)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_re/convert/quantized_result_in(14)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_re/convert/Madd_quantized_result_in_xor(14)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_re/convert/Madd_quantized_result_in_cy(13)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_re/convert/Madd_quantized_result_in_cy(13)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_re/convert/full_precision_result_out(21)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly0_bb
3478fb88/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly0_bb
3478fb88/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly0_bb
3478fb88/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly0_bb
3478fb88/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly0_bb
3478fb88/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly0_bb
3478fb88/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly0_bb
3478fb88/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly0_bb
3478fb88/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly0_bb
3478fb88/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly0_bb
3478fb88/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly0_bb
3478fb88/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly0_bb
3478fb88/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48
108caaa1/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48
108caaa1/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48
108caaa1/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48
108caaa1/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48
108caaa1/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48
108caaa1/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48
108caaa1/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48
108caaa1/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48
108caaa1/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48
108caaa1/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48
108caaa1/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48
108caaa1/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly2_03
175731b5/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly2_03
175731b5/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly2_03
175731b5/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly2_03
175731b5/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly2_03
175731b5/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly2_03
175731b5/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly2_03
175731b5/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly2_03
175731b5/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly2_03
175731b5/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly2_03
175731b5/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly2_03
175731b5/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly2_03
175731b5/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_b
c72a40e93/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_b
c72a40e93/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_b
c72a40e93/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_b
c72a40e93/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_b
c72a40e93/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_b
c72a40e93/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_b
c72a40e93/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_b
c72a40e93/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_b
c72a40e93/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_b
c72a40e93/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_b
c72a40e93/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_b
c72a40e93/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_im/convert/quantized_result_in(15)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_im/convert/Madd_quantized_result_in_xor(15)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_im/convert/Madd_quantized_result_in_cy(14)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_im/convert/Madd_quantized_result_in_cy(14)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_im/convert/Madd_quantized_result_in_cy(15)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_im/convert/Madd_quantized_result_in_cy(15)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_im/convert/full_precision_result_out(22)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[22].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_im/convert/quantized_result_in(16)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_im/convert/Madd_quantized_result_in_xor(16)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_im/convert/Madd_quantized_result_in_cy(15)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_im/convert/Madd_quantized_result_in_cy(15)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_im/convert/full_precision_result_out(23)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_re/convert/quantized_result_in(15)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_re/convert/Madd_quantized_result_in_xor(15)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_re/convert/Madd_quantized_result_in_cy(14)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_re/convert/Madd_quantized_result_in_cy(14)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_re/convert/Madd_quantized_result_in_cy(15)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_re/convert/Madd_quantized_result_in_cy(15)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_re/convert/full_precision_result_out(22)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[22].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_re/convert/quantized_result_in(16)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_re/convert/Madd_quantized_result_in_xor(16)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_re/convert/Madd_quantized_result_in_cy(15)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_re/convert/Madd_quantized_result_in_cy(15)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_re/convert/full_precision_result_out(23)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_im/convert/quantized_result_in(15)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_im/convert/Madd_quantized_result_in_xor(15)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_im/convert/Madd_quantized_result_in_cy(14)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_im/convert/Madd_quantized_result_in_cy(14)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_im/convert/Madd_quantized_result_in_cy(15)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_im/convert/Madd_quantized_result_in_cy(15)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_im/convert/full_precision_result_out(22)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[22].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_im/convert/quantized_result_in(16)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_im/convert/Madd_quantized_result_in_xor(16)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_im/convert/Madd_quantized_result_in_cy(15)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_im/convert/Madd_quantized_result_in_cy(15)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_im/convert/full_precision_result_out(23)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_re/convert/quantized_result_in(15)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_re/convert/Madd_quantized_result_in_xor(15)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_re/convert/Madd_quantized_result_in_cy(14)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_re/convert/Madd_quantized_result_in_cy(14)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_re/convert/Madd_quantized_result_in_cy(15)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_re/convert/Madd_quantized_result_in_cy(15)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_re/convert/full_precision_result_out(22)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[22].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_re/convert/quantized_result_in(16)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_re/convert/Madd_quantized_result_in_xor(16)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_re/convert/Madd_quantized_result_in_cy(15)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_re/convert/Madd_quantized_result_in_cy(15)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_re/convert/full_precision_result_out(23)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_im/convert/quantized_result_in(15)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_im/convert/Madd_quantized_result_in_xor(15)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_im/convert/Madd_quantized_result_in_cy(14)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_im/convert/Madd_quantized_result_in_cy(14)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_im/convert/Madd_quantized_result_in_cy(15)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_im/convert/Madd_quantized_result_in_cy(15)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_im/convert/full_precision_result_out(22)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[22].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_im/convert/quantized_result_in(16)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_im/convert/Madd_quantized_result_in_xor(16)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_im/convert/Madd_quantized_result_in_cy(15)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_im/convert/Madd_quantized_result_in_cy(15)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_im/convert/full_precision_result_out(23)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[15].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_re/convert/quantized_result_in(15)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_re/convert/Madd_quantized_result_in_xor(15)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_re/convert/Madd_quantized_result_in_cy(14)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_re/convert/Madd_quantized_result_in_cy(14)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_re/convert/Madd_quantized_result_in_cy(15)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_re/convert/Madd_quantized_result_in_cy(15)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_re/convert/full_precision_result_out(22)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[22].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[16].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_re/convert/quantized_result_in(16)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_re/convert/Madd_quantized_result_in_xor(16)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_re/convert/Madd_quantized_result_in_cy(15)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_re/convert/Madd_quantized_result_in_cy(15)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_re/convert/full_precision_result_out(23)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[23].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly0_93
3d7106fd/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly0_93
3d7106fd/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly0_93
3d7106fd/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly0_93
3d7106fd/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly0_93
3d7106fd/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly0_93
3d7106fd/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly0_93
3d7106fd/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly0_93
3d7106fd/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly0_93
3d7106fd/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly0_93
3d7106fd/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly0_93
3d7106fd/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly0_93
3d7106fd/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_02
43493c71/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_02
43493c71/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_02
43493c71/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_02
43493c71/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_02
43493c71/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_02
43493c71/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_02
43493c71/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_02
43493c71/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_02
43493c71/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_02
43493c71/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_02
43493c71/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_02
43493c71/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly2_0b
a5dcbedc/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly2_0b
a5dcbedc/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly2_0b
a5dcbedc/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly2_0b
a5dcbedc/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly2_0b
a5dcbedc/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly2_0b
a5dcbedc/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly2_0b
a5dcbedc/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly2_0b
a5dcbedc/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly2_0b
a5dcbedc/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly2_0b
a5dcbedc/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly2_0b
a5dcbedc/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly2_0b
a5dcbedc/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2
af76feb3d/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2
af76feb3d/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2
af76feb3d/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2
af76feb3d/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2
af76feb3d/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2
af76feb3d/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2
af76feb3d/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2
af76feb3d/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2
af76feb3d/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2
af76feb3d/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2
af76feb3d/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2
af76feb3d/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_im/convert/quantized_result_in(17)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_im/convert/Madd_quantized_result_in_xor(17)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_im/convert/Madd_quantized_result_in_cy(16)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_im/convert/Madd_quantized_result_in_cy(16)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_im/convert/Madd_quantized_result_in_cy(17)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_im/convert/Madd_quantized_result_in_cy(17)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_im/convert/full_precision_result_out(24)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[24].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[18].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_im/convert/quantized_result_in(18)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_im/convert/Madd_quantized_result_in_xor(18)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_im/convert/Madd_quantized_result_in_cy(17)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_im/convert/Madd_quantized_result_in_cy(17)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_im/convert/full_precision_result_out(25)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[25].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_re/convert/quantized_result_in(17)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_re/convert/Madd_quantized_result_in_xor(17)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_re/convert/Madd_quantized_result_in_cy(16)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_re/convert/Madd_quantized_result_in_cy(16)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_re/convert/Madd_quantized_result_in_cy(17)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_re/convert/Madd_quantized_result_in_cy(17)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_re/convert/full_precision_result_out(24)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[24].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[18].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_re/convert/quantized_result_in(18)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_re/convert/Madd_quantized_result_in_xor(18)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_re/convert/Madd_quantized_result_in_cy(17)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_re/convert/Madd_quantized_result_in_cy(17)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_re/convert/full_precision_result_out(25)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[25].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_im/convert/quantized_result_in(17)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_im/convert/Madd_quantized_result_in_xor(17)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_im/convert/Madd_quantized_result_in_cy(16)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_im/convert/Madd_quantized_result_in_cy(16)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_im/convert/Madd_quantized_result_in_cy(17)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_im/convert/Madd_quantized_result_in_cy(17)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_im/convert/full_precision_result_out(24)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[24].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[18].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_im/convert/quantized_result_in(18)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_im/convert/Madd_quantized_result_in_xor(18)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_im/convert/Madd_quantized_result_in_cy(17)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_im/convert/Madd_quantized_result_in_cy(17)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_im/convert/full_precision_result_out(25)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[25].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_re/convert/quantized_result_in(17)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_re/convert/Madd_quantized_result_in_xor(17)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_re/convert/Madd_quantized_result_in_cy(16)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_re/convert/Madd_quantized_result_in_cy(16)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_re/convert/Madd_quantized_result_in_cy(17)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_re/convert/Madd_quantized_result_in_cy(17)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_re/convert/full_precision_result_out(24)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[24].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[18].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_re/convert/quantized_result_in(18)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_re/convert/Madd_quantized_result_in_xor(18)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_re/convert/Madd_quantized_result_in_cy(17)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_re/convert/Madd_quantized_result_in_cy(17)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_re/convert/full_precision_result_out(25)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[25].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_im/convert/quantized_result_in(17)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_im/convert/Madd_quantized_result_in_xor(17)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_im/convert/Madd_quantized_result_in_cy(16)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_im/convert/Madd_quantized_result_in_cy(16)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_im/convert/Madd_quantized_result_in_cy(17)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_im/convert/Madd_quantized_result_in_cy(17)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_im/convert/full_precision_result_out(24)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[24].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[18].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_im/convert/quantized_result_in(18)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_im/convert/Madd_quantized_result_in_xor(18)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_im/convert/Madd_quantized_result_in_cy(17)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_im/convert/Madd_quantized_result_in_cy(17)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_im/convert/full_precision_result_out(25)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[25].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[17].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_re/convert/quantized_result_in(17)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_re/convert/Madd_quantized_result_in_xor(17)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_re/convert/Madd_quantized_result_in_cy(16)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_re/convert/Madd_quantized_result_in_cy(16)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_re/convert/Madd_quantized_result_in_cy(17)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_re/convert/Madd_quantized_result_in_cy(17)_rt" (ROM) removed.
     The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_re/convert/full_precision_result_out(24)" is loadless and has been
removed.
      Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[24].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[18].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_re/convert/quantized_result_in(18)" is loadless and has been removed.
  Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_re/convert/Madd_quantized_result_in_xor(18)" (XOR) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_re/convert/Madd_quantized_result_in_cy(17)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_re/convert/Madd_quantized_result_in_cy(17)" (MUX) removed.
   The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_re/convert/full_precision_result_out(25)" is loadless and has been
removed.
    Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[25].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0
_ff1ce515bb/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0
_ff1ce515bb/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0
_ff1ce515bb/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1
_cb7b32fb54/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1
_cb7b32fb54/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1
_cb7b32fb54/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2
_e508517ffc/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2
_e508517ffc/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2
_e508517ffc/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3
_acfd8cbee2/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3
_acfd8cbee2/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3
_acfd8cbee2/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[2].bit_is_0.fdre_comp" (SFF) removed.
The signal
"r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/pga
ssign12<15>" is sourceless and has been removed.
The signal
"r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/pga
ssign12<15>" is sourceless and has been removed.
The signal
"r4_5g_specv5_snap_vacc0_bram_ramblk/r4_5g_specv5_snap_vacc0_bram_ramblk/pgassig
n3<15>" is sourceless and has been removed.
The signal
"r4_5g_specv5_snap_vacc1_bram_ramblk/r4_5g_specv5_snap_vacc1_bram_ramblk/pgassig
n3<15>" is sourceless and has been removed.
The signal
"r4_5g_specv5_snap_vacc2_bram_ramblk/r4_5g_specv5_snap_vacc2_bram_ramblk/pgassig
n3<15>" is sourceless and has been removed.
The signal
"r4_5g_specv5_snap_vacc3_bram_ramblk/r4_5g_specv5_snap_vacc3_bram_ramblk/pgassig
n3<15>" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "adc0_clk90" is unused and has been removed.
 Unused block "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/bufg_adc_clk[2]" (CKBUF)
removed.
  The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_clk90_dcm" is unused and
has been removed.
The signal "adc0overrange_n" is unused and has been removed.
 Unused block "adc0overrange_n" (PAD) removed.
The signal "adc0overrange_p" is unused and has been removed.
 Unused block "adc0overrange_p" (PAD) removed.
The signal "adc0sync_n" is unused and has been removed.
 Unused block "adc0sync_n" (PAD) removed.
The signal "adc0sync_p" is unused and has been removed.
 Unused block "adc0sync_p" (PAD) removed.
The signal "aux0_clk_n" is unused and has been removed.
 Unused block "aux0_clk_n" (PAD) removed.
The signal "aux0_clk_p" is unused and has been removed.
 Unused block "aux0_clk_p" (PAD) removed.
The signal "aux1_clk_n" is unused and has been removed.
 Unused block "aux1_clk_n" (PAD) removed.
The signal "aux1_clk_p" is unused and has been removed.
 Unused block "aux1_clk_p" (PAD) removed.
The signal "opb0_M_ABus<0>" is unused and has been removed.
The signal "opb0_M_ABus<10>" is unused and has been removed.
The signal "opb0_M_ABus<11>" is unused and has been removed.
The signal "opb0_M_ABus<12>" is unused and has been removed.
The signal "opb0_M_ABus<13>" is unused and has been removed.
The signal "opb0_M_ABus<14>" is unused and has been removed.
The signal "opb0_M_ABus<15>" is unused and has been removed.
The signal "opb0_M_ABus<16>" is unused and has been removed.
The signal "opb0_M_ABus<17>" is unused and has been removed.
The signal "opb0_M_ABus<18>" is unused and has been removed.
The signal "opb0_M_ABus<19>" is unused and has been removed.
The signal "opb0_M_ABus<5>" is unused and has been removed.
The signal "opb0_M_ABus<6>" is unused and has been removed.
The signal "opb0_M_ABus<7>" is unused and has been removed.
The signal "opb0_M_ABus<8>" is unused and has been removed.
The signal "opb0_M_ABus<9>" is unused and has been removed.
The signal "r4_5g_specV5_snap_adc_bram_lsb_ramblk_porta_BRAM_Addr<0>" is unused
and has been removed.
The signal "r4_5g_specV5_snap_adc_bram_msb_ramblk_porta_BRAM_Addr<0>" is unused
and has been removed.
The signal "r4_5g_specV5_snap_vacc0_bram_ramblk_porta_BRAM_Addr<0>" is unused
and has been removed.
The signal "r4_5g_specV5_snap_vacc1_bram_ramblk_porta_BRAM_Addr<0>" is unused
and has been removed.
The signal "r4_5g_specV5_snap_vacc2_bram_ramblk_porta_BRAM_Addr<0>" is unused
and has been removed.
The signal "r4_5g_specV5_snap_vacc3_bram_ramblk_porta_BRAM_Addr<0>" is unused
and has been removed.
The signal "sys_clk_n" is unused and has been removed.
 Unused block "sys_clk_n" (PAD) removed.
The signal "sys_clk_p" is unused and has been removed.
 Unused block "sys_clk_p" (PAD) removed.
The signal "infrastructure_inst/sys_clk_lock" is unused and has been removed.
The signal "infrastructure_inst/N1" is unused and has been removed.
 Unused block "infrastructure_inst/XST_VCC" (ONE) removed.
The signal "infrastructure_inst/infrastructure_inst/aux0_clk2x_buf" is unused
and has been removed.
 Unused block "infrastructure_inst/infrastructure_inst/bufg_aux2_clk[2]" (CKBUF)
removed.
  The signal "infrastructure_inst/infrastructure_inst/aux0_clk2x_int" is unused
and has been removed.
The signal "infrastructure_inst/infrastructure_inst/AUX0_CLK2X_DCM_not0000" is
unused and has been removed.
 Unused block
"infrastructure_inst/infrastructure_inst/AUX0_CLK2X_DCM_not00001_INV_0" (BUF)
removed.
  The signal "infrastructure_inst/infrastructure_inst/aux0_clk_dcm_locked" is
unused and has been removed.
The signal "infrastructure_inst/infrastructure_inst/aux1_clk_int" is unused and
has been removed.
The signal "infrastructure_inst/infrastructure_inst/aux0_clk_int" is unused and
has been removed.
The signal "infrastructure_inst/infrastructure_inst/sys_clk2x_buf" is unused and
has been removed.
 Unused block "infrastructure_inst/infrastructure_inst/bufg_sys_clk2x[2]" (CKBUF)
removed.
  The signal "infrastructure_inst/infrastructure_inst/sys_clk2x_int" is unused and
has been removed.
The signal "infrastructure_inst/infrastructure_inst/SYS_CLK2X_DCM_not0000" is
unused and has been removed.
 Unused block
"infrastructure_inst/infrastructure_inst/SYS_CLK2X_DCM_not00001_INV_0" (BUF)
removed.
The signal "infrastructure_inst/infrastructure_inst/sys_clk_int" is unused and
has been removed.
The signal "opb0/opb0/sys_rst_i" is unused and has been removed.
The signal "opb_adc5gcontroller_0/adc1_adc3wire_data" is unused and has been
removed.
 Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_23"
(SFF) removed.
  The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_23_
rstpot" is unused and has been removed.
   Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_23_
rstpot" (ROM) removed.
    The signal "opb_adc5gcontroller_0/N226" is unused and has been removed.
     Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<23>1_SW0" (ROM) removed.
      The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<22>
" is unused and has been removed.
       Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_22"
(SFF) removed.
        The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_22_
rstpot" is unused and has been removed.
         Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_22_
rstpot" (ROM) removed.
          The signal "opb_adc5gcontroller_0/N202" is unused and has been removed.
           Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<22>1_SW0" (ROM) removed.
            The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<21>
" is unused and has been removed.
             Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_21"
(SFF) removed.
              The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_21_
rstpot" is unused and has been removed.
               Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_21_
rstpot" (ROM) removed.
                The signal "opb_adc5gcontroller_0/N200" is unused and has been removed.
                 Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<21>1_SW0" (ROM) removed.
                  The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<20>
" is unused and has been removed.
                   Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_20"
(SFF) removed.
                    The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_20_
rstpot" is unused and has been removed.
                     Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_20_
rstpot" (ROM) removed.
                      The signal "opb_adc5gcontroller_0/N198" is unused and has been removed.
                       Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<20>1_SW0" (ROM) removed.
                        The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<19>
" is unused and has been removed.
                         Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_19"
(SFF) removed.
                          The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_19_
rstpot" is unused and has been removed.
                           Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_19_
rstpot" (ROM) removed.
                            The signal "opb_adc5gcontroller_0/N196" is unused and has been removed.
                             Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<19>1_SW0" (ROM) removed.
                              The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<18>
" is unused and has been removed.
                               Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_18"
(SFF) removed.
                                The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_18_
rstpot" is unused and has been removed.
                                 Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_18_
rstpot" (ROM) removed.
                                  The signal "opb_adc5gcontroller_0/N194" is unused and has been removed.
                                   Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<18>1_SW0" (ROM) removed.
                                    The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<17>
" is unused and has been removed.
                                     Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_17"
(SFF) removed.
                                      The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_17_
rstpot" is unused and has been removed.
                                       Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_17_
rstpot" (ROM) removed.
                                        The signal "opb_adc5gcontroller_0/N192" is unused and has been removed.
                                         Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<17>1_SW0" (ROM) removed.
                                          The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<16>
" is unused and has been removed.
                                           Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_16"
(SFF) removed.
                                            The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_16_
rstpot" is unused and has been removed.
                                             Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_16_
rstpot" (ROM) removed.
                                              The signal "opb_adc5gcontroller_0/N224" is unused and has been removed.
                                               Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<16>1_SW0" (ROM) removed.
                                                The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<15>
" is unused and has been removed.
                                                 Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_15"
(SFF) removed.
*The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_15_
rstpot" is unused and has been removed.
* Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_15_
rstpot" (ROM) removed.
*  The signal "opb_adc5gcontroller_0/N190" is unused and has been removed.
*   Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<15>1_SW0" (ROM) removed.
*    The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<14>
" is unused and has been removed.
*     Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_14"
(SFF) removed.
*      The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_14_
rstpot" is unused and has been removed.
*       Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_14_
rstpot" (ROM) removed.
*        The signal "opb_adc5gcontroller_0/N188" is unused and has been removed.
*         Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<14>1_SW0" (ROM) removed.
*          The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<13>
" is unused and has been removed.
*           Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_13"
(SFF) removed.
*            The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_13_
rstpot" is unused and has been removed.
*             Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_13_
rstpot" (ROM) removed.
*              The signal "opb_adc5gcontroller_0/N186" is unused and has been removed.
*               Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<13>1_SW0" (ROM) removed.
*                The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<12>
" is unused and has been removed.
*                 Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_12"
(SFF) removed.
*                  The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_12_
rstpot" is unused and has been removed.
*                   Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_12_
rstpot" (ROM) removed.
*                    The signal "opb_adc5gcontroller_0/N184" is unused and has been removed.
*                     Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<12>1_SW0" (ROM) removed.
*                      The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<11>
" is unused and has been removed.
*                       Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_11"
(SFF) removed.
*                        The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_11_
rstpot" is unused and has been removed.
*                         Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_11_
rstpot" (ROM) removed.
*                          The signal "opb_adc5gcontroller_0/N182" is unused and has been removed.
*                           Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<11>1_SW0" (ROM) removed.
*                            The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<10>
" is unused and has been removed.
*                             Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_10"
(SFF) removed.
*                              The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_10_
rstpot" is unused and has been removed.
*                               Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_10_
rstpot" (ROM) removed.
*                                The signal "opb_adc5gcontroller_0/N180" is unused and has been removed.
*                                 Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<10>1_SW0" (ROM) removed.
*                                  The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<9>"
is unused and has been removed.
*                                   Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_9"
(SFF) removed.
*                                    The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_9_r
stpot" is unused and has been removed.
*                                     Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_9_r
stpot" (ROM) removed.
*                                      The signal "opb_adc5gcontroller_0/N222" is unused and has been removed.
*                                       Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<9>1_SW0" (ROM) removed.
*                                        The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<8>"
is unused and has been removed.
*                                         Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_8"
(SFF) removed.
*                                          The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_8_r
stpot" is unused and has been removed.
*                                           Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_8_r
stpot" (ROM) removed.
*                                            The signal "opb_adc5gcontroller_0/N220" is unused and has been removed.
*                                             Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<8>1_SW0" (ROM) removed.
*                                              The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<7>"
is unused and has been removed.
*                                               Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_7"
(SFF) removed.
*                                                The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_7_r
stpot" is unused and has been removed.
*                                                 Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_7_r
stpot" (ROM) removed.
**The signal "opb_adc5gcontroller_0/N178" is unused and has been removed.
** Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<7>1_SW0" (ROM) removed.
**  The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<6>"
is unused and has been removed.
**   Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_6"
(SFF) removed.
**    The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_6_r
stpot" is unused and has been removed.
**     Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_6_r
stpot" (ROM) removed.
**      The signal "opb_adc5gcontroller_0/N218" is unused and has been removed.
**       Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<6>1_SW0" (ROM) removed.
**        The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<5>"
is unused and has been removed.
**         Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_5"
(SFF) removed.
**          The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_5_r
stpot" is unused and has been removed.
**           Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_5_r
stpot" (ROM) removed.
**            The signal "opb_adc5gcontroller_0/N176" is unused and has been removed.
**             Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<5>1_SW0" (ROM) removed.
**              The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<4>"
is unused and has been removed.
**               Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_4"
(SFF) removed.
**                The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_4_r
stpot" is unused and has been removed.
**                 Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_4_r
stpot" (ROM) removed.
**                  The signal "opb_adc5gcontroller_0/N174" is unused and has been removed.
**                   Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_mux
0000<4>1_SW0" (ROM) removed.
**                    The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register<3>"
is unused and has been removed.
**                     Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_3"
(SFF) removed.
**                      The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_3_r
stpot" is unused and has been removed.
**                       Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1/shift_register_3_r
stpot" (ROM) removed.
The signal "opb_adc5gcontroller_0/adc1_psincdec" is unused and has been removed.
 Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/USER_LOGIC_I/adc1_psincdec" (SFF)
removed.
  The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/USER_LOGIC_I/adc1_psincdec_rstpot"
is unused and has been removed.
   Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/USER_LOGIC_I/adc1_psincdec_rstpot"
(ROM) removed.
    The signal "opb_adc5gcontroller_0/N228" is unused and has been removed.
     Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/USER_LOGIC_I/adc0_psincdec_not00011
_SW0" (ROM) removed.
The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/USER_LOGIC_I/not_adc1_toggle" is
unused and has been removed.
The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/USER_LOGIC_I/adc0_toggle_R" is
unused and has been removed.
 Unused block
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/USER_LOGIC_I/FD_ADC0_HALF_R" (FF)
removed.
The signal
"opb_adc5gcontroller_0/opb_adc5gcontroller_0/USER_LOGIC_I/adc1_toggle_R" is
unused and has been removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/persistentdff_inst_q"
is unused and has been removed.
 Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/persistentdff_inst/q"
(FF) removed.
The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_
gen/comp13.core_instance13/q(26)" is unused and has been removed.
 Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_
gen/comp13.core_instance13/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_27" (SFF)
removed.
  The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_
gen/comp13.core_instance13/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/s(26)" is unused and has been removed.
   Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_
gen/comp13.core_instance13/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop"
(XOR) removed.
    The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_
gen/comp13.core_instance13/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(25)" is unused and has
been removed.
     Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_
gen/comp13.core_instance13/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[25]
.carrymux" (MUX) removed.
    The signal
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_
gen/comp13.core_instance13/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_rt"
is unused and has been removed.
     Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_
gen/comp13.core_instance13/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_rt"
(ROM) removed.
The signal "r4_5g_specV5_adc_5g/ctrl_clk270_out" is unused and has been removed.
 Unused block "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/bufg_adc_clk[0]" (CKBUF)
removed.
  The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_clk270_dcm" is unused
and has been removed.
The signal "r4_5g_specV5_adc_5g/ctrl_clk180_out" is unused and has been removed.
 Unused block "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/bufg_adc_clk[1]" (CKBUF)
removed.
  The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_clk180_dcm" is unused
and has been removed.
The signal "r4_5g_specV5_adc_5g/N0" is unused and has been removed.
The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_overrange_ibufds" is
unused and has been removed.
The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/N2" is unused and has been
removed.
 Unused block "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/hi_adc_clk_INV1_INV_0"
(BUF) removed.
The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_overrange_rise" is
unused and has been removed.
The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_overrange_fall" is
unused and has been removed.
The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_sync_ibufds" is unused
and has been removed.
The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_sync270" is unused and
has been removed.
 Unused block "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_sync270" (FF) removed.
The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/with_extra_reg.extra_reg_69"
is unused and has been removed.
 Unused block
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/with_extra_reg.extra_reg_69" (FF)
removed.
The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_sync180" is unused and
has been removed.
 Unused block "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_sync180" (FF) removed.
The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/with_extra_reg.extra_reg_68"
is unused and has been removed.
 Unused block
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/with_extra_reg.extra_reg_68" (FF)
removed.
The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_sync90" is unused and
has been removed.
 Unused block "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_sync90" (FF) removed.
The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/with_extra_reg.extra_reg_67"
is unused and has been removed.
 Unused block
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/with_extra_reg.extra_reg_67" (FF)
removed.
The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_sync0" is unused and has
been removed.
 Unused block "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_sync0" (FF) removed.
The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/with_extra_reg.extra_reg_66"
is unused and has been removed.
 Unused block
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/with_extra_reg.extra_reg_66" (FF)
removed.
The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/with_extra_reg.extra_reg_65"
is unused and has been removed.
 Unused block
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/with_extra_reg.extra_reg_65" (FF)
removed.
The signal "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/with_extra_reg.extra_reg_64"
is unused and has been removed.
 Unused block
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/with_extra_reg.extra_reg_64" (FF)
removed.
Unused block "infrastructure_inst/infrastructure_inst/AUX0_CLK2X_DCM" ()
removed.
Unused block "infrastructure_inst/infrastructure_inst/AUX0_CLK_DCM" () removed.
Unused block "infrastructure_inst/infrastructure_inst/AUX1_CLK_DCM" () removed.
Unused block "infrastructure_inst/infrastructure_inst/SYS_CLK2X_DCM" () removed.
Unused block "infrastructure_inst/infrastructure_inst/SYS_CLK_DCM" () removed.
Unused block "infrastructure_inst/infrastructure_inst/ibufgd_aux_arr[0]" ()
removed.
Unused block "infrastructure_inst/infrastructure_inst/ibufgd_aux_arr[1]" ()
removed.
Unused block "infrastructure_inst/infrastructure_inst/ibufgd_sys" () removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_c
ntr/comp12.core_instance12/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_c
ntr/comp12.core_instance12/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.
core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.
core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.
core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.
core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.
core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.
core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.
core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.
core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.
core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.
core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.
core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.
core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1
_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.
core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.
core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.
core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.
core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.
core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.
core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.
core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.
core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.
core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.
core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.
core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.
core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2
_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.
core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.
core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.
core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.
core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.
core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.
core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.
core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.
core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.
core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.
core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.
core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.
core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5
_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.
core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.
core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.
core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.
core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.
core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.
core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.
core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.
core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.
core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.
core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.
core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.
core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6
_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse
_ext1_4051a15797/counter3/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse
_ext1_4051a15797/counter3/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse
_ext2_dbf0e456b3/counter3/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse
_ext2_dbf0e456b3/counter3/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/counter/co
mp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/counter/co
mp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_im/c
omp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_im/c
omp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_re/c
omp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_re/c
omp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_b_im/c
omp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_b_im/c
omp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_b_re/c
omp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_b_re/c
omp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/counter/co
mp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/counter/co
mp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_im/c
omp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_im/c
omp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_re/c
omp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_re/c
omp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_b_im/c
omp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_b_im/c
omp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_b_re/c
omp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_b_re/c
omp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
counter/comp2.core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
counter/comp2.core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
delay_b_47aee85e44/delay_im_5e0a651975/bram/comp1.core_instance1/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
delay_b_47aee85e44/delay_im_5e0a651975/bram/comp1.core_instance1/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
delay_b_47aee85e44/delay_im_5e0a651975/counter/comp2.core_instance2/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
delay_b_47aee85e44/delay_im_5e0a651975/counter/comp2.core_instance2/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
delay_b_47aee85e44/delay_re_ce48dacb4d/bram/comp1.core_instance1/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
delay_b_47aee85e44/delay_re_ce48dacb4d/bram/comp1.core_instance1/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
delay_b_47aee85e44/delay_re_ce48dacb4d/counter/comp2.core_instance2/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
delay_b_47aee85e44/delay_re_ce48dacb4d/counter/comp2.core_instance2/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
delay_lo_f5010121d5/delay_im_5e0a651975/bram/comp1.core_instance1/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
delay_lo_f5010121d5/delay_im_5e0a651975/bram/comp1.core_instance1/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
delay_lo_f5010121d5/delay_im_5e0a651975/counter/comp2.core_instance2/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
delay_lo_f5010121d5/delay_im_5e0a651975/counter/comp2.core_instance2/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
delay_lo_f5010121d5/delay_re_ce48dacb4d/bram/comp1.core_instance1/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
delay_lo_f5010121d5/delay_re_ce48dacb4d/bram/comp1.core_instance1/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
delay_lo_f5010121d5/delay_re_ce48dacb4d/counter/comp2.core_instance2/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/
delay_lo_f5010121d5/delay_re_ce48dacb4d/counter/comp2.core_instance2/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
counter/comp2.core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
counter/comp2.core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
delay_b_7e3bcc561d/delay_im_5e0a651975/bram/comp1.core_instance1/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
delay_b_7e3bcc561d/delay_im_5e0a651975/bram/comp1.core_instance1/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
delay_b_7e3bcc561d/delay_im_5e0a651975/counter/comp2.core_instance2/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
delay_b_7e3bcc561d/delay_im_5e0a651975/counter/comp2.core_instance2/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
delay_b_7e3bcc561d/delay_re_ce48dacb4d/bram/comp1.core_instance1/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
delay_b_7e3bcc561d/delay_re_ce48dacb4d/bram/comp1.core_instance1/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
delay_b_7e3bcc561d/delay_re_ce48dacb4d/counter/comp2.core_instance2/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
delay_b_7e3bcc561d/delay_re_ce48dacb4d/counter/comp2.core_instance2/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
delay_lo_bb75bbbe28/delay_im_5e0a651975/bram/comp1.core_instance1/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
delay_lo_bb75bbbe28/delay_im_5e0a651975/bram/comp1.core_instance1/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
delay_lo_bb75bbbe28/delay_im_5e0a651975/counter/comp2.core_instance2/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
delay_lo_bb75bbbe28/delay_im_5e0a651975/counter/comp2.core_instance2/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
delay_lo_bb75bbbe28/delay_re_ce48dacb4d/bram/comp1.core_instance1/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
delay_lo_bb75bbbe28/delay_re_ce48dacb4d/bram/comp1.core_instance1/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
delay_lo_bb75bbbe28/delay_re_ce48dacb4d/counter/comp2.core_instance2/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/
delay_lo_bb75bbbe28/delay_re_ce48dacb4d/counter/comp2.core_instance2/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
counter/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
counter/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
delay_b_54d4e68371/delay_re_ce0daf323e/bram/comp2.core_instance2/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
delay_b_54d4e68371/delay_re_ce0daf323e/bram/comp2.core_instance2/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/bram/comp2.core_instance2/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/bram/comp2.core_instance2/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/bram/comp2.core_instance2/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/bram/comp2.core_instance2/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/
delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
counter/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
counter/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
delay_b_54d4e68371/delay_re_ce0daf323e/bram/comp2.core_instance2/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
delay_b_54d4e68371/delay_re_ce0daf323e/bram/comp2.core_instance2/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/bram/comp2.core_instance2/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/bram/comp2.core_instance2/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/bram/comp2.core_instance2/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/bram/comp2.core_instance2/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/
delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_01_62d41deb8e/counter/comp2.core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_01_62d41deb8e/counter/comp2.core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_01_62d41deb8e/delay_b_54fc59f010/bram/comp3.core_instance3/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_01_62d41deb8e/delay_b_54fc59f010/bram/comp3.core_instance3/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_01_62d41deb8e/delay_b_54fc59f010/counter/comp2.core_instance2/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_01_62d41deb8e/delay_b_54fc59f010/counter/comp2.core_instance2/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_01_62d41deb8e/delay_lo_26c550428d/bram/comp3.core_instance3/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_01_62d41deb8e/delay_lo_26c550428d/bram/comp3.core_instance3/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_01_62d41deb8e/delay_lo_26c550428d/counter/comp2.core_instance2/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_01_62d41deb8e/delay_lo_26c550428d/counter/comp2.core_instance2/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_23_f2ff46cb20/counter/comp2.core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_23_f2ff46cb20/counter/comp2.core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_23_f2ff46cb20/delay_b_e76cf0c343/bram/comp3.core_instance3/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_23_f2ff46cb20/delay_b_e76cf0c343/bram/comp3.core_instance3/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_23_f2ff46cb20/delay_b_e76cf0c343/counter/comp2.core_instance2/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_23_f2ff46cb20/delay_b_e76cf0c343/counter/comp2.core_instance2/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/bram/comp3.core_instance3/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/bram/comp3.core_instance3/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/counter/comp2.core_instance2/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/counter/comp2.core_instance2/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_ac_2ca5bf992f/counter/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_ac_2ca5bf992f/counter/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/bram/comp4.core_instance4/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/bram/comp4.core_instance4/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/counter/comp3.core_instance3/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/counter/comp3.core_instance3/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/bram/comp4.core_instance4/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/bram/comp4.core_instance4/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/counter/comp3.core_instance3/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/counter/comp3.core_instance3/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_bd_3eb9bf3106/counter/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_bd_3eb9bf3106/counter/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/bram/comp4.core_instance4/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/bram/comp4.core_instance4/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/counter/comp3.core_instance3/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/counter/comp3.core_instance3/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/bram/comp4.core_instance4/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/bram/comp4.core_instance4/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/counter/comp3.core_instance3/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex
_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/counter/comp3.core_instance3/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/counter/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/counter/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/bram/comp5.core
_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/bram/comp5.core
_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/counter/comp4.c
ore_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/counter/comp4.c
ore_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/bram/comp5.core
_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/bram/comp5.core
_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/counter/comp4.c
ore_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/counter/comp4.c
ore_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/bram/comp5.cor
e_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/bram/comp5.cor
e_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/counter/comp4.
core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/counter/comp4.
core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/bram/comp5.cor
e_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/bram/comp5.cor
e_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/counter/comp4.
core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/counter/comp4.
core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/counter/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/counter/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/bram/comp5.core
_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/bram/comp5.core
_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/counter/comp4.c
ore_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/counter/comp4.c
ore_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/bram/comp5.core
_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/bram/comp5.core
_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/counter/comp4.c
ore_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/counter/comp4.c
ore_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/bram/comp5.cor
e_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/bram/comp5.cor
e_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/counter/comp4.
core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/counter/comp4.
core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/bram/comp5.cor
e_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/bram/comp5.cor
e_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/counter/comp4.
core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/counter/comp4.
core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/counter/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/counter/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core
_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core
_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.c
ore_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.c
ore_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/bram/comp6.core
_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/bram/comp6.core
_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.c
ore_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.c
ore_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/bram/comp6.cor
e_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/bram/comp6.cor
e_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.
core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.
core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/bram/comp6.cor
e_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/bram/comp6.cor
e_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.
core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.
core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/counter/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/counter/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core
_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core
_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.c
ore_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.c
ore_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/bram/comp6.core
_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/bram/comp6.core
_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.c
ore_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.c
ore_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/bram/comp6.cor
e_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/bram/comp6.cor
e_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.
core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.
core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/bram/comp6.cor
e_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/bram/comp6.cor
e_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.
core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex
_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.
core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/imim/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/imim/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/rere/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/rere/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/sumsum/comp2.core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca37
1/sumsum/comp2.core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/imim/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/imim/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/rere/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/rere/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/sumsum/comp2.core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9d
e/sumsum/comp2.core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/imim/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/imim/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/rere/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/rere/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/sumsum/comp2.core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184
c/sumsum/comp2.core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4c
c7338556/counter/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4c
c7338556/counter/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e
2acf61e4/counter/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e
2acf61e4/counter/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7d
bf20bc5c/counter/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7d
bf20bc5c/counter/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex
_commutator_01_04980bcfcc/counter/comp5.core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex
_commutator_01_04980bcfcc/counter/comp5.core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex
_commutator_23_e42bb62919/counter/comp5.core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex
_commutator_23_e42bb62919/counter/comp5.core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex
_commutator_ac_a42560e7f0/counter/comp6.core_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex
_commutator_ac_a42560e7f0/counter/comp6.core_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex
_commutator_bd_3158fb47e8/counter/comp6.core_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex
_commutator_bd_3158fb47e8/counter/comp6.core_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/imim/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/imim/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/rere/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/rere/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/sumsum/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e9
6/sumsum/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/imim/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/imim/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/rere/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/rere/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/sumsum/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ede
e/sumsum/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/imim/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/imim/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/rere/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/rere/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/sumsum/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924b
e/sumsum/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8
b97c5223/counter/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8
b97c5223/counter/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aa
b55de34e/counter/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aa
b55de34e/counter/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_35
62354dc2/counter/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_35
62354dc2/counter/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex
_commutator_01_eaac85949c/counter/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex
_commutator_01_eaac85949c/counter/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex
_commutator_23_fff0f794e5/counter/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex
_commutator_23_fff0f794e5/counter/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex
_commutator_ac_be619e3591/counter/comp8.core_instance8/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex
_commutator_ac_be619e3591/counter/comp8.core_instance8/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex
_commutator_bd_2cc0407482/counter/comp8.core_instance8/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex
_commutator_bd_2cc0407482/counter/comp8.core_instance8/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/imim/comp5.core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/imim/comp5.core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/rere/comp5.core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/rere/comp5.core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/sumsum/comp6.core_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babb
e/sumsum/comp6.core_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/imim/comp5.core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/imim/comp5.core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/rere/comp5.core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/rere/comp5.core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/sumsum/comp6.core_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb356141
5/sumsum/comp6.core_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/imim/comp5.core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/imim/comp5.core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/rere/comp5.core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/rere/comp5.core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/sumsum/comp6.core_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f
1/sumsum/comp6.core_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a
83a45804/counter/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a
83a45804/counter/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a
83a45804/mem_c/comp6.core_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a
83a45804/mem_c/comp6.core_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_25
e549652a/counter/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_25
e549652a/counter/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_25
e549652a/mem_c/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_25
e549652a/mem_c/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af
5898bf4e/counter/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af
5898bf4e/counter/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af
5898bf4e/mem_c/comp8.core_instance8/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af
5898bf4e/mem_c/comp8.core_instance8/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex
_commutator_ac_378fd9341a/counter/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex
_commutator_ac_378fd9341a/counter/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex
_commutator_bd_e182027a9d/counter/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex
_commutator_bd_e182027a9d/counter/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/imim/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/imim/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/rere/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/rere/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/sumsum/comp8.core_instance8/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807f
e/sumsum/comp8.core_instance8/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/imim/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/imim/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/rere/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/rere/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/sumsum/comp8.core_instance8/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7a
e/sumsum/comp8.core_instance8/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/imim/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/imim/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/rere/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/rere/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/sumsum/comp8.core_instance8/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b
1/sumsum/comp8.core_instance8/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2f
4e4017fc/counter/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2f
4e4017fc/counter/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2f
4e4017fc/mem_c/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2f
4e4017fc/mem_c/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd
86017793/counter/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd
86017793/counter/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd
86017793/mem_c/comp10.core_instance10/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd
86017793/mem_c/comp10.core_instance10/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_ff
724eec4e/counter/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_ff
724eec4e/counter/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_ff
724eec4e/mem_c/comp11.core_instance11/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_di
t_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_ff
724eec4e/mem_c/comp11.core_instance11/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/imag_square/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_1_4d56d1ab0b/real_square/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/imag_square/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_2_8cd3f03928/real_square/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/imag_square/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_3_abbddd9be9/real_square/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/imag_square/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_po
wer19_4_0bb314159a/real_square/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_
adc_4bfcd7107d/freeze_cntr_c486df284c/counter3/comp10.core_instance10/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_
adc_4bfcd7107d/freeze_cntr_c486df284c/counter3/comp10.core_instance10/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_
vacc0_f1b6ff57cb/freeze_cntr_b4db19b16d/counter3/comp11.core_instance11/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_
vacc0_f1b6ff57cb/freeze_cntr_b4db19b16d/counter3/comp11.core_instance11/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_
vacc1_a816baf518/freeze_cntr_898a6de690/counter3/comp11.core_instance11/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_
vacc1_a816baf518/freeze_cntr_898a6de690/counter3/comp11.core_instance11/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_
vacc2_c2f47281df/freeze_cntr_9d0d7ae667/counter3/comp11.core_instance11/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_
vacc2_c2f47281df/freeze_cntr_9d0d7ae667/counter3/comp11.core_instance11/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_
vacc3_74596c5e24/freeze_cntr_9669e27cf6/counter3/comp11.core_instance11/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_
vacc3_74596c5e24/freeze_cntr_9669e27cf6/counter3/comp11.core_instance11/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_
cntr/comp12.core_instance12/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_
cntr/comp12.core_instance12/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_
gen/comp13.core_instance13/GND" (ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_
gen/comp13.core_instance13/VCC" (ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0
_ff1ce515bb/delay_bram_a2954a84b5/counter/comp0.core_instance0/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0
_ff1ce515bb/delay_bram_a2954a84b5/counter/comp0.core_instance0/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0
_ff1ce515bb/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0
_ff1ce515bb/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0
_ff1ce515bb/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0
_ff1ce515bb/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1
_cb7b32fb54/delay_bram_a2954a84b5/counter/comp0.core_instance0/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1
_cb7b32fb54/delay_bram_a2954a84b5/counter/comp0.core_instance0/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1
_cb7b32fb54/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1
_cb7b32fb54/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1
_cb7b32fb54/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1
_cb7b32fb54/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2
_e508517ffc/delay_bram_a2954a84b5/counter/comp0.core_instance0/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2
_e508517ffc/delay_bram_a2954a84b5/counter/comp0.core_instance0/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2
_e508517ffc/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2
_e508517ffc/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2
_e508517ffc/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2
_e508517ffc/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3
_acfd8cbee2/delay_bram_a2954a84b5/counter/comp0.core_instance0/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3
_acfd8cbee2/delay_bram_a2954a84b5/counter/comp0.core_instance0/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3
_acfd8cbee2/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/GND"
(ZERO) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3
_acfd8cbee2/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/VCC"
(ONE) removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3
_acfd8cbee2/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/GND" (ZERO)
removed.
Unused block
"r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3
_acfd8cbee2/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/VCC" (ONE)
removed.
Unused block
"r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/mem/g
dm.dm/Mram_RAM24" () removed.
Unused block "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/GND"
(ZERO) removed.
Unused block "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/VCC"
(ONE) removed.
Unused block "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/ibufds_overrange" ()
removed.
Unused block "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/ibufds_sync" () removed.
Unused block "r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/iddr_overrange" ()
removed.
Unused block
"r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/XST
_VCC" (ONE) removed.
Unused block
"r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/XST
_VCC" (ONE) removed.
Unused block
"r4_5g_specv5_snap_vacc0_bram_ramblk/r4_5g_specv5_snap_vacc0_bram_ramblk/XST_VCC
" (ONE) removed.
Unused block
"r4_5g_specv5_snap_vacc1_bram_ramblk/r4_5g_specv5_snap_vacc1_bram_ramblk/XST_VCC
" (ONE) removed.
Unused block
"r4_5g_specv5_snap_vacc2_bram_ramblk/r4_5g_specv5_snap_vacc2_bram_ramblk/XST_VCC
" (ONE) removed.
Unused block
"r4_5g_specv5_snap_vacc3_bram_ramblk/r4_5g_specv5_snap_vacc3_bram_ramblk/XST_VCC
" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
GND 		epb_opb_bridge_inst/XST_GND
GND 		infrastructure_inst/XST_GND
GND 		opb0/XST_GND
VCC 		opb0/XST_VCC
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_errAck_I/Y_0_or000015
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_errAck_I/Y_0_or000035
LUT4 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_errAck_I/Y_0_or00004
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_errAck_I/Y_0_or000046
LUT4 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_errAck_I/Y_0_or000060
LUT4 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_retry_I/Y_0_or000010
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_retry_I/Y_0_or000035
LUT4 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_retry_I/Y_0_or00004
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_retry_I/Y_0_or000046
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_retry_I/Y_0_or000061
LUT4 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I/Y_0_or000010
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I/Y_0_or000035
LUT4 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I/Y_0_or00004
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I/Y_0_or000046
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I/Y_0_or000061
LUT3 		opb0/opb0/sys_rst_i1
GND 		opb_adc5gcontroller_0/XST_GND
VCC 		opb_adc5gcontroller_0/XST_VCC
LUT4
		opb_adc5gcontroller_0/opb_adc5gcontroller_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_
I/lut_out_0_and00001
LUT6
		opb_adc5gcontroller_0/opb_adc5gcontroller_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2
_rstpot_SW0
FDE 		opb_adc5gcontroller_0/opb_adc5gcontroller_0/USER_LOGIC_I/FD_ADC0_ADC1
   optimized to 0
FDE 		opb_adc5gcontroller_0/opb_adc5gcontroller_0/USER_LOGIC_I/FD_ADC1_ADC0
   optimized to 0
FD 		opb_adc5gcontroller_0/opb_adc5gcontroller_0/USER_LOGIC_I/FD_ADC1_HALF
   optimized to 0
FD 		opb_adc5gcontroller_0/opb_adc5gcontroller_0/USER_LOGIC_I/FD_ADC1_HALF_R
   optimized to 0
INV
		opb_adc5gcontroller_0/opb_adc5gcontroller_0/USER_LOGIC_I/not_adc1_toggle1_INV_
0
GND 		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/XST_GND
VCC 		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_
cntr/comp12.core_instance12/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_
cntr/comp12.core_instance12/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0
.core_instance0/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1
.core_instance1/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2
.core_instance2/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3
.core_instance3/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4
.core_instance4/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5
.core_instance5/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0
.core_instance0/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1
.core_instance1/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2
.core_instance2/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3
.core_instance3/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4
.core_instance4/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5
.core_instance5/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0
.core_instance0/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1
.core_instance1/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2
.core_instance2/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3
.core_instance3/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4
.core_instance4/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5
.core_instance5/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0
.core_instance0/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1
.core_instance1/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2
.core_instance2/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3
.core_instance3/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4
.core_instance4/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5
.core_instance5/BU2/XST_GND
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_
6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/puls
e_ext1_4051a15797/counter3/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/puls
e_ext1_4051a15797/counter3/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/puls
e_ext2_dbf0e456b3/counter3/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/puls
e_ext2_dbf0e456b3/counter3/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/counter/c
omp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/counter/c
omp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_im/
comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_im/
comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_re/
comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_re/
comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_b_im/
comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_b_im/
comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_b_re/
comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_b_re/
comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/counter/c
omp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/counter/c
omp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_im/
comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_im/
comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_re/
comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_re/
comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_b_im/
comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_b_im/
comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_b_re/
comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_b_re/
comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/counter/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/counter/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/delay_b_47aee85e44/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/delay_b_47aee85e44/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/delay_b_47aee85e44/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/delay_b_47aee85e44/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/delay_b_47aee85e44/delay_re_ce48dacb4d/bram/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/delay_b_47aee85e44/delay_re_ce48dacb4d/bram/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/delay_b_47aee85e44/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/delay_b_47aee85e44/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/delay_lo_f5010121d5/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/delay_lo_f5010121d5/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/delay_lo_f5010121d5/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/XST_GN
D
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/delay_lo_f5010121d5/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/XST_VC
C
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/delay_lo_f5010121d5/delay_re_ce48dacb4d/bram/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/delay_lo_f5010121d5/delay_re_ce48dacb4d/bram/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/delay_lo_f5010121d5/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/XST_GN
D
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40
/delay_lo_f5010121d5/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/XST_VC
C
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/counter/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/counter/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/delay_b_7e3bcc561d/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/delay_b_7e3bcc561d/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/delay_b_7e3bcc561d/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/delay_b_7e3bcc561d/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/delay_b_7e3bcc561d/delay_re_ce48dacb4d/bram/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/delay_b_7e3bcc561d/delay_re_ce48dacb4d/bram/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/delay_b_7e3bcc561d/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/delay_b_7e3bcc561d/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/delay_lo_bb75bbbe28/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/delay_lo_bb75bbbe28/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/delay_lo_bb75bbbe28/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/XST_GN
D
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/delay_lo_bb75bbbe28/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/XST_VC
C
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/delay_lo_bb75bbbe28/delay_re_ce48dacb4d/bram/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/delay_lo_bb75bbbe28/delay_re_ce48dacb4d/bram/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/delay_lo_bb75bbbe28/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/XST_GN
D
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430
/delay_lo_bb75bbbe28/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/XST_VC
C
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/counter/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/counter/comp3.core_instance3/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/delay_b_54d4e68371/delay_re_ce0daf323e/bram/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/delay_b_54d4e68371/delay_re_ce0daf323e/bram/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/XST_GN
D
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/XST_VC
C
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/bram/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/bram/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/XST_GN
D
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6
/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/XST_VC
C
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/counter/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/counter/comp3.core_instance3/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/delay_b_54d4e68371/delay_re_ce0daf323e/bram/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/delay_b_54d4e68371/delay_re_ce0daf323e/bram/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/XST_GN
D
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/XST_VC
C
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/bram/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/bram/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/XST_GN
D
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100
/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/XST_VC
C
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_01_62d41deb8e/counter/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_01_62d41deb8e/counter/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_01_62d41deb8e/delay_b_54fc59f010/bram/comp3.core_instance3/BU2/XST_
GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_01_62d41deb8e/delay_b_54fc59f010/bram/comp3.core_instance3/BU2/XST_
VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_01_62d41deb8e/delay_b_54fc59f010/counter/comp2.core_instance2/BU2/X
ST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_01_62d41deb8e/delay_b_54fc59f010/counter/comp2.core_instance2/BU2/X
ST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_01_62d41deb8e/delay_lo_26c550428d/bram/comp3.core_instance3/BU2/XST
_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_01_62d41deb8e/delay_lo_26c550428d/bram/comp3.core_instance3/BU2/XST
_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_01_62d41deb8e/delay_lo_26c550428d/counter/comp2.core_instance2/BU2/
XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_01_62d41deb8e/delay_lo_26c550428d/counter/comp2.core_instance2/BU2/
XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_23_f2ff46cb20/counter/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_23_f2ff46cb20/counter/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_23_f2ff46cb20/delay_b_e76cf0c343/bram/comp3.core_instance3/BU2/XST_
GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_23_f2ff46cb20/delay_b_e76cf0c343/bram/comp3.core_instance3/BU2/XST_
VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_23_f2ff46cb20/delay_b_e76cf0c343/counter/comp2.core_instance2/BU2/X
ST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_23_f2ff46cb20/delay_b_e76cf0c343/counter/comp2.core_instance2/BU2/X
ST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/bram/comp3.core_instance3/BU2/XST
_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/bram/comp3.core_instance3/BU2/XST
_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/counter/comp2.core_instance2/BU2/
XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/counter/comp2.core_instance2/BU2/
XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_ac_2ca5bf992f/counter/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_ac_2ca5bf992f/counter/comp3.core_instance3/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/bram/comp4.core_instance4/BU2/XST_
GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/bram/comp4.core_instance4/BU2/XST_
VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/X
ST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/X
ST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/bram/comp4.core_instance4/BU2/XST
_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/bram/comp4.core_instance4/BU2/XST
_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/
XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/
XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_bd_3eb9bf3106/counter/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_bd_3eb9bf3106/counter/comp3.core_instance3/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/bram/comp4.core_instance4/BU2/XST_
GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/bram/comp4.core_instance4/BU2/XST_
VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/X
ST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/X
ST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/bram/comp4.core_instance4/BU2/XST
_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/bram/comp4.core_instance4/BU2/XST
_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/
XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biple
x_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/
XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/counter/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/counter/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/bram/comp5.cor
e_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/bram/comp5.cor
e_instance5/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/counter/comp4.
core_instance4/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/counter/comp4.
core_instance4/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/bram/comp5.cor
e_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/bram/comp5.cor
e_instance5/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/counter/comp4.
core_instance4/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/counter/comp4.
core_instance4/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/bram/comp5.co
re_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/bram/comp5.co
re_instance5/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/counter/comp4
.core_instance4/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/counter/comp4
.core_instance4/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/bram/comp5.co
re_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/bram/comp5.co
re_instance5/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/counter/comp4
.core_instance4/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/counter/comp4
.core_instance4/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/counter/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/counter/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/bram/comp5.cor
e_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/bram/comp5.cor
e_instance5/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/counter/comp4.
core_instance4/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/counter/comp4.
core_instance4/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/bram/comp5.cor
e_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/bram/comp5.cor
e_instance5/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/counter/comp4.
core_instance4/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/counter/comp4.
core_instance4/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/bram/comp5.co
re_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/bram/comp5.co
re_instance5/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/counter/comp4
.core_instance4/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/counter/comp4
.core_instance4/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/bram/comp5.co
re_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/bram/comp5.co
re_instance5/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/counter/comp4
.core_instance4/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/counter/comp4
.core_instance4/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/counter/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/counter/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.cor
e_instance6/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.cor
e_instance6/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.
core_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.
core_instance5/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/bram/comp6.cor
e_instance6/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/bram/comp6.cor
e_instance6/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.
core_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.
core_instance5/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/bram/comp6.co
re_instance6/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/bram/comp6.co
re_instance6/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5
.core_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5
.core_instance5/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/bram/comp6.co
re_instance6/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/bram/comp6.co
re_instance6/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5
.core_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5
.core_instance5/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/counter/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/counter/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.cor
e_instance6/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.cor
e_instance6/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.
core_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.
core_instance5/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/bram/comp6.cor
e_instance6/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/bram/comp6.cor
e_instance6/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.
core_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.
core_instance5/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/bram/comp6.co
re_instance6/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/bram/comp6.co
re_instance6/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5
.core_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5
.core_instance5/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/bram/comp6.co
re_instance6/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/bram/comp6.co
re_instance6/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5
.core_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biple
x_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5
.core_instance5/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca3
71/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca3
71/imim/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca3
71/imim/comp1.core_instance1/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca3
71/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca3
71/rere/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca3
71/rere/comp1.core_instance1/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca3
71/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca3
71/sumsum/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca3
71/sumsum/comp2.core_instance2/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9
de/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9
de/imim/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9
de/imim/comp1.core_instance1/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9
de/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9
de/rere/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9
de/rere/comp1.core_instance1/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9
de/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9
de/sumsum/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9
de/sumsum/comp2.core_instance2/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9
de/wr_add_wi/Madd_internal_s_69_5_addsub_lut(0)
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f18
4c/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f18
4c/imim/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f18
4c/imim/comp1.core_instance1/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f18
4c/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f18
4c/rere/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f18
4c/rere/comp1.core_instance1/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f18
4c/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f18
4c/sumsum/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f18
4c/sumsum/comp2.core_instance2/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f18
4c/wr_add_wi/Madd_internal_s_69_5_addsub_lut(2)
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f18
4c/wr_add_wi/Madd_internal_s_69_5_addsub_lut(6)
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4
cc7338556/counter/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4
cc7338556/counter/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4
cc7338556/mem_c/comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6
e2acf61e4/counter/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6
e2acf61e4/counter/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6
e2acf61e4/mem_c/comp1.core_instance1/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7
dbf20bc5c/counter/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7
dbf20bc5c/counter/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7
dbf20bc5c/mem_c/comp2.core_instance2/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biple
x_commutator_01_04980bcfcc/counter/comp5.core_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biple
x_commutator_01_04980bcfcc/counter/comp5.core_instance5/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biple
x_commutator_23_e42bb62919/counter/comp5.core_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biple
x_commutator_23_e42bb62919/counter/comp5.core_instance5/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biple
x_commutator_ac_a42560e7f0/counter/comp6.core_instance6/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biple
x_commutator_ac_a42560e7f0/counter/comp6.core_instance6/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biple
x_commutator_bd_3158fb47e8/counter/comp6.core_instance6/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biple
x_commutator_bd_3158fb47e8/counter/comp6.core_instance6/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e
96/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e
96/imim/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e
96/imim/comp3.core_instance3/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e
96/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e
96/rere/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e
96/rere/comp3.core_instance3/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e
96/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e
96/sumsum/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e
96/sumsum/comp4.core_instance4/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ed
ee/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ed
ee/imim/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ed
ee/imim/comp3.core_instance3/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ed
ee/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ed
ee/rere/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ed
ee/rere/comp3.core_instance3/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ed
ee/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ed
ee/sumsum/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8ed
ee/sumsum/comp4.core_instance4/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924
be/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924
be/imim/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924
be/imim/comp3.core_instance3/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924
be/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924
be/rere/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924
be/rere/comp3.core_instance3/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924
be/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924
be/sumsum/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924
be/sumsum/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d
8b97c5223/counter/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d
8b97c5223/counter/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d
8b97c5223/mem_c/comp3.core_instance3/BU2/XST_GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_a
ab55de34e/counter/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_a
ab55de34e/counter/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3
562354dc2/counter/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3
562354dc2/counter/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biple
x_commutator_01_eaac85949c/counter/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biple
x_commutator_01_eaac85949c/counter/comp7.core_instance7/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biple
x_commutator_23_fff0f794e5/counter/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biple
x_commutator_23_fff0f794e5/counter/comp7.core_instance7/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biple
x_commutator_ac_be619e3591/counter/comp8.core_instance8/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biple
x_commutator_ac_be619e3591/counter/comp8.core_instance8/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biple
x_commutator_bd_2cc0407482/counter/comp8.core_instance8/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biple
x_commutator_bd_2cc0407482/counter/comp8.core_instance8/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024bab
be/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024bab
be/imim/comp5.core_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024bab
be/imim/comp5.core_instance5/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024bab
be/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024bab
be/rere/comp5.core_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024bab
be/rere/comp5.core_instance5/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024bab
be/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024bab
be/sumsum/comp6.core_instance6/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024bab
be/sumsum/comp6.core_instance6/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb35614
15/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb35614
15/imim/comp5.core_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb35614
15/imim/comp5.core_instance5/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb35614
15/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb35614
15/rere/comp5.core_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb35614
15/rere/comp5.core_instance5/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb35614
15/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb35614
15/sumsum/comp6.core_instance6/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb35614
15/sumsum/comp6.core_instance6/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9
f1/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9
f1/imim/comp5.core_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9
f1/imim/comp5.core_instance5/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9
f1/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9
f1/rere/comp5.core_instance5/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9
f1/rere/comp5.core_instance5/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9
f1/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9
f1/sumsum/comp6.core_instance6/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9
f1/sumsum/comp6.core_instance6/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3
a83a45804/counter/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3
a83a45804/counter/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3
a83a45804/mem_c/comp6.core_instance6/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3
a83a45804/mem_c/comp6.core_instance6/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_2
5e549652a/counter/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_2
5e549652a/counter/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_2
5e549652a/mem_c/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_2
5e549652a/mem_c/comp7.core_instance7/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_a
f5898bf4e/counter/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_a
f5898bf4e/counter/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_a
f5898bf4e/mem_c/comp8.core_instance8/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_a
f5898bf4e/mem_c/comp8.core_instance8/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biple
x_commutator_ac_378fd9341a/counter/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biple
x_commutator_ac_378fd9341a/counter/comp9.core_instance9/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biple
x_commutator_bd_e182027a9d/counter/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biple
x_commutator_bd_e182027a9d/counter/comp9.core_instance9/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807
fe/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807
fe/imim/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807
fe/imim/comp7.core_instance7/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807
fe/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807
fe/rere/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807
fe/rere/comp7.core_instance7/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807
fe/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807
fe/sumsum/comp8.core_instance8/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807
fe/sumsum/comp8.core_instance8/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7
ae/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7
ae/imim/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7
ae/imim/comp7.core_instance7/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7
ae/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7
ae/rere/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7
ae/rere/comp7.core_instance7/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7
ae/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7
ae/sumsum/comp8.core_instance8/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7
ae/sumsum/comp8.core_instance8/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401
b1/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401
b1/imim/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401
b1/imim/comp7.core_instance7/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401
b1/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401
b1/rere/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401
b1/rere/comp7.core_instance7/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401
b1/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401
b1/sumsum/comp8.core_instance8/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401
b1/sumsum/comp8.core_instance8/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2
f4e4017fc/counter/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2
f4e4017fc/counter/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2
f4e4017fc/mem_c/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2
f4e4017fc/mem_c/comp9.core_instance9/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_b
d86017793/counter/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_b
d86017793/counter/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_b
d86017793/mem_c/comp10.core_instance10/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_b
d86017793/mem_c/comp10.core_instance10/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_f
f724eec4e/counter/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_f
f724eec4e/counter/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_f
f724eec4e/mem_c/comp11.core_instance11/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_d
it_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_f
f724eec4e/mem_c/comp11.core_instance11/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_mode
l/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_mode
l/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_mode
l/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_mode
l/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_mode
l/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_mode
l/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_mode
l/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/XST_VCC
LUT2
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_mode
l/sclr_i1
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_4_0bb314159a/real_square/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_p
ower19_4_0bb314159a/real_square/comp9.core_instance9/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap
_adc_4bfcd7107d/freeze_cntr_c486df284c/counter3/comp10.core_instance10/BU2/XST_G
ND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap
_adc_4bfcd7107d/freeze_cntr_c486df284c/counter3/comp10.core_instance10/BU2/XST_V
CC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap
_vacc0_f1b6ff57cb/freeze_cntr_b4db19b16d/counter3/comp11.core_instance11/BU2/XST
_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap
_vacc0_f1b6ff57cb/freeze_cntr_b4db19b16d/counter3/comp11.core_instance11/BU2/XST
_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap
_vacc1_a816baf518/freeze_cntr_898a6de690/counter3/comp11.core_instance11/BU2/XST
_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap
_vacc1_a816baf518/freeze_cntr_898a6de690/counter3/comp11.core_instance11/BU2/XST
_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap
_vacc2_c2f47281df/freeze_cntr_9d0d7ae667/counter3/comp11.core_instance11/BU2/XST
_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap
_vacc2_c2f47281df/freeze_cntr_9d0d7ae667/counter3/comp11.core_instance11/BU2/XST
_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap
_vacc3_74596c5e24/freeze_cntr_9669e27cf6/counter3/comp11.core_instance11/BU2/XST
_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap
_vacc3_74596c5e24/freeze_cntr_9669e27cf6/counter3/comp11.core_instance11/BU2/XST
_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync
_cntr/comp12.core_instance12/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync
_cntr/comp12.core_instance12/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync
_gen/comp13.core_instance13/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync
_gen/comp13.core_instance13/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
0_ff1ce515bb/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
0_ff1ce515bb/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
0_ff1ce515bb/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/XST_
GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
0_ff1ce515bb/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
0_ff1ce515bb/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
1_cb7b32fb54/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
1_cb7b32fb54/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
1_cb7b32fb54/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/XST_
GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
1_cb7b32fb54/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
1_cb7b32fb54/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
2_e508517ffc/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
2_e508517ffc/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
2_e508517ffc/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/XST_
GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
2_e508517ffc/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
2_e508517ffc/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
3_acfd8cbee2/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
3_acfd8cbee2/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
3_acfd8cbee2/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/XST_
GND
GND
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
3_acfd8cbee2/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/XST_GND
VCC
		r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc
3_acfd8cbee2/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/XST_VCC
GND 		r4_5g_specV5_acc_cnt/XST_GND
VCC 		r4_5g_specV5_acc_cnt/XST_VCC
LUT4
		r4_5g_specV5_acc_cnt/r4_5g_specV5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/
lut_out_0_and00001
GND 		r4_5g_specV5_acc_len/XST_GND
VCC 		r4_5g_specV5_acc_len/XST_VCC
LUT4
		r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/
lut_out_0_and00001
GND 		r4_5g_specV5_adc_5g/XST_GND
VCC 		r4_5g_specV5_adc_5g/XST_VCC
GND 		r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/XST_GND
GND 		r4_5g_specV5_cnt_rst/XST_GND
VCC 		r4_5g_specV5_cnt_rst/XST_VCC
LUT4
		r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/
lut_out_0_and00001
GND 		r4_5g_specV5_snap_adc_addr/XST_GND
VCC 		r4_5g_specV5_snap_adc_addr/XST_VCC
LUT4
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/DEV
ICESEL_S0_I/lut_out_0_and00001
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_13
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_14
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_15
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_16
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_17
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_18
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_19
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_20
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_21
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_22
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_23
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_24
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_25
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_26
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_27
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_28
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_29
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_30
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_31
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_13
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_14
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_15
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_16
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_17
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_18
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_19
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_20
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_21
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_22
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_23
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_24
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_25
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_26
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_27
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_28
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_29
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_30
   optimized to 0
FDE
		r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I/register_va
lue_31
   optimized to 0
GND 		r4_5g_specV5_snap_adc_bram_lsb/XST_GND
LUT4
		r4_5g_specV5_snap_adc_bram_lsb/r4_5g_specV5_snap_adc_bram_lsb/I_opb_ipif/OPB_B
AM_I/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specV5_snap_adc_bram_lsb_ramif/XST_GND
VCC 		r4_5g_specV5_snap_adc_bram_lsb_ramif/XST_VCC
GND 		r4_5g_specV5_snap_adc_bram_msb/XST_GND
LUT4
		r4_5g_specV5_snap_adc_bram_msb/r4_5g_specV5_snap_adc_bram_msb/I_opb_ipif/OPB_B
AM_I/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specV5_snap_adc_bram_msb_ramif/XST_GND
VCC 		r4_5g_specV5_snap_adc_bram_msb_ramif/XST_VCC
GND 		r4_5g_specV5_snap_adc_ctrl/XST_GND
VCC 		r4_5g_specV5_snap_adc_ctrl/XST_VCC
LUT4
		r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/DEV
ICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specV5_snap_vacc0_addr/XST_GND
VCC 		r4_5g_specV5_snap_vacc0_addr/XST_VCC
LUT4
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_10
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_11
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_12
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_13
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_14
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_15
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_16
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_17
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_18
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_19
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_20
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_21
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_22
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_23
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_24
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_25
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_26
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_27
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_28
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_29
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_30
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_31
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_10
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_11
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_12
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_13
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_14
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_15
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_16
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_17
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_18
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_19
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_20
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_21
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_22
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_23
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_24
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_25
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_26
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_27
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_28
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_29
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_30
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_31
   optimized to 0
GND 		r4_5g_specV5_snap_vacc0_bram/XST_GND
LUT4
		r4_5g_specV5_snap_vacc0_bram/r4_5g_specV5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specV5_snap_vacc0_bram_ramif/XST_GND
VCC 		r4_5g_specV5_snap_vacc0_bram_ramif/XST_VCC
GND 		r4_5g_specV5_snap_vacc0_ctrl/XST_GND
VCC 		r4_5g_specV5_snap_vacc0_ctrl/XST_VCC
LUT4
		r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specV5_snap_vacc1_addr/XST_GND
VCC 		r4_5g_specV5_snap_vacc1_addr/XST_VCC
LUT4
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_10
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_11
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_12
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_13
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_14
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_15
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_16
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_17
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_18
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_19
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_20
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_21
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_22
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_23
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_24
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_25
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_26
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_27
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_28
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_29
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_30
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_31
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_10
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_11
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_12
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_13
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_14
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_15
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_16
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_17
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_18
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_19
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_20
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_21
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_22
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_23
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_24
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_25
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_26
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_27
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_28
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_29
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_30
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_31
   optimized to 0
GND 		r4_5g_specV5_snap_vacc1_bram/XST_GND
LUT4
		r4_5g_specV5_snap_vacc1_bram/r4_5g_specV5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specV5_snap_vacc1_bram_ramif/XST_GND
VCC 		r4_5g_specV5_snap_vacc1_bram_ramif/XST_VCC
GND 		r4_5g_specV5_snap_vacc1_ctrl/XST_GND
VCC 		r4_5g_specV5_snap_vacc1_ctrl/XST_VCC
LUT4
		r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specV5_snap_vacc2_addr/XST_GND
VCC 		r4_5g_specV5_snap_vacc2_addr/XST_VCC
LUT4
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_10
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_11
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_12
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_13
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_14
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_15
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_16
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_17
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_18
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_19
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_20
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_21
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_22
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_23
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_24
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_25
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_26
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_27
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_28
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_29
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_30
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_31
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_10
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_11
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_12
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_13
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_14
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_15
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_16
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_17
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_18
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_19
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_20
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_21
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_22
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_23
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_24
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_25
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_26
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_27
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_28
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_29
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_30
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_31
   optimized to 0
GND 		r4_5g_specV5_snap_vacc2_bram/XST_GND
LUT4
		r4_5g_specV5_snap_vacc2_bram/r4_5g_specV5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specV5_snap_vacc2_bram_ramif/XST_GND
VCC 		r4_5g_specV5_snap_vacc2_bram_ramif/XST_VCC
GND 		r4_5g_specV5_snap_vacc2_ctrl/XST_GND
VCC 		r4_5g_specV5_snap_vacc2_ctrl/XST_VCC
LUT4
		r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specV5_snap_vacc3_addr/XST_GND
VCC 		r4_5g_specV5_snap_vacc3_addr/XST_VCC
LUT4
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_10
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_11
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_12
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_13
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_14
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_15
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_16
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_17
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_18
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_19
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_20
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_21
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_22
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_23
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_24
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_25
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_26
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_27
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_28
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_29
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_30
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_31
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_10
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_11
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_12
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_13
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_14
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_15
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_16
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_17
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_18
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_19
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_20
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_21
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_22
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_23
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_24
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_25
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_26
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_27
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_28
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_29
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_30
   optimized to 0
FDE
		r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_31
   optimized to 0
GND 		r4_5g_specV5_snap_vacc3_bram/XST_GND
LUT4
		r4_5g_specV5_snap_vacc3_bram/r4_5g_specV5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specV5_snap_vacc3_bram_ramif/XST_GND
VCC 		r4_5g_specV5_snap_vacc3_bram_ramif/XST_VCC
GND 		r4_5g_specV5_snap_vacc3_ctrl/XST_GND
VCC 		r4_5g_specV5_snap_vacc3_ctrl/XST_VCC
LUT4
		r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specV5_sync_cnt/XST_GND
VCC 		r4_5g_specV5_sync_cnt/XST_VCC
LUT4
		r4_5g_specV5_sync_cnt/r4_5g_specV5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_
I/lut_out_0_and00001
GND 		reset_block_inst/XST_GND
VCC 		reset_block_inst/XST_VCC
GND 		sys_block_inst/XST_GND
VCC 		sys_block_inst/XST_VCC
GND
		r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk/XS
T_GND
GND
		r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk/XS
T_GND
GND
		r4_5g_specv5_snap_vacc0_bram_ramblk/r4_5g_specv5_snap_vacc0_bram_ramblk/XST_GN
D
GND
		r4_5g_specv5_snap_vacc1_bram_ramblk/r4_5g_specv5_snap_vacc1_bram_ramblk/XST_GN
D
GND
		r4_5g_specv5_snap_vacc2_bram_ramblk/r4_5g_specv5_snap_vacc2_bram_ramblk/XST_GN
D
GND
		r4_5g_specv5_snap_vacc3_bram_ramblk/r4_5g_specv5_snap_vacc3_bram_ramblk/XST_GN
D

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Strength | Rate |              |          | Delay    |
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| adc0_adc3wire_clk                  | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| adc0_adc3wire_data                 | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| adc0_adc3wire_spi_rst              | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| adc0_modepin                       | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| adc0clk_n                          | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0clk_p                          | IOB              | INPUT     | LVDS_25              |          |      |              |          |          |
| adc0di_d_n<0>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_d_n<1>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_d_n<2>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_d_n<3>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_d_n<4>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_d_n<5>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_d_n<6>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_d_n<7>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_d_p<0>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_d_p<1>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_d_p<2>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_d_p<3>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_d_p<4>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_d_p<5>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_d_p<6>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_d_p<7>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_n<0>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_n<1>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_n<2>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_n<3>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_n<4>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_n<5>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_n<6>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_n<7>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_p<0>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_p<1>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_p<2>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_p<3>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_p<4>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_p<5>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_p<6>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_p<7>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_d_n<0>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_d_n<1>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_d_n<2>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_d_n<3>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_d_n<4>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_d_n<5>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_d_n<6>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_d_n<7>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_d_p<0>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_d_p<1>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_d_p<2>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_d_p<3>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_d_p<4>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_d_p<5>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_d_p<6>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_d_p<7>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_n<0>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_n<1>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_n<2>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_n<3>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_n<4>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_n<5>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_n<6>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_n<7>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_p<0>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_p<1>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_p<2>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_p<3>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_p<4>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_p<5>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_p<6>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_p<7>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| dly_clk_n                          | IOB              | INPUT     | See master           |          |      |              |          |          |
| dly_clk_p                          | IOB              | INPUT     | LVDS_25              |          |      |              |          |          |
| epb_addr<0>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<1>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<2>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<3>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<4>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<5>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<6>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<7>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<8>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<9>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<10>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<11>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<12>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<13>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<14>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<15>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<16>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<17>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<18>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<19>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<20>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<21>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<22>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr_gp<0>                     | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr_gp<1>                     | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr_gp<2>                     | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_be_n<0>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_be_n<1>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_clk_in                         | IOB              | INPUT     | LVCMOS33             |          |      |              |          |          |
| epb_cs_n                           | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_data<0>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<1>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<2>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<3>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<4>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<5>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<6>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<7>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<8>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<9>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<10>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<11>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<12>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<13>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<14>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<15>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_oe_n                           | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_r_w_n                          | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_rdy                            | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW | OFF          |          |          |
| ppc_irq_n                          | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW |              |          |          |
| r4_5g_specV5_led0_sync_ext<0>      | IOB              | OUTPUT    | LVCMOS18             | 12       | SLOW | OFF          |          |          |
| r4_5g_specV5_led1_new_acc_ext<0>   | IOB              | OUTPUT    | LVCMOS18             | 12       | SLOW | OFF          |          |          |
+-------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Development System Reference Guide "TRACE" chapter.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 14 - Utilization by Hierarchy
-------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                                                        | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E  | BUFG  | BUFIO | BUFR  | DCM   | PLL   | Full Hierarchical Name                                                                                                                                                              
                                                                                                                                                                                                   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| system/                                                                       |           | 1543/9624     | 0/14599       | 1776/12352    | 87/2573       | 0/73      | 0/100   | 0/5   | 0/0   | 0/0   | 0/2   | 0/0   | system                                                                                                                                                                              
                                                                                                                                                                                                   |
| +epb_opb_bridge_inst                                                          |           | 0/79          | 0/30          | 0/101         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/epb_opb_bridge_inst                                                                                                                                                          
                                                                                                                                                                                                   |
| ++epb_opb_bridge_inst                                                         |           | 79/79         | 30/30         | 101/101       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/epb_opb_bridge_inst/epb_opb_bridge_inst                                                                                                                                      
                                                                                                                                                                                                   |
| +infrastructure_inst                                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/2   | 0/0   | 0/0   | 0/1   | 0/0   | system/infrastructure_inst                                                                                                                                                          
                                                                                                                                                                                                   |
| ++infrastructure_inst                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 1/1   | 0/0   | system/infrastructure_inst/infrastructure_inst                                                                                                                                      
                                                                                                                                                                                                   |
| +opb0                                                                         |           | 0/164         | 0/6           | 0/194         | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb0                                                                                                                                                                         
                                                                                                                                                                                                   |
| ++opb0                                                                        |           | 1/164         | 1/6           | 1/194         | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb0/opb0                                                                                                                                                                    
                                                                                                                                                                                                   |
| +++ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I                                      |           | 126/126       | 0/0           | 149/149       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I                                                                                                                              
                                                                                                                                                                                                   |
| +++ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I                                     |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I                                                                                                                             
                                                                                                                                                                                                   |
| +++OPB_ARBITER_I                                                              |           | 0/3           | 0/5           | 0/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb0/opb0/OPB_ARBITER_I                                                                                                                                                      
                                                                                                                                                                                                   |
| ++++OPB_ARBITER_CORE_I                                                        |           | 0/3           | 0/5           | 0/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I                                                                                                                                   
                                                                                                                                                                                                   |
| +++++WATCHDOG_TIMER_I                                                         |           | 3/3           | 5/5           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I                                                                                                                  
                                                                                                                                                                                                   |
| +++OPB_DBus_I                                                                 |           | 30/30         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb0/opb0/OPB_DBus_I                                                                                                                                                         
                                                                                                                                                                                                   |
| +opb_adc5gcontroller_0                                                        |           | 0/162         | 0/182         | 0/316         | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5gcontroller_0                                                                                                                                                        
                                                                                                                                                                                                   |
| ++opb_adc5gcontroller_0                                                       |           | 0/162         | 0/182         | 0/316         | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5gcontroller_0/opb_adc5gcontroller_0                                                                                                                                  
                                                                                                                                                                                                   |
| +++OPB_IPIF_I                                                                 |           | 0/74          | 0/58          | 0/82          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5gcontroller_0/opb_adc5gcontroller_0/OPB_IPIF_I                                                                                                                       
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 70/74         | 58/58         | 76/82         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5gcontroller_0/opb_adc5gcontroller_0/OPB_IPIF_I/OPB_BAM_I                                                                                                             
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5gcontroller_0/opb_adc5gcontroller_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                              
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5gcontroller_0/opb_adc5gcontroller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                   
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5gcontroller_0/opb_adc5gcontroller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                   
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5gcontroller_0/opb_adc5gcontroller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                   
                                                                                                                                                                                                   |
| +++USER_LOGIC_I                                                               |           | 36/36         | 47/47         | 91/91         | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5gcontroller_0/opb_adc5gcontroller_0/USER_LOGIC_I                                                                                                                     
                                                                                                                                                                                                   |
| +++adc_config_mux_0                                                           |           | 32/32         | 49/49         | 94/94         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_0                                                                                                                 
                                                                                                                                                                                                   |
| +++adc_config_mux_1                                                           |           | 20/20         | 28/28         | 49/49         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5gcontroller_0/opb_adc5gcontroller_0/adc_config_mux_1                                                                                                                 
                                                                                                                                                                                                   |
| +r4_5g_specV5_XSG_core_config                                                 |           | 0/5700        | 0/12021       | 0/7495        | 0/2482        | 0/53      | 0/100   | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config                                                                                                                                                 
                                                                                                                                                                                                   |
| ++r4_5g_specV5_XSG_core_config                                                |           | 177/5700      | 284/12021     | 284/7495      | 284/2482      | 0/53      | 0/100   | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config                                                                                                                    
                                                                                                                                                                                                   |
| +++r4_5g_specv5_x0                                                            |           | 13/5523       | 0/11737       | 20/7211       | 0/2198        | 0/53      | 0/100   | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0                                                                                                    
                                                                                                                                                                                                   |
| ++++acc_cntr                                                                  |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntr                                                                                           
                                                                                                                                                                                                   |
| +++++comp12.core_instance12                                                   |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntr/comp12.core_instance12                                                                    
                                                                                                                                                                                                   |
| ++++++BU2                                                                     |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntr/comp12.core_instance12/BU2                                                                
                                                                                                                                                                                                   |
| +++++++U0                                                                     |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntr/comp12.core_instance12/BU2/U0                                                             
                                                                                                                                                                                                   |
| ++++++++i_baseblox.i_baseblox_counter                                         |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntr/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter                               
                                                                                                                                                                                                   |
| +++++++++the_addsub                                                           |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntr/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                    
                                                                                                                                                                                                   |
| ++++++++++no_pipelining.the_addsub                                            |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntr/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                                                               |
| +++++++++++i_lut6.i_lut6_addsub                                               |           | 1/9           | 0/32          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntr/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                                                          |
| ++++++++++++i_q.i_simple.qreg                                                 |           | 0/8           | 0/32          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntr/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                                                        |
| +++++++++++++fd                                                               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntr/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                                                                     |
| ++++acc_cntrl_1d98c79a3b                                                      |           | 0/34          | 0/56          | 0/69          | 0/21          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntrl_1d98c79a3b                                                                               
                                                                                                                                                                                                   |
| +++++cntr                                                                     |           | 10/10         | 32/32         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/cntr                                                                          
                                                                                                                                                                                                   |
| +++++delay                                                                    |           | 15/15         | 21/21         | 21/21         | 21/21         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/delay                                                                         
                                                                                                                                                                                                   |
| +++++logical                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/logical                                                                       
                                                                                                                                                                                                   |
| +++++posedge1_d70b7fecd6                                                      |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/posedge1_d70b7fecd6                                                           
                                                                                                                                                                                                   |
| ++++++delay                                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/posedge1_d70b7fecd6/delay                                                     
                                                                                                                                                                                                   |
| +++++++srl_delay.synth_reg_srl_inst                                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/posedge1_d70b7fecd6/delay/srl_delay.synth_reg_srl_inst                        
                                                                                                                                                                                                   |
| ++++++++partial_one.last_srl17e                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/posedge1_d70b7fecd6/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e
                                                                                                                                                                                                   |
| +++++posedge2_bcbe32b157                                                      |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/posedge2_bcbe32b157                                                           
                                                                                                                                                                                                   |
| ++++++delay                                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/posedge2_bcbe32b157/delay                                                     
                                                                                                                                                                                                   |
| +++++++srl_delay.synth_reg_srl_inst                                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/posedge2_bcbe32b157/delay/srl_delay.synth_reg_srl_inst                        
                                                                                                                                                                                                   |
| ++++++++partial_one.last_srl17e                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/posedge2_bcbe32b157/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e
                                                                                                                                                                                                   |
| ++++++logical                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/posedge2_bcbe32b157/logical                                                   
                                                                                                                                                                                                   |
| +++++register_x0                                                              |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/register_x0                                                                   
                                                                                                                                                                                                   |
| ++++++synth_reg_inst                                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/register_x0/synth_reg_inst                                                    
                                                                                                                                                                                                   |
| +++++++latency_gt_0.fd_array[1].reg_comp                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                  
                                                                                                                                                                                                   |
| +++++relational5                                                              |           | 4/4           | 0/0           | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/acc_cntrl_1d98c79a3b/relational5                                                                   
                                                                                                                                                                                                   |
| ++++adc_5g_8d8c5a29fa                                                         |           | 0/8           | 0/0           | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/adc_5g_8d8c5a29fa                                                                                  
                                                                                                                                                                                                   |
| +++++conv1_a0b710ef7f                                                         |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/adc_5g_8d8c5a29fa/conv1_a0b710ef7f                                                                 
                                                                                                                                                                                                   |
| ++++++inverter                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/adc_5g_8d8c5a29fa/conv1_a0b710ef7f/inverter                                                        
                                                                                                                                                                                                   |
| +++++conv2_9f25c0945b                                                         |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/adc_5g_8d8c5a29fa/conv2_9f25c0945b                                                                 
                                                                                                                                                                                                   |
| ++++++inverter                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/adc_5g_8d8c5a29fa/conv2_9f25c0945b/inverter                                                        
                                                                                                                                                                                                   |
| +++++conv3_7c23520bfd                                                         |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/adc_5g_8d8c5a29fa/conv3_7c23520bfd                                                                 
                                                                                                                                                                                                   |
| ++++++inverter                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/adc_5g_8d8c5a29fa/conv3_7c23520bfd/inverter                                                        
                                                                                                                                                                                                   |
| +++++conv4_3b9b597490                                                         |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/adc_5g_8d8c5a29fa/conv4_3b9b597490                                                                 
                                                                                                                                                                                                   |
| ++++++inverter                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/adc_5g_8d8c5a29fa/conv4_3b9b597490/inverter                                                        
                                                                                                                                                                                                   |
| +++++conv5_1cd260b861                                                         |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/adc_5g_8d8c5a29fa/conv5_1cd260b861                                                                 
                                                                                                                                                                                                   |
| ++++++inverter                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/adc_5g_8d8c5a29fa/conv5_1cd260b861/inverter                                                        
                                                                                                                                                                                                   |
| +++++conv6_5eaab60e08                                                         |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/adc_5g_8d8c5a29fa/conv6_5eaab60e08                                                                 
                                                                                                                                                                                                   |
| ++++++inverter                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/adc_5g_8d8c5a29fa/conv6_5eaab60e08/inverter                                                        
                                                                                                                                                                                                   |
| +++++conv7_11cbdf83aa                                                         |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/adc_5g_8d8c5a29fa/conv7_11cbdf83aa                                                                 
                                                                                                                                                                                                   |
| ++++++inverter                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/adc_5g_8d8c5a29fa/conv7_11cbdf83aa/inverter                                                        
                                                                                                                                                                                                   |
| +++++conv_47444a6b7b                                                          |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/adc_5g_8d8c5a29fa/conv_47444a6b7b                                                                  
                                                                                                                                                                                                   |
| ++++++inverter                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/adc_5g_8d8c5a29fa/conv_47444a6b7b/inverter                                                         
                                                                                                                                                                                                   |
| ++++delay                                                                     |           | 8/8           | 9/9           | 7/7           | 7/7           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay                                                                                              
                                                                                                                                                                                                   |
| ++++delay10                                                                   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay10                                                                                            
                                                                                                                                                                                                   |
| ++++delay12                                                                   |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay12                                                                                            
                                                                                                                                                                                                   |
| ++++delay14                                                                   |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay14                                                                                            
                                                                                                                                                                                                   |
| ++++delay17                                                                   |           | 16/16         | 38/38         | 38/38         | 38/38         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay17                                                                                            
                                                                                                                                                                                                   |
| ++++delay2                                                                    |           | 7/7           | 9/9           | 7/7           | 7/7           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay2                                                                                             
                                                                                                                                                                                                   |
| ++++delay20                                                                   |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay20                                                                                            
                                                                                                                                                                                                   |
| ++++delay22                                                                   |           | 8/8           | 9/9           | 7/7           | 7/7           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay22                                                                                            
                                                                                                                                                                                                   |
| ++++delay24                                                                   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay24                                                                                            
                                                                                                                                                                                                   |
| ++++delay25                                                                   |           | 7/7           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay25                                                                                            
                                                                                                                                                                                                   |
| ++++delay26                                                                   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay26                                                                                            
                                                                                                                                                                                                   |
| ++++delay27                                                                   |           | 7/7           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay27                                                                                            
                                                                                                                                                                                                   |
| ++++delay28                                                                   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay28                                                                                            
                                                                                                                                                                                                   |
| ++++delay3                                                                    |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay3                                                                                             
                                                                                                                                                                                                   |
| ++++delay30                                                                   |           | 6/6           | 9/9           | 7/7           | 7/7           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay30                                                                                            
                                                                                                                                                                                                   |
| ++++delay32                                                                   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay32                                                                                            
                                                                                                                                                                                                   |
| ++++delay33                                                                   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay33                                                                                            
                                                                                                                                                                                                   |
| ++++delay36                                                                   |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay36                                                                                            
                                                                                                                                                                                                   |
| ++++delay38                                                                   |           | 20/20         | 38/38         | 38/38         | 38/38         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay38                                                                                            
                                                                                                                                                                                                   |
| ++++delay4                                                                    |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay4                                                                                             
                                                                                                                                                                                                   |
| ++++delay42                                                                   |           | 6/6           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay42                                                                                            
                                                                                                                                                                                                   |
| ++++delay44                                                                   |           | 9/9           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay44                                                                                            
                                                                                                                                                                                                   |
| ++++delay46                                                                   |           | 15/15         | 38/38         | 38/38         | 38/38         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay46                                                                                            
                                                                                                                                                                                                   |
| ++++delay47                                                                   |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay47                                                                                            
                                                                                                                                                                                                   |
| ++++delay5                                                                    |           | 26/26         | 38/38         | 38/38         | 38/38         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay5                                                                                             
                                                                                                                                                                                                   |
| ++++delay8                                                                    |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/delay8                                                                                             
                                                                                                                                                                                                   |
| ++++fir_1_d77345f031                                                          |           | 0/384         | 0/784         | 0/410         | 0/215         | 0/6       | 0/12    | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031                                                                                   
                                                                                                                                                                                                   |
| +++++fir_quantize_159d90c3b8                                                  |           | 0/36          | 0/66          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8                                                           
                                                                                                                                                                                                   |
| ++++++quantize_im                                                             |           | 0/18          | 0/31          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_im                                               
                                                                                                                                                                                                   |
| +++++++convert                                                                |           | 2/18          | 0/31          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert                                       
                                                                                                                                                                                                   |
| ++++++++latency_fpr.reg_fpr                                                   |           | 0/10          | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr                   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 10/10         | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                                                               |
| ++++++++latency_lt_4.reg_out                                                  |           | 0/3           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/latency_lt_4.reg_out                  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                                                              |
| ++++++++latency_qr.reg_qr                                                     |           | 0/3           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr                     
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                                                                 |
| ++++++quantize_re                                                             |           | 0/18          | 0/35          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_re                                               
                                                                                                                                                                                                   |
| +++++++convert                                                                |           | 2/18          | 0/35          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert                                       
                                                                                                                                                                                                   |
| ++++++++latency_fpr.reg_fpr                                                   |           | 0/10          | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr                   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 10/10         | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                                                               |
| ++++++++latency_lt_4.reg_out                                                  |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/latency_lt_4.reg_out                  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                                                              |
| ++++++++latency_qr.reg_qr                                                     |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/latency_qr.reg_qr                     
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_quantize_159d90c3b8/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                                                                 |
| +++++fir_tap_1_b409832013                                                     |           | 0/25          | 0/38          | 0/13          | 0/9           | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_8b710ddd57                                                     |           | 0/11          | 0/19          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57                                          
                                                                                                                                                                                                   |
| +++++++c_gen_a4fea711a5                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| ++++++++mem                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem                     
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0
                                                                                                                                                                                                   |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2                                                                                                                                                                                                |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/U0                                                                                                                                                                                             |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                                           |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                                |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                               |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                        |
| +++++++data_delay                                                             |           | 0/6           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/6           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 6/6           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_coef_8b710ddd57/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_9dfb5ea5d5                                                     |           | 0/14          | 0/19          | 0/12          | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/8           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/8           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 8/8           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_27fd95e9cc                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc                   
                                                                                                                                                                                                   |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_1a49ae095c                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c                   
                                                                                                                                                                                                   |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_8b0b4ca2e5                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5                     
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_2_de2966bf5b                                                     |           | 0/66          | 0/140         | 0/81          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_8033da333b                                                     |           | 0/23          | 0/53          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b                                          
                                                                                                                                                                                                   |
| +++++++c_gen_148c3edefd                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| ++++++++mem                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem                     
                                                                                                                                                                                                   |
| +++++++++comp1.core_instance1                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1
                                                                                                                                                                                                   |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2                                                                                                                                                                                                |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/U0                                                                                                                                                                                             |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/U0/blk_mem_generator                                                                                                                                                                           |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                                |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                               |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                        |
| +++++++data_delay                                                             |           | 0/6           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/6           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 6/6           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/12          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/12          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 12/12         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_3b628b72bc                                                     |           | 0/43          | 0/87          | 0/80          | 0/43          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/7           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/7           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 7/7           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_5625f0db12                                                 |           | 0/16          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 11/11         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_eea8d71dee                                                 |           | 0/14          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/9           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/9           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 9/9           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_9ce863f294                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294                     
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_3_1db532ecda                                                     |           | 0/72          | 0/140         | 0/81          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_5e5fcf201a                                                     |           | 0/28          | 0/53          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a                                          
                                                                                                                                                                                                   |
| +++++++c_gen_6b8ad9a4f8                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| ++++++++mem                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem                     
                                                                                                                                                                                                   |
| +++++++++comp2.core_instance2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2
                                                                                                                                                                                                   |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2                                                                                                                                                                                                |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/U0                                                                                                                                                                                             |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/U0/blk_mem_generator                                                                                                                                                                           |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                                |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                               |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                        |
| +++++++data_delay                                                             |           | 0/6           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/6           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 6/6           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/17          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/17          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 17/17         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_57f2bc8a56                                                     |           | 0/44          | 0/87          | 0/80          | 0/43          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/3           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/3           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_5625f0db12                                                 |           | 0/16          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 11/11         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_eea8d71dee                                                 |           | 0/19          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/14          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/14          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 14/14         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_9ce863f294                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294                     
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_4_7c430193f8                                                     |           | 0/64          | 0/140         | 0/81          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_cd9df4bc76                                                     |           | 0/25          | 0/53          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76                                          
                                                                                                                                                                                                   |
| +++++++c_gen_bfed56ba73                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| ++++++++mem                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem                     
                                                                                                                                                                                                   |
| +++++++++comp3.core_instance3                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3
                                                                                                                                                                                                   |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2                                                                                                                                                                                                |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/U0                                                                                                                                                                                             |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/U0/blk_mem_generator                                                                                                                                                                           |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                                |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                               |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                        |
| +++++++data_delay                                                             |           | 0/5           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/5           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 5/5           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/15          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/15          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 15/15         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_e6a7632a34                                                     |           | 0/39          | 0/87          | 0/80          | 0/43          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/5           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/5           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 5/5           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_5625f0db12                                                 |           | 0/12          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/7           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/7           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 7/7           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_eea8d71dee                                                 |           | 0/16          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 11/11         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_9ce863f294                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294                     
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_5_32d697476e                                                     |           | 0/70          | 0/140         | 0/81          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_74e36d4821                                                     |           | 0/24          | 0/53          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821                                          
                                                                                                                                                                                                   |
| +++++++c_gen_33087564cb                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| ++++++++mem                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem                     
                                                                                                                                                                                                   |
| +++++++++comp4.core_instance4                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4
                                                                                                                                                                                                   |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2                                                                                                                                                                                                |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/U0                                                                                                                                                                                             |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/U0/blk_mem_generator                                                                                                                                                                           |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                                |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                               |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                        |
| +++++++data_delay                                                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/17          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/17          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 17/17         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_coef_74e36d4821/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_64a4b01cfe                                                     |           | 0/46          | 0/87          | 0/80          | 0/43          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/5           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/5           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 5/5           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_5625f0db12                                                 |           | 0/20          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/15          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/15          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 15/15         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_eea8d71dee                                                 |           | 0/15          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/10          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/10          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 10/10         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_9ce863f294                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294                     
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_6_8984997cb1                                                     |           | 0/51          | 0/120         | 0/69          | 0/34          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_6398eb6f71                                                     |           | 0/22          | 0/52          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71                                          
                                                                                                                                                                                                   |
| +++++++c_gen_6a3e648c8e                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| ++++++++mem                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem                     
                                                                                                                                                                                                   |
| +++++++++comp5.core_instance5                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5
                                                                                                                                                                                                   |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2                                                                                                                                                                                                |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/U0                                                                                                                                                                                             |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/U0/blk_mem_generator                                                                                                                                                                           |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                                |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                               |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                        |
| +++++++data_delay                                                             |           | 0/3           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/3           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/15          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/15          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 15/15         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| ++++++fir_core_eb17f90b1c                                                     |           | 0/29          | 0/68          | 0/68          | 0/34          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c                                          
                                                                                                                                                                                                   |
| +++++++mult_add_im_7c0a9a8853                                                 |           | 0/16          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 11/11         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_796b7a7782                                                 |           | 0/13          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/8           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/8           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 8/8           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_1_d77345f031/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| ++++fir_2_505f1fa065                                                          |           | 0/384         | 0/784         | 0/410         | 0/215         | 0/5       | 0/12    | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065                                                                                   
                                                                                                                                                                                                   |
| +++++fir_quantize_159d90c3b8                                                  |           | 0/31          | 0/66          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8                                                           
                                                                                                                                                                                                   |
| ++++++quantize_im                                                             |           | 0/15          | 0/31          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_im                                               
                                                                                                                                                                                                   |
| +++++++convert                                                                |           | 2/15          | 0/31          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert                                       
                                                                                                                                                                                                   |
| ++++++++latency_fpr.reg_fpr                                                   |           | 0/8           | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr                   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 8/8           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                                                               |
| ++++++++latency_lt_4.reg_out                                                  |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/latency_lt_4.reg_out                  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                                                              |
| ++++++++latency_qr.reg_qr                                                     |           | 0/3           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr                     
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                                                                 |
| ++++++quantize_re                                                             |           | 0/16          | 0/35          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_re                                               
                                                                                                                                                                                                   |
| +++++++convert                                                                |           | 2/16          | 0/35          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert                                       
                                                                                                                                                                                                   |
| ++++++++latency_fpr.reg_fpr                                                   |           | 0/8           | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr                   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 8/8           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                                                               |
| ++++++++latency_lt_4.reg_out                                                  |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/latency_lt_4.reg_out                  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                                                              |
| ++++++++latency_qr.reg_qr                                                     |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/latency_qr.reg_qr                     
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_quantize_159d90c3b8/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                                                                 |
| +++++fir_tap_1_b409832013                                                     |           | 0/21          | 0/38          | 0/13          | 0/9           | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_8b710ddd57                                                     |           | 0/10          | 0/19          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57                                          
                                                                                                                                                                                                   |
| +++++++c_gen_a4fea711a5                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| +++++++data_delay                                                             |           | 0/5           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/5           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 5/5           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_coef_8b710ddd57/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_9dfb5ea5d5                                                     |           | 0/11          | 0/19          | 0/12          | 0/9           | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/5           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/5           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 5/5           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_27fd95e9cc                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc                   
                                                                                                                                                                                                   |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_1a49ae095c                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c                   
                                                                                                                                                                                                   |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_8b0b4ca2e5                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5                     
                                                                                                                                                                                                   |
| ++++++++bram                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram                
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0                                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2                                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/U0                                                                                                                                                                                        |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                                      |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                           |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                          |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_2_de2966bf5b                                                     |           | 0/65          | 0/140         | 0/81          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_8033da333b                                                     |           | 0/24          | 0/53          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b                                          
                                                                                                                                                                                                   |
| +++++++c_gen_148c3edefd                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| +++++++data_delay                                                             |           | 0/4           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/4           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 4/4           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/15          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/15          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 15/15         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_3b628b72bc                                                     |           | 0/41          | 0/87          | 0/80          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/4           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/4           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 4/4           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_5625f0db12                                                 |           | 0/16          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 11/11         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_eea8d71dee                                                 |           | 0/15          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/10          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/10          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 10/10         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_9ce863f294                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294                     
                                                                                                                                                                                                   |
| ++++++++bram                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram                
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0                                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2                                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0                                                                                                                                                                                        |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                                      |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                           |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                          |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_3_1db532ecda                                                     |           | 0/68          | 0/140         | 0/81          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_5e5fcf201a                                                     |           | 0/25          | 0/53          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a                                          
                                                                                                                                                                                                   |
| +++++++c_gen_6b8ad9a4f8                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| +++++++data_delay                                                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/18          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/18          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 18/18         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_57f2bc8a56                                                     |           | 0/43          | 0/87          | 0/80          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/6           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/6           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 6/6           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_5625f0db12                                                 |           | 0/14          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/9           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/9           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 9/9           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_eea8d71dee                                                 |           | 0/17          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/12          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/12          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 12/12         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_9ce863f294                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294                     
                                                                                                                                                                                                   |
| ++++++++bram                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram                
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0                                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2                                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0                                                                                                                                                                                        |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                                      |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                           |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                          |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_4_7c430193f8                                                     |           | 0/72          | 0/140         | 0/81          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_cd9df4bc76                                                     |           | 0/31          | 0/53          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76                                          
                                                                                                                                                                                                   |
| +++++++c_gen_bfed56ba73                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| +++++++data_delay                                                             |           | 0/6           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/6           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 6/6           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/20          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/20          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 20/20         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_e6a7632a34                                                     |           | 0/41          | 0/87          | 0/80          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/6           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/6           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 6/6           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_5625f0db12                                                 |           | 0/13          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/8           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/8           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 8/8           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_eea8d71dee                                                 |           | 0/16          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 11/11         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_9ce863f294                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294                     
                                                                                                                                                                                                   |
| ++++++++bram                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram                
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0                                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2                                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0                                                                                                                                                                                        |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                                      |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                           |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                          |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_5_32d697476e                                                     |           | 0/67          | 0/140         | 0/81          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_74e36d4821                                                     |           | 0/25          | 0/53          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821                                          
                                                                                                                                                                                                   |
| +++++++c_gen_33087564cb                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| +++++++data_delay                                                             |           | 0/4           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/4           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 4/4           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/16          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/16          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 16/16         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_coef_74e36d4821/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_64a4b01cfe                                                     |           | 0/42          | 0/87          | 0/80          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/4           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/4           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 4/4           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_5625f0db12                                                 |           | 0/15          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/10          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/10          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 10/10         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_eea8d71dee                                                 |           | 0/17          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/12          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/12          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 12/12         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_9ce863f294                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294                     
                                                                                                                                                                                                   |
| ++++++++bram                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram                
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0                                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2                                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0                                                                                                                                                                                        |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                                      |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                           |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                          |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_6_8984997cb1                                                     |           | 0/60          | 0/120         | 0/69          | 0/34          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_6398eb6f71                                                     |           | 0/30          | 0/52          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71                                          
                                                                                                                                                                                                   |
| +++++++c_gen_6a3e648c8e                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| +++++++data_delay                                                             |           | 0/4           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/4           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 4/4           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/22          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/22          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 22/22         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| ++++++fir_core_eb17f90b1c                                                     |           | 0/30          | 0/68          | 0/68          | 0/34          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c                                          
                                                                                                                                                                                                   |
| +++++++mult_add_im_7c0a9a8853                                                 |           | 0/16          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 11/11         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_796b7a7782                                                 |           | 0/14          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/9           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/9           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 9/9           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_2_505f1fa065/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| ++++fir_4_9067c135e4                                                          |           | 0/13          | 0/13          | 0/7           | 0/7           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4                                                                                   
                                                                                                                                                                                                   |
| +++++fir_quantize_0872b1c19f                                                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_quantize_0872b1c19f                                                           
                                                                                                                                                                                                   |
| ++++++delay                                                                   |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_quantize_0872b1c19f/delay                                                     
                                                                                                                                                                                                   |
| +++++++srl_delay.synth_reg_srl_inst                                           |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_quantize_0872b1c19f/delay/srl_delay.synth_reg_srl_inst                        
                                                                                                                                                                                                   |
| ++++++++partial_one.last_srl17e                                               |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_quantize_0872b1c19f/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e
                                                                                                                                                                                                   |
| +++++fir_tap_1_b54d787092                                                     |           | 0/2           | 0/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_1_b54d787092                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_fa8d0a6424                                                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_1_b54d787092/fir_coef_fa8d0a6424                                          
                                                                                                                                                                                                   |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_1_b54d787092/fir_coef_fa8d0a6424/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_1_b54d787092/fir_coef_fa8d0a6424/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_1_b54d787092/fir_coef_fa8d0a6424/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_6cc879cea3                                                     |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_1_b54d787092/fir_core_6cc879cea3                                          
                                                                                                                                                                                                   |
| +++++++delay                                                                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_1_b54d787092/fir_core_6cc879cea3/delay                                    
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_1_b54d787092/fir_core_6cc879cea3/delay/srl_delay.synth_reg_srl_inst       
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_1_b54d787092/fir_core_6cc879cea3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                                   |
| +++++fir_tap_2_001db5d752                                                     |           | 0/2           | 0/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_2_001db5d752                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_cb402f0fd9                                                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_2_001db5d752/fir_coef_cb402f0fd9                                          
                                                                                                                                                                                                   |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_2_001db5d752/fir_coef_cb402f0fd9/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_2_001db5d752/fir_coef_cb402f0fd9/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_2_001db5d752/fir_coef_cb402f0fd9/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_eb3608837d                                                     |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_2_001db5d752/fir_core_eb3608837d                                          
                                                                                                                                                                                                   |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_2_001db5d752/fir_core_eb3608837d/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_2_001db5d752/fir_core_eb3608837d/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_2_001db5d752/fir_core_eb3608837d/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++fir_tap_3_fde9457b54                                                     |           | 0/2           | 0/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_3_fde9457b54                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_cb402f0fd9                                                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_3_fde9457b54/fir_coef_cb402f0fd9                                          
                                                                                                                                                                                                   |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_3_fde9457b54/fir_coef_cb402f0fd9/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_3_fde9457b54/fir_coef_cb402f0fd9/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_3_fde9457b54/fir_coef_cb402f0fd9/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_eb3608837d                                                     |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_3_fde9457b54/fir_core_eb3608837d                                          
                                                                                                                                                                                                   |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_3_fde9457b54/fir_core_eb3608837d/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_3_fde9457b54/fir_core_eb3608837d/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_3_fde9457b54/fir_core_eb3608837d/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++fir_tap_4_6165b30b68                                                     |           | 0/2           | 0/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_4_6165b30b68                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_cb402f0fd9                                                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_4_6165b30b68/fir_coef_cb402f0fd9                                          
                                                                                                                                                                                                   |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_4_6165b30b68/fir_coef_cb402f0fd9/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_4_6165b30b68/fir_coef_cb402f0fd9/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_4_6165b30b68/fir_coef_cb402f0fd9/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_eb3608837d                                                     |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_4_6165b30b68/fir_core_eb3608837d                                          
                                                                                                                                                                                                   |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_4_6165b30b68/fir_core_eb3608837d/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_4_6165b30b68/fir_core_eb3608837d/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_4_6165b30b68/fir_core_eb3608837d/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++fir_tap_5_0285c5000f                                                     |           | 0/2           | 0/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_5_0285c5000f                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_cb402f0fd9                                                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_5_0285c5000f/fir_coef_cb402f0fd9                                          
                                                                                                                                                                                                   |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_5_0285c5000f/fir_coef_cb402f0fd9/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_5_0285c5000f/fir_coef_cb402f0fd9/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_5_0285c5000f/fir_coef_cb402f0fd9/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_eb3608837d                                                     |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_5_0285c5000f/fir_core_eb3608837d                                          
                                                                                                                                                                                                   |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_5_0285c5000f/fir_core_eb3608837d/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_5_0285c5000f/fir_core_eb3608837d/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_5_0285c5000f/fir_core_eb3608837d/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++fir_tap_6_5154ca09df                                                     |           | 0/2           | 0/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_6_5154ca09df                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_cb402f0fd9                                                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_6_5154ca09df/fir_coef_cb402f0fd9                                          
                                                                                                                                                                                                   |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_6_5154ca09df/fir_coef_cb402f0fd9/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_6_5154ca09df/fir_coef_cb402f0fd9/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_6_5154ca09df/fir_coef_cb402f0fd9/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_eb3608837d                                                     |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_6_5154ca09df/fir_core_eb3608837d                                          
                                                                                                                                                                                                   |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_6_5154ca09df/fir_core_eb3608837d/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_6_5154ca09df/fir_core_eb3608837d/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_4_9067c135e4/fir_tap_6_5154ca09df/fir_core_eb3608837d/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++fir_5_319448d4dd                                                          |           | 0/374         | 0/784         | 0/410         | 0/215         | 0/6       | 0/12    | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd                                                                                   
                                                                                                                                                                                                   |
| +++++fir_quantize_159d90c3b8                                                  |           | 0/33          | 0/66          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8                                                           
                                                                                                                                                                                                   |
| ++++++quantize_im                                                             |           | 0/16          | 0/31          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_im                                               
                                                                                                                                                                                                   |
| +++++++convert                                                                |           | 2/16          | 0/31          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert                                       
                                                                                                                                                                                                   |
| ++++++++latency_fpr.reg_fpr                                                   |           | 0/8           | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr                   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 8/8           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                                                               |
| ++++++++latency_lt_4.reg_out                                                  |           | 0/3           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/latency_lt_4.reg_out                  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                                                              |
| ++++++++latency_qr.reg_qr                                                     |           | 0/3           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr                     
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                                                                 |
| ++++++quantize_re                                                             |           | 0/17          | 0/35          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_re                                               
                                                                                                                                                                                                   |
| +++++++convert                                                                |           | 2/17          | 0/35          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert                                       
                                                                                                                                                                                                   |
| ++++++++latency_fpr.reg_fpr                                                   |           | 0/8           | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr                   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 8/8           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                                                               |
| ++++++++latency_lt_4.reg_out                                                  |           | 0/4           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/latency_lt_4.reg_out                  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 4/4           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                                                              |
| ++++++++latency_qr.reg_qr                                                     |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/latency_qr.reg_qr                     
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_quantize_159d90c3b8/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                                                                 |
| +++++fir_tap_1_b409832013                                                     |           | 0/20          | 0/38          | 0/13          | 0/9           | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_8b710ddd57                                                     |           | 0/7           | 0/19          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57                                          
                                                                                                                                                                                                   |
| +++++++c_gen_a4fea711a5                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| ++++++++mem                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem                     
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0
                                                                                                                                                                                                   |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2                                                                                                                                                                                                |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/U0                                                                                                                                                                                             |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                                           |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                                |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                               |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                        |
| +++++++data_delay                                                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_coef_8b710ddd57/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_9dfb5ea5d5                                                     |           | 0/13          | 0/19          | 0/12          | 0/9           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/7           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/7           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 7/7           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_27fd95e9cc                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc                   
                                                                                                                                                                                                   |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_1a49ae095c                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c                   
                                                                                                                                                                                                   |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_8b0b4ca2e5                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5                     
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_2_de2966bf5b                                                     |           | 0/63          | 0/140         | 0/81          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_8033da333b                                                     |           | 0/19          | 0/53          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b                                          
                                                                                                                                                                                                   |
| +++++++c_gen_148c3edefd                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| ++++++++mem                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem                     
                                                                                                                                                                                                   |
| +++++++++comp1.core_instance1                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1
                                                                                                                                                                                                   |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2                                                                                                                                                                                                |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/U0                                                                                                                                                                                             |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/U0/blk_mem_generator                                                                                                                                                                           |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                                |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                               |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                        |
| +++++++data_delay                                                             |           | 0/3           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/3           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/11          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/11          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 11/11         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_3b628b72bc                                                     |           | 0/44          | 0/87          | 0/80          | 0/43          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/6           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/6           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 6/6           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_5625f0db12                                                 |           | 0/19          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/14          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/14          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 14/14         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_eea8d71dee                                                 |           | 0/13          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/8           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/8           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 8/8           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_9ce863f294                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294                     
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_3_1db532ecda                                                     |           | 0/67          | 0/140         | 0/81          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_5e5fcf201a                                                     |           | 0/21          | 0/53          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a                                          
                                                                                                                                                                                                   |
| +++++++c_gen_6b8ad9a4f8                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| ++++++++mem                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem                     
                                                                                                                                                                                                   |
| +++++++++comp2.core_instance2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2
                                                                                                                                                                                                   |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2                                                                                                                                                                                                |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/U0                                                                                                                                                                                             |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/U0/blk_mem_generator                                                                                                                                                                           |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                                |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                               |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                        |
| +++++++data_delay                                                             |           | 0/3           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/3           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/13          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/13          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 13/13         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_57f2bc8a56                                                     |           | 0/46          | 0/87          | 0/80          | 0/43          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/6           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/6           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 6/6           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_5625f0db12                                                 |           | 0/18          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/13          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/13          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 13/13         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_eea8d71dee                                                 |           | 0/16          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 11/11         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_9ce863f294                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294                     
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_4_7c430193f8                                                     |           | 0/65          | 0/140         | 0/81          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_cd9df4bc76                                                     |           | 0/26          | 0/53          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76                                          
                                                                                                                                                                                                   |
| +++++++c_gen_bfed56ba73                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| ++++++++mem                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem                     
                                                                                                                                                                                                   |
| +++++++++comp3.core_instance3                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3
                                                                                                                                                                                                   |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2                                                                                                                                                                                                |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/U0                                                                                                                                                                                             |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/U0/blk_mem_generator                                                                                                                                                                           |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                                |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                               |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                        |
| +++++++data_delay                                                             |           | 0/8           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/8           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 8/8           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/13          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/13          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 13/13         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_e6a7632a34                                                     |           | 0/39          | 0/87          | 0/80          | 0/43          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/7           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/7           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 7/7           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_5625f0db12                                                 |           | 0/14          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/9           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/9           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 9/9           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_eea8d71dee                                                 |           | 0/12          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/7           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/7           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 7/7           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_9ce863f294                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294                     
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_5_32d697476e                                                     |           | 0/71          | 0/140         | 0/81          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_74e36d4821                                                     |           | 0/25          | 0/53          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821                                          
                                                                                                                                                                                                   |
| +++++++c_gen_33087564cb                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| ++++++++mem                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem                     
                                                                                                                                                                                                   |
| +++++++++comp4.core_instance4                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4
                                                                                                                                                                                                   |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2                                                                                                                                                                                                |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/U0                                                                                                                                                                                             |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/U0/blk_mem_generator                                                                                                                                                                           |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                                |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                               |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                        |
| +++++++data_delay                                                             |           | 0/5           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/5           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 5/5           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/15          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/15          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 15/15         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_coef_74e36d4821/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_64a4b01cfe                                                     |           | 0/46          | 0/87          | 0/80          | 0/43          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/7           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/7           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 7/7           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_5625f0db12                                                 |           | 0/17          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/12          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/12          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 12/12         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_eea8d71dee                                                 |           | 0/16          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/11          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 11/11         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_9ce863f294                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294                     
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_6_8984997cb1                                                     |           | 0/55          | 0/120         | 0/69          | 0/34          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_6398eb6f71                                                     |           | 0/26          | 0/52          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71                                          
                                                                                                                                                                                                   |
| +++++++c_gen_6a3e648c8e                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| ++++++++mem                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem                     
                                                                                                                                                                                                   |
| +++++++++comp5.core_instance5                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5
                                                                                                                                                                                                   |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2                                                                                                                                                                                                |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/U0                                                                                                                                                                                             |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/U0/blk_mem_generator                                                                                                                                                                           |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                                |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                               |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                        |
| +++++++data_delay                                                             |           | 0/3           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/3           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/19          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/19          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 19/19         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| ++++++fir_core_eb17f90b1c                                                     |           | 0/29          | 0/68          | 0/68          | 0/34          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c                                          
                                                                                                                                                                                                   |
| +++++++mult_add_im_7c0a9a8853                                                 |           | 0/14          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/9           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/9           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 9/9           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_796b7a7782                                                 |           | 0/15          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/10          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/10          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 10/10         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_5_319448d4dd/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| ++++fir_6_e2e7505615                                                          |           | 0/358         | 0/784         | 0/410         | 0/215         | 0/5       | 0/12    | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615                                                                                   
                                                                                                                                                                                                   |
| +++++fir_quantize_159d90c3b8                                                  |           | 0/34          | 0/66          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8                                                           
                                                                                                                                                                                                   |
| ++++++quantize_im                                                             |           | 0/15          | 0/31          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_im                                               
                                                                                                                                                                                                   |
| +++++++convert                                                                |           | 2/15          | 0/31          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert                                       
                                                                                                                                                                                                   |
| ++++++++latency_fpr.reg_fpr                                                   |           | 0/7           | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr                   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 7/7           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                                                               |
| ++++++++latency_lt_4.reg_out                                                  |           | 0/3           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/latency_lt_4.reg_out                  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                                                              |
| ++++++++latency_qr.reg_qr                                                     |           | 0/3           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr                     
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                                                                 |
| ++++++quantize_re                                                             |           | 0/19          | 0/35          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_re                                               
                                                                                                                                                                                                   |
| +++++++convert                                                                |           | 2/19          | 0/35          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert                                       
                                                                                                                                                                                                   |
| ++++++++latency_fpr.reg_fpr                                                   |           | 0/11          | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr                   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 11/11         | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                                                               |
| ++++++++latency_lt_4.reg_out                                                  |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/latency_lt_4.reg_out                  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                                                              |
| ++++++++latency_qr.reg_qr                                                     |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/latency_qr.reg_qr                     
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_quantize_159d90c3b8/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                                                                 |
| +++++fir_tap_1_b409832013                                                     |           | 0/22          | 0/38          | 0/13          | 0/9           | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_8b710ddd57                                                     |           | 0/10          | 0/19          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57                                          
                                                                                                                                                                                                   |
| +++++++c_gen_a4fea711a5                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/c_gen_a4fea711a5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| +++++++data_delay                                                             |           | 0/5           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/5           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 5/5           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_coef_8b710ddd57/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_9dfb5ea5d5                                                     |           | 0/12          | 0/19          | 0/12          | 0/9           | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/6           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/6           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 6/6           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_27fd95e9cc                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc                   
                                                                                                                                                                                                   |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_im_27fd95e9cc/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_1a49ae095c                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c                   
                                                                                                                                                                                                   |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/mult_add_re_1a49ae095c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_8b0b4ca2e5                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5                     
                                                                                                                                                                                                   |
| ++++++++bram                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram                
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0                                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2                                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/U0                                                                                                                                                                                        |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                                      |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                           |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                          |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_1_b409832013/fir_core_9dfb5ea5d5/tap_delay_8b0b4ca2e5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_2_de2966bf5b                                                     |           | 0/67          | 0/140         | 0/81          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_8033da333b                                                     |           | 0/27          | 0/53          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b                                          
                                                                                                                                                                                                   |
| +++++++c_gen_148c3edefd                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/c_gen_148c3edefd/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| +++++++data_delay                                                             |           | 0/4           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/4           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 4/4           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/18          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/18          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 18/18         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_coef_8033da333b/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_3b628b72bc                                                     |           | 0/40          | 0/87          | 0/80          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/5           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/5           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 5/5           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_5625f0db12                                                 |           | 0/14          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/9           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/9           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 9/9           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_eea8d71dee                                                 |           | 0/15          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/10          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/10          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 10/10         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_9ce863f294                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294                     
                                                                                                                                                                                                   |
| ++++++++bram                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram                
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0                                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2                                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0                                                                                                                                                                                        |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                                      |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                           |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                          |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_2_de2966bf5b/fir_core_3b628b72bc/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_3_1db532ecda                                                     |           | 0/67          | 0/140         | 0/81          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_5e5fcf201a                                                     |           | 0/24          | 0/53          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a                                          
                                                                                                                                                                                                   |
| +++++++c_gen_6b8ad9a4f8                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/c_gen_6b8ad9a4f8/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| +++++++data_delay                                                             |           | 0/3           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/3           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/16          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/16          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 16/16         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_coef_5e5fcf201a/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_57f2bc8a56                                                     |           | 0/43          | 0/87          | 0/80          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/4           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/4           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 4/4           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_5625f0db12                                                 |           | 0/15          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/10          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/10          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 10/10         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_eea8d71dee                                                 |           | 0/18          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/13          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/13          | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 13/13         | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_9ce863f294                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294                     
                                                                                                                                                                                                   |
| ++++++++bram                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram                
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0                                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2                                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0                                                                                                                                                                                        |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                                      |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                           |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                          |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_3_1db532ecda/fir_core_57f2bc8a56/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_4_7c430193f8                                                     |           | 0/58          | 0/140         | 0/81          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_cd9df4bc76                                                     |           | 0/22          | 0/53          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76                                          
                                                                                                                                                                                                   |
| +++++++c_gen_bfed56ba73                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/c_gen_bfed56ba73/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| +++++++data_delay                                                             |           | 0/3           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/3           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 3/3           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/14          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/14          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 14/14         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_coef_cd9df4bc76/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_e6a7632a34                                                     |           | 0/36          | 0/87          | 0/80          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/5           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/5           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 5/5           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_5625f0db12                                                 |           | 0/12          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/7           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/7           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 7/7           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_eea8d71dee                                                 |           | 0/13          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/8           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/8           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 8/8           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_9ce863f294                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294                     
                                                                                                                                                                                                   |
| ++++++++bram                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram                
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0                                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2                                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0                                                                                                                                                                                        |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                                      |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                           |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                          |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_4_7c430193f8/fir_core_e6a7632a34/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_5_32d697476e                                                     |           | 0/60          | 0/140         | 0/81          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_74e36d4821                                                     |           | 0/21          | 0/53          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821                                          
                                                                                                                                                                                                   |
| +++++++c_gen_33087564cb                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/c_gen_33087564cb/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| +++++++data_delay                                                             |           | 0/5           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/5           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 5/5           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/11          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/11          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 11/11         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_coef_74e36d4821/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| ++++++fir_core_64a4b01cfe                                                     |           | 0/39          | 0/87          | 0/80          | 0/43          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe                                          
                                                                                                                                                                                                   |
| +++++++dout_delay                                                             |           | 0/7           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/dout_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/7           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/dout_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 7/7           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++mult_add_im_5625f0db12                                                 |           | 0/14          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/9           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/9           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 9/9           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_im_5625f0db12/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_eea8d71dee                                                 |           | 0/12          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/7           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/7           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 7/7           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/mult_add_re_eea8d71dee/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++sync_delay                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/sync_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/sync_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++tap_delay_9ce863f294                                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294                     
                                                                                                                                                                                                   |
| ++++++++bram                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram                
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0                                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2                                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0                                                                                                                                                                                        |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                                      |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                           |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                          |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                   |
| ++++++++counter                                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter             
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0                                                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2                                                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_5_32d697476e/fir_core_64a4b01cfe/tap_delay_9ce863f294/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                         |
| +++++fir_tap_6_8984997cb1                                                     |           | 0/50          | 0/120         | 0/69          | 0/34          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1                                                              
                                                                                                                                                                                                   |
| ++++++fir_coef_6398eb6f71                                                     |           | 0/26          | 0/52          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71                                          
                                                                                                                                                                                                   |
| +++++++c_gen_6a3e648c8e                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e                         
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter                 
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0                                                                                                                                                                                                |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2                                                                                                                                                                                            |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0                                                                                                                                                                                         |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/c_gen_6a3e648c8e/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| +++++++data_delay                                                             |           | 0/5           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/data_delay                               
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/5           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/data_delay/srl_delay.synth_reg_srl_inst  
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 5/5           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                              |
| +++++++sum_delay                                                              |           | 0/17          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/sum_delay                                
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/17          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/sum_delay/srl_delay.synth_reg_srl_inst   
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 17/17         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_coef_6398eb6f71/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                               |
| ++++++fir_core_eb17f90b1c                                                     |           | 0/24          | 0/68          | 0/68          | 0/34          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c                                          
                                                                                                                                                                                                   |
| +++++++mult_add_im_7c0a9a8853                                                 |           | 0/12          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/7           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/7           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 7/7           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_im_7c0a9a8853/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| +++++++mult_add_re_796b7a7782                                                 |           | 0/12          | 0/34          | 0/34          | 0/17          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782                   
                                                                                                                                                                                                   |
| ++++++++add                                                                   |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/add               
                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/7           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/delay             
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/7           | 0/17          | 0/17          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                    |
| ++++++++++partial_one.last_srl17e                                             |           | 7/7           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++++mult                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult              
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0                                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0/BU2                                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0/BU2/U0                                                                                                                                                                                      |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                                                |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/fir_6_e2e7505615/fir_tap_6_8984997cb1/fir_core_eb17f90b1c/mult_add_re_796b7a7782/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                       |
| ++++posedge_8be8a69257                                                        |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/posedge_8be8a69257                                                                                 
                                                                                                                                                                                                   |
| +++++delay                                                                    |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/posedge_8be8a69257/delay                                                                           
                                                                                                                                                                                                   |
| ++++++srl_delay.synth_reg_srl_inst                                            |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/posedge_8be8a69257/delay/srl_delay.synth_reg_srl_inst                                              
                                                                                                                                                                                                   |
| +++++++partial_one.last_srl17e                                                |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/posedge_8be8a69257/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                      
                                                                                                                                                                                                   |
| +++++logical                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/posedge_8be8a69257/logical                                                                         
                                                                                                                                                                                                   |
| ++++pulse_ext1_4051a15797                                                     |           | 0/11          | 0/26          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext1_4051a15797                                                                              
                                                                                                                                                                                                   |
| +++++counter3                                                                 |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext1_4051a15797/counter3                                                                     
                                                                                                                                                                                                   |
| ++++++comp0.core_instance0                                                    |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext1_4051a15797/counter3/comp0.core_instance0                                                
                                                                                                                                                                                                   |
| +++++++BU2                                                                    |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext1_4051a15797/counter3/comp0.core_instance0/BU2                                            
                                                                                                                                                                                                   |
| ++++++++U0                                                                    |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext1_4051a15797/counter3/comp0.core_instance0/BU2/U0                                         
                                                                                                                                                                                                   |
| +++++++++i_baseblox.i_baseblox_counter                                        |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext1_4051a15797/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter           
                                                                                                                                                                                                   |
| ++++++++++the_addsub                                                          |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext1_4051a15797/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub
                                                                                                                                                                                                   |
| +++++++++++no_pipelining.the_addsub                                           |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext1_4051a15797/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                                           |
| ++++++++++++i_lut6.i_lut6_addsub                                              |           | 1/8           | 0/25          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext1_4051a15797/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                                      |
| +++++++++++++i_q.i_simple.qreg                                                |           | 0/7           | 0/25          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext1_4051a15797/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                                    |
| ++++++++++++++fd                                                              |           | 7/7           | 25/25         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext1_4051a15797/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                                                 |
| +++++posedge_aed9b95747                                                       |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext1_4051a15797/posedge_aed9b95747                                                           
                                                                                                                                                                                                   |
| ++++++delay                                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext1_4051a15797/posedge_aed9b95747/delay                                                     
                                                                                                                                                                                                   |
| +++++++srl_delay.synth_reg_srl_inst                                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext1_4051a15797/posedge_aed9b95747/delay/srl_delay.synth_reg_srl_inst                        
                                                                                                                                                                                                   |
| ++++++++partial_one.last_srl17e                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext1_4051a15797/posedge_aed9b95747/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e
                                                                                                                                                                                                   |
| ++++++logical                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext1_4051a15797/posedge_aed9b95747/logical                                                   
                                                                                                                                                                                                   |
| +++++relational5                                                              |           | 1/1           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext1_4051a15797/relational5                                                                  
                                                                                                                                                                                                   |
| ++++pulse_ext2_dbf0e456b3                                                     |           | 0/11          | 0/26          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext2_dbf0e456b3                                                                              
                                                                                                                                                                                                   |
| +++++counter3                                                                 |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext2_dbf0e456b3/counter3                                                                     
                                                                                                                                                                                                   |
| ++++++comp0.core_instance0                                                    |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext2_dbf0e456b3/counter3/comp0.core_instance0                                                
                                                                                                                                                                                                   |
| +++++++BU2                                                                    |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext2_dbf0e456b3/counter3/comp0.core_instance0/BU2                                            
                                                                                                                                                                                                   |
| ++++++++U0                                                                    |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext2_dbf0e456b3/counter3/comp0.core_instance0/BU2/U0                                         
                                                                                                                                                                                                   |
| +++++++++i_baseblox.i_baseblox_counter                                        |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext2_dbf0e456b3/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter           
                                                                                                                                                                                                   |
| ++++++++++the_addsub                                                          |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext2_dbf0e456b3/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub
                                                                                                                                                                                                   |
| +++++++++++no_pipelining.the_addsub                                           |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext2_dbf0e456b3/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                                           |
| ++++++++++++i_lut6.i_lut6_addsub                                              |           | 1/8           | 0/25          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext2_dbf0e456b3/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                                      |
| +++++++++++++i_q.i_simple.qreg                                                |           | 0/7           | 0/25          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext2_dbf0e456b3/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                                    |
| ++++++++++++++fd                                                              |           | 7/7           | 25/25         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext2_dbf0e456b3/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                                                 |
| +++++posedge_aed9b95747                                                       |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext2_dbf0e456b3/posedge_aed9b95747                                                           
                                                                                                                                                                                                   |
| ++++++delay                                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext2_dbf0e456b3/posedge_aed9b95747/delay                                                     
                                                                                                                                                                                                   |
| +++++++srl_delay.synth_reg_srl_inst                                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext2_dbf0e456b3/posedge_aed9b95747/delay/srl_delay.synth_reg_srl_inst                        
                                                                                                                                                                                                   |
| ++++++++partial_one.last_srl17e                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext2_dbf0e456b3/posedge_aed9b95747/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e
                                                                                                                                                                                                   |
| ++++++logical                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext2_dbf0e456b3/posedge_aed9b95747/logical                                                   
                                                                                                                                                                                                   |
| +++++relational5                                                              |           | 1/1           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/pulse_ext2_dbf0e456b3/relational5                                                                  
                                                                                                                                                                                                   |
| ++++r4_dit_fft_bb20d3c530                                                     |           | 0/3418        | 0/7385        | 0/4823        | 0/991         | 0/27      | 0/36    | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530                                                                              
                                                                                                                                                                                                   |
| +++++quadplex_bitrev_660273096d                                               |           | 0/75          | 0/188         | 0/24          | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d                                                   
                                                                                                                                                                                                   |
| ++++++biplex_bitrev0_30ef78a279                                               |           | 0/39          | 0/94          | 0/12          | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279                         
                                                                                                                                                                                                   |
| +++++++counter                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/counter                 
                                                                                                                                                                                                   |
| ++++++++comp1.core_instance1                                                  |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/counter/comp1.core_instance1                                                                                                                                                                                                |
| +++++++++BU2                                                                  |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/counter/comp1.core_instance1/BU2                                                                                                                                                                                            |
| ++++++++++U0                                                                  |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/counter/comp1.core_instance1/BU2/U0                                                                                                                                                                                         |
| +++++++++++i_baseblox.i_baseblox_counter                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| ++++++++++++the_addsub                                                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| +++++++++++++no_pipelining.the_addsub                                         |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| ++++++++++++++i_lut6.i_lut6_addsub                                            |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| +++++++++++++++i_q.i_simple.qreg                                              |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| ++++++++++++++++fd                                                            |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| +++++++counter1                                                               |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/counter1                
                                                                                                                                                                                                   |
| +++++++delay1                                                                 |           | 0/16          | 0/38          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/delay1                  
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/16          | 0/38          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/delay1/srl_delay.synth_reg_srl_inst                                                                                                                                                                                         |
| +++++++++partial_one.last_srl17e                                              |           | 16/16         | 38/38         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                 |
| +++++++delay2                                                                 |           | 0/16          | 0/38          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/delay2                  
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/16          | 0/38          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/delay2/srl_delay.synth_reg_srl_inst                                                                                                                                                                                         |
| +++++++++partial_one.last_srl17e                                              |           | 16/16         | 38/38         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                 |
| +++++++mux                                                                    |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/mux                     
                                                                                                                                                                                                   |
| +++++++ram_a_im                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_im                
                                                                                                                                                                                                   |
| ++++++++comp1.core_instance1                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_im/comp1.core_instance1                                                                                                                                                                                               |
| +++++++++BU2                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_im/comp1.core_instance1/BU2                                                                                                                                                                                           |
| ++++++++++U0                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_im/comp1.core_instance1/BU2/U0                                                                                                                                                                                        |
| +++++++++++blk_mem_generator                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_im/comp1.core_instance1/BU2/U0/blk_mem_generator                                                                                                                                                                      |
| ++++++++++++valid.cstr                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_im/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                           |
| +++++++++++++ramloop[0].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_im/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                          |
| ++++++++++++++v5.ram                                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_im/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                   |
| +++++++ram_a_re                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_re                
                                                                                                                                                                                                   |
| ++++++++comp1.core_instance1                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_re/comp1.core_instance1                                                                                                                                                                                               |
| +++++++++BU2                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_re/comp1.core_instance1/BU2                                                                                                                                                                                           |
| ++++++++++U0                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_re/comp1.core_instance1/BU2/U0                                                                                                                                                                                        |
| +++++++++++blk_mem_generator                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_re/comp1.core_instance1/BU2/U0/blk_mem_generator                                                                                                                                                                      |
| ++++++++++++valid.cstr                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_re/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                           |
| +++++++++++++ramloop[0].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_re/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                          |
| ++++++++++++++v5.ram                                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_a_re/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                   |
| +++++++ram_b_im                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_b_im                
                                                                                                                                                                                                   |
| ++++++++comp1.core_instance1                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_b_im/comp1.core_instance1                                                                                                                                                                                               |
| +++++++++BU2                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_b_im/comp1.core_instance1/BU2                                                                                                                                                                                           |
| ++++++++++U0                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_b_im/comp1.core_instance1/BU2/U0                                                                                                                                                                                        |
| +++++++++++blk_mem_generator                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_b_im/comp1.core_instance1/BU2/U0/blk_mem_generator                                                                                                                                                                      |
| ++++++++++++valid.cstr                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_b_im/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                           |
| +++++++++++++ramloop[0].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_b_im/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                          |
| ++++++++++++++v5.ram                                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/ram_b_im/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                   |
| +++++++relational                                                             |           | 1/1           | 1/1           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev0_30ef78a279/relational              
                                                                                                                                                                                                   |
| ++++++biplex_bitrev1_268cc4f4b1                                               |           | 0/36          | 0/94          | 0/12          | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1                         
                                                                                                                                                                                                   |
| +++++++counter                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/counter                 
                                                                                                                                                                                                   |
| ++++++++comp1.core_instance1                                                  |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/counter/comp1.core_instance1                                                                                                                                                                                                |
| +++++++++BU2                                                                  |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/counter/comp1.core_instance1/BU2                                                                                                                                                                                            |
| ++++++++++U0                                                                  |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/counter/comp1.core_instance1/BU2/U0                                                                                                                                                                                         |
| +++++++++++i_baseblox.i_baseblox_counter                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                           |
| ++++++++++++the_addsub                                                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                |
| +++++++++++++no_pipelining.the_addsub                                         |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                       |
| ++++++++++++++i_lut6.i_lut6_addsub                                            |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                  |
| +++++++++++++++i_q.i_simple.qreg                                              |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                |
| ++++++++++++++++fd                                                            |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                             |
| +++++++counter1                                                               |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/counter1                
                                                                                                                                                                                                   |
| +++++++delay1                                                                 |           | 0/12          | 0/38          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/delay1                  
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/12          | 0/38          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/delay1/srl_delay.synth_reg_srl_inst                                                                                                                                                                                         |
| +++++++++partial_one.last_srl17e                                              |           | 12/12         | 38/38         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                 |
| +++++++delay2                                                                 |           | 0/17          | 0/38          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/delay2                  
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/17          | 0/38          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/delay2/srl_delay.synth_reg_srl_inst                                                                                                                                                                                         |
| +++++++++partial_one.last_srl17e                                              |           | 17/17         | 38/38         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                 |
| +++++++mux                                                                    |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/mux                     
                                                                                                                                                                                                   |
| +++++++ram_a_im                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_im                
                                                                                                                                                                                                   |
| ++++++++comp1.core_instance1                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_im/comp1.core_instance1                                                                                                                                                                                               |
| +++++++++BU2                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_im/comp1.core_instance1/BU2                                                                                                                                                                                           |
| ++++++++++U0                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_im/comp1.core_instance1/BU2/U0                                                                                                                                                                                        |
| +++++++++++blk_mem_generator                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_im/comp1.core_instance1/BU2/U0/blk_mem_generator                                                                                                                                                                      |
| ++++++++++++valid.cstr                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_im/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                           |
| +++++++++++++ramloop[0].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_im/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                          |
| ++++++++++++++v5.ram                                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_im/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                   |
| +++++++ram_a_re                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_re                
                                                                                                                                                                                                   |
| ++++++++comp1.core_instance1                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_re/comp1.core_instance1                                                                                                                                                                                               |
| +++++++++BU2                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_re/comp1.core_instance1/BU2                                                                                                                                                                                           |
| ++++++++++U0                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_re/comp1.core_instance1/BU2/U0                                                                                                                                                                                        |
| +++++++++++blk_mem_generator                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_re/comp1.core_instance1/BU2/U0/blk_mem_generator                                                                                                                                                                      |
| ++++++++++++valid.cstr                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_re/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                           |
| +++++++++++++ramloop[0].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_re/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                          |
| ++++++++++++++v5.ram                                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_a_re/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                   |
| +++++++ram_b_im                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_b_im                
                                                                                                                                                                                                   |
| ++++++++comp1.core_instance1                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_b_im/comp1.core_instance1                                                                                                                                                                                               |
| +++++++++BU2                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_b_im/comp1.core_instance1/BU2                                                                                                                                                                                           |
| ++++++++++U0                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_b_im/comp1.core_instance1/BU2/U0                                                                                                                                                                                        |
| +++++++++++blk_mem_generator                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_b_im/comp1.core_instance1/BU2/U0/blk_mem_generator                                                                                                                                                                      |
| ++++++++++++valid.cstr                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_b_im/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                           |
| +++++++++++++ramloop[0].ram.r                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_b_im/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                          |
| ++++++++++++++v5.ram                                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/ram_b_im/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                   |
| +++++++relational                                                             |           | 1/1           | 1/1           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_bitrev_660273096d/biplex_bitrev1_268cc4f4b1/relational              
                                                                                                                                                                                                   |
| +++++quadplex_commutator_24b23ba26e                                           |           | 0/299         | 0/556         | 0/434         | 0/78          | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e                                               
                                                                                                                                                                                                   |
| ++++++biplex_commutator_01_6a76e43a40                                         |           | 0/56          | 0/117         | 0/89          | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40               
                                                                                                                                                                                                   |
| +++++++counter                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/counter       
                                                                                                                                                                                                   |
| ++++++++comp2.core_instance2                                                  |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/counter/comp2.core_instance2                                                                                                                                                                                      |
| +++++++++BU2                                                                  |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/counter/comp2.core_instance2/BU2                                                                                                                                                                                  |
| ++++++++++U0                                                                  |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/counter/comp2.core_instance2/BU2/U0                                                                                                                                                                               |
| +++++++++++i_baseblox.i_baseblox_counter                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                 |
| ++++++++++++the_addsub                                                        |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                      |
| +++++++++++++no_pipelining.the_addsub                                         |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                             |
| ++++++++++++++i_lut6.i_lut6_addsub                                            |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                        |
| +++++++++++++++i_q.i_simple.qreg                                              |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                      |
| ++++++++++++++++fd                                                            |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                   |
| +++++++delay_b_47aee85e44                                                     |           | 0/8           | 0/16          | 0/6           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44                                                                                                                                                                                                |
| ++++++++delay_im_5e0a651975                                                   |           | 0/4           | 0/8           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975                                                                                                                                                                            |
| +++++++++bram                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/bram                                                                                                                                                                       |
| ++++++++++comp1.core_instance1                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/bram/comp1.core_instance1                                                                                                                                                  |
| +++++++++++BU2                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/bram/comp1.core_instance1/BU2                                                                                                                                              |
| ++++++++++++U0                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/U0                                                                                                                                           |
| +++++++++++++blk_mem_generator                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/U0/blk_mem_generator                                                                                                                         |
| ++++++++++++++valid.cstr                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr                                                                                                              |
| +++++++++++++++ramloop[0].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                             |
| ++++++++++++++++v5.ram                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                      |
| +++++++++counter                                                              |           | 1/4           | 0/8           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/counter                                                                                                                                                                    |
| ++++++++++comp2.core_instance2                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/counter/comp2.core_instance2                                                                                                                                               |
| +++++++++++BU2                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/counter/comp2.core_instance2/BU2                                                                                                                                           |
| ++++++++++++U0                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0                                                                                                                                        |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                          |
| ++++++++++++++the_addsub                                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                               |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                      |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                 |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                               |
| ++++++++++++++++++fd                                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                            |
| ++++++++delay_re_ce48dacb4d                                                   |           | 0/4           | 0/8           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d                                                                                                                                                                            |
| +++++++++bram                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/bram                                                                                                                                                                       |
| ++++++++++comp1.core_instance1                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/bram/comp1.core_instance1                                                                                                                                                  |
| +++++++++++BU2                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/bram/comp1.core_instance1/BU2                                                                                                                                              |
| ++++++++++++U0                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/bram/comp1.core_instance1/BU2/U0                                                                                                                                           |
| +++++++++++++blk_mem_generator                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/bram/comp1.core_instance1/BU2/U0/blk_mem_generator                                                                                                                         |
| ++++++++++++++valid.cstr                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr                                                                                                              |
| +++++++++++++++ramloop[0].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                             |
| ++++++++++++++++v5.ram                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                      |
| +++++++++counter                                                              |           | 1/4           | 0/8           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/counter                                                                                                                                                                    |
| ++++++++++comp2.core_instance2                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/counter/comp2.core_instance2                                                                                                                                               |
| +++++++++++BU2                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2                                                                                                                                           |
| ++++++++++++U0                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0                                                                                                                                        |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                          |
| ++++++++++++++the_addsub                                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                               |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                      |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                 |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                               |
| ++++++++++++++++++fd                                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_b_47aee85e44/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                            |
| +++++++delay_lo_f5010121d5                                                    |           | 0/8           | 0/16          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5                                                                                                                                                                                               |
| ++++++++delay_im_5e0a651975                                                   |           | 0/4           | 0/8           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_im_5e0a651975                                                                                                                                                                           |
| +++++++++counter                                                              |           | 1/4           | 0/8           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_im_5e0a651975/counter                                                                                                                                                                   |
| ++++++++++comp2.core_instance2                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_im_5e0a651975/counter/comp2.core_instance2                                                                                                                                              |
| +++++++++++BU2                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_im_5e0a651975/counter/comp2.core_instance2/BU2                                                                                                                                          |
| ++++++++++++U0                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0                                                                                                                                       |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                         |
| ++++++++++++++the_addsub                                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                              |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                     |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                              |
| ++++++++++++++++++fd                                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                           |
| ++++++++delay_re_ce48dacb4d                                                   |           | 0/4           | 0/8           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_re_ce48dacb4d                                                                                                                                                                           |
| +++++++++counter                                                              |           | 1/4           | 0/8           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_re_ce48dacb4d/counter                                                                                                                                                                   |
| ++++++++++comp2.core_instance2                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_re_ce48dacb4d/counter/comp2.core_instance2                                                                                                                                              |
| +++++++++++BU2                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2                                                                                                                                          |
| ++++++++++++U0                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0                                                                                                                                       |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                         |
| ++++++++++++++the_addsub                                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                              |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                     |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                              |
| ++++++++++++++++++fd                                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/delay_lo_f5010121d5/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                           |
| +++++++mux                                                                    |           | 19/19         | 38/38         | 38/38         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/mux           
                                                                                                                                                                                                   |
| +++++++mux1                                                                   |           | 17/17         | 38/38         | 38/38         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_01_6a76e43a40/mux1          
                                                                                                                                                                                                   |
| ++++++biplex_commutator_23_50a787a430                                         |           | 0/72          | 0/133         | 0/105         | 0/16          | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430               
                                                                                                                                                                                                   |
| +++++++counter                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/counter       
                                                                                                                                                                                                   |
| ++++++++comp2.core_instance2                                                  |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/counter/comp2.core_instance2                                                                                                                                                                                      |
| +++++++++BU2                                                                  |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/counter/comp2.core_instance2/BU2                                                                                                                                                                                  |
| ++++++++++U0                                                                  |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/counter/comp2.core_instance2/BU2/U0                                                                                                                                                                               |
| +++++++++++i_baseblox.i_baseblox_counter                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                 |
| ++++++++++++the_addsub                                                        |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                      |
| +++++++++++++no_pipelining.the_addsub                                         |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                             |
| ++++++++++++++i_lut6.i_lut6_addsub                                            |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                        |
| +++++++++++++++i_q.i_simple.qreg                                              |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                      |
| ++++++++++++++++fd                                                            |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                   |
| +++++++delay                                                                  |           | 0/16          | 0/16          | 0/16          | 0/16          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay         
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/16          | 0/16          | 0/16          | 0/16          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                |
| +++++++++complete_ones.srl17e_array[0].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[10].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[10].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[11].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[11].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[12].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[12].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[13].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[13].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[14].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[14].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[1].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[2].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[3].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[4].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[5].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[6].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[7].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[7].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[8].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[8].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[9].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[9].delay_comp                                                                                                                                       |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                        |
| +++++++delay_b_7e3bcc561d                                                     |           | 0/8           | 0/16          | 0/6           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d                                                                                                                                                                                                |
| ++++++++delay_im_5e0a651975                                                   |           | 0/4           | 0/8           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975                                                                                                                                                                            |
| +++++++++bram                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/bram                                                                                                                                                                       |
| ++++++++++comp1.core_instance1                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/bram/comp1.core_instance1                                                                                                                                                  |
| +++++++++++BU2                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/bram/comp1.core_instance1/BU2                                                                                                                                              |
| ++++++++++++U0                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/U0                                                                                                                                           |
| +++++++++++++blk_mem_generator                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/U0/blk_mem_generator                                                                                                                         |
| ++++++++++++++valid.cstr                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr                                                                                                              |
| +++++++++++++++ramloop[0].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                             |
| ++++++++++++++++v5.ram                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                      |
| +++++++++counter                                                              |           | 1/4           | 0/8           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/counter                                                                                                                                                                    |
| ++++++++++comp2.core_instance2                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/counter/comp2.core_instance2                                                                                                                                               |
| +++++++++++BU2                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/counter/comp2.core_instance2/BU2                                                                                                                                           |
| ++++++++++++U0                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0                                                                                                                                        |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                          |
| ++++++++++++++the_addsub                                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                               |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                      |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                 |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                               |
| ++++++++++++++++++fd                                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                            |
| ++++++++delay_re_ce48dacb4d                                                   |           | 0/4           | 0/8           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_re_ce48dacb4d                                                                                                                                                                            |
| +++++++++counter                                                              |           | 1/4           | 0/8           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_re_ce48dacb4d/counter                                                                                                                                                                    |
| ++++++++++comp2.core_instance2                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_re_ce48dacb4d/counter/comp2.core_instance2                                                                                                                                               |
| +++++++++++BU2                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2                                                                                                                                           |
| ++++++++++++U0                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0                                                                                                                                        |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                          |
| ++++++++++++++the_addsub                                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                               |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                      |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                 |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                               |
| ++++++++++++++++++fd                                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_b_7e3bcc561d/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                            |
| +++++++delay_lo_bb75bbbe28                                                    |           | 0/8           | 0/16          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28                                                                                                                                                                                               |
| ++++++++delay_im_5e0a651975                                                   |           | 0/4           | 0/8           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_im_5e0a651975                                                                                                                                                                           |
| +++++++++counter                                                              |           | 1/4           | 0/8           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_im_5e0a651975/counter                                                                                                                                                                   |
| ++++++++++comp2.core_instance2                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_im_5e0a651975/counter/comp2.core_instance2                                                                                                                                              |
| +++++++++++BU2                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_im_5e0a651975/counter/comp2.core_instance2/BU2                                                                                                                                          |
| ++++++++++++U0                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0                                                                                                                                       |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                         |
| ++++++++++++++the_addsub                                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                              |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                     |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                              |
| ++++++++++++++++++fd                                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_im_5e0a651975/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                           |
| ++++++++delay_re_ce48dacb4d                                                   |           | 0/4           | 0/8           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_re_ce48dacb4d                                                                                                                                                                           |
| +++++++++counter                                                              |           | 1/4           | 0/8           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_re_ce48dacb4d/counter                                                                                                                                                                   |
| ++++++++++comp2.core_instance2                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_re_ce48dacb4d/counter/comp2.core_instance2                                                                                                                                              |
| +++++++++++BU2                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2                                                                                                                                          |
| ++++++++++++U0                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0                                                                                                                                       |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                         |
| ++++++++++++++the_addsub                                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                              |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                     |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                              |
| ++++++++++++++++++fd                                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/delay_lo_bb75bbbe28/delay_re_ce48dacb4d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                           |
| +++++++mux                                                                    |           | 18/18         | 38/38         | 38/38         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/mux           
                                                                                                                                                                                                   |
| +++++++mux1                                                                   |           | 18/18         | 38/38         | 38/38         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_23_50a787a430/mux1          
                                                                                                                                                                                                   |
| ++++++biplex_commutator_ac_2c3cadb7c6                                         |           | 0/81          | 0/153         | 0/120         | 0/31          | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6               
                                                                                                                                                                                                   |
| +++++++counter                                                                |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/counter       
                                                                                                                                                                                                   |
| ++++++++comp3.core_instance3                                                  |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/counter/comp3.core_instance3                                                                                                                                                                                      |
| +++++++++BU2                                                                  |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/counter/comp3.core_instance3/BU2                                                                                                                                                                                  |
| ++++++++++U0                                                                  |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/counter/comp3.core_instance3/BU2/U0                                                                                                                                                                               |
| +++++++++++i_baseblox.i_baseblox_counter                                      |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                 |
| ++++++++++++the_addsub                                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                      |
| +++++++++++++no_pipelining.the_addsub                                         |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                             |
| ++++++++++++++i_lut6.i_lut6_addsub                                            |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                        |
| +++++++++++++++i_q.i_simple.qreg                                              |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                      |
| ++++++++++++++++fd                                                            |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                   |
| +++++++delay                                                                  |           | 0/31          | 0/31          | 0/31          | 0/31          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay         
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/31          | 0/31          | 0/31          | 0/31          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                |
| +++++++++complete_ones.srl17e_array[0].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[10].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[10].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[11].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[11].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[12].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[12].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[13].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[13].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[14].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[14].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[15].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[15].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[16].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[16].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[17].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[17].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[18].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[18].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[19].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[19].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[1].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[20].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[20].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[21].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[21].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[22].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[22].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[23].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[23].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[24].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[24].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[25].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[25].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[26].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[26].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[27].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[27].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[28].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[28].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[29].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[29].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[2].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[3].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[4].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[5].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[6].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[7].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[7].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[8].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[8].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[9].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[9].delay_comp                                                                                                                                       |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                        |
| +++++++delay_b_54d4e68371                                                     |           | 0/10          | 0/18          | 0/6           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371                                                                                                                                                                                                |
| ++++++++delay_im_1878a3b82b                                                   |           | 0/5           | 0/9           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b                                                                                                                                                                            |
| +++++++++bram                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/bram                                                                                                                                                                       |
| ++++++++++comp2.core_instance2                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2                                                                                                                                                  |
| +++++++++++BU2                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2                                                                                                                                              |
| ++++++++++++U0                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/U0                                                                                                                                           |
| +++++++++++++blk_mem_generator                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/U0/blk_mem_generator                                                                                                                         |
| ++++++++++++++valid.cstr                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr                                                                                                              |
| +++++++++++++++ramloop[0].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                             |
| ++++++++++++++++v5.ram                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                      |
| +++++++++counter                                                              |           | 1/5           | 0/9           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/counter                                                                                                                                                                    |
| ++++++++++comp3.core_instance3                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3                                                                                                                                               |
| +++++++++++BU2                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2                                                                                                                                           |
| ++++++++++++U0                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0                                                                                                                                        |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                          |
| ++++++++++++++the_addsub                                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                               |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                      |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                 |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                               |
| ++++++++++++++++++fd                                                          |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                            |
| ++++++++delay_re_ce0daf323e                                                   |           | 0/5           | 0/9           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_re_ce0daf323e                                                                                                                                                                            |
| +++++++++counter                                                              |           | 1/5           | 0/9           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_re_ce0daf323e/counter                                                                                                                                                                    |
| ++++++++++comp3.core_instance3                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3                                                                                                                                               |
| +++++++++++BU2                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2                                                                                                                                           |
| ++++++++++++U0                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0                                                                                                                                        |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                          |
| ++++++++++++++the_addsub                                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                               |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                      |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                 |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                               |
| ++++++++++++++++++fd                                                          |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                            |
| +++++++delay_lo_ccbbb5b7e6                                                    |           | 0/10          | 0/18          | 0/6           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6                                                                                                                                                                                               |
| ++++++++delay_im_1878a3b82b                                                   |           | 0/5           | 0/9           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b                                                                                                                                                                           |
| +++++++++bram                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/bram                                                                                                                                                                      |
| ++++++++++comp2.core_instance2                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/bram/comp2.core_instance2                                                                                                                                                 |
| +++++++++++BU2                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2                                                                                                                                             |
| ++++++++++++U0                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/U0                                                                                                                                          |
| +++++++++++++blk_mem_generator                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/U0/blk_mem_generator                                                                                                                        |
| ++++++++++++++valid.cstr                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr                                                                                                             |
| +++++++++++++++ramloop[0].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                            |
| ++++++++++++++++v5.ram                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                     |
| +++++++++counter                                                              |           | 1/5           | 0/9           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter                                                                                                                                                                   |
| ++++++++++comp3.core_instance3                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3                                                                                                                                              |
| +++++++++++BU2                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2                                                                                                                                          |
| ++++++++++++U0                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0                                                                                                                                       |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                         |
| ++++++++++++++the_addsub                                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                              |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                     |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                              |
| ++++++++++++++++++fd                                                          |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                           |
| ++++++++delay_re_ce0daf323e                                                   |           | 0/5           | 0/9           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e                                                                                                                                                                           |
| +++++++++counter                                                              |           | 1/5           | 0/9           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter                                                                                                                                                                   |
| ++++++++++comp3.core_instance3                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3                                                                                                                                              |
| +++++++++++BU2                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2                                                                                                                                          |
| ++++++++++++U0                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0                                                                                                                                       |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                         |
| ++++++++++++++the_addsub                                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                              |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                     |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                              |
| ++++++++++++++++++fd                                                          |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                           |
| +++++++mux                                                                    |           | 13/13         | 38/38         | 38/38         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/mux           
                                                                                                                                                                                                   |
| +++++++mux1                                                                   |           | 13/13         | 38/38         | 38/38         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_ac_2c3cadb7c6/mux1          
                                                                                                                                                                                                   |
| ++++++biplex_commutator_bd_c91f287100                                         |           | 0/90          | 0/153         | 0/120         | 0/31          | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100               
                                                                                                                                                                                                   |
| +++++++counter                                                                |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/counter       
                                                                                                                                                                                                   |
| ++++++++comp3.core_instance3                                                  |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/counter/comp3.core_instance3                                                                                                                                                                                      |
| +++++++++BU2                                                                  |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/counter/comp3.core_instance3/BU2                                                                                                                                                                                  |
| ++++++++++U0                                                                  |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/counter/comp3.core_instance3/BU2/U0                                                                                                                                                                               |
| +++++++++++i_baseblox.i_baseblox_counter                                      |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                 |
| ++++++++++++the_addsub                                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                      |
| +++++++++++++no_pipelining.the_addsub                                         |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                             |
| ++++++++++++++i_lut6.i_lut6_addsub                                            |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                        |
| +++++++++++++++i_q.i_simple.qreg                                              |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                      |
| ++++++++++++++++fd                                                            |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                   |
| +++++++delay                                                                  |           | 0/31          | 0/31          | 0/31          | 0/31          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay         
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/31          | 0/31          | 0/31          | 0/31          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                                |
| +++++++++complete_ones.srl17e_array[0].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[10].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[10].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[11].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[11].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[12].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[12].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[13].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[13].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[14].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[14].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[15].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[15].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[16].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[16].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[17].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[17].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[18].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[18].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[19].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[19].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[1].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[20].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[20].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[21].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[21].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[22].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[22].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[23].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[23].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[24].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[24].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[25].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[25].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[26].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[26].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[27].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[27].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[28].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[28].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[29].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[29].delay_comp                                                                                                                                      |
| +++++++++complete_ones.srl17e_array[2].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[3].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[4].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[5].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[6].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[7].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[7].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[8].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[8].delay_comp                                                                                                                                       |
| +++++++++complete_ones.srl17e_array[9].delay_comp                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[9].delay_comp                                                                                                                                       |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                        |
| +++++++delay_b_54d4e68371                                                     |           | 0/10          | 0/18          | 0/6           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371                                                                                                                                                                                                |
| ++++++++delay_im_1878a3b82b                                                   |           | 0/5           | 0/9           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b                                                                                                                                                                            |
| +++++++++bram                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/bram                                                                                                                                                                       |
| ++++++++++comp2.core_instance2                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2                                                                                                                                                  |
| +++++++++++BU2                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2                                                                                                                                              |
| ++++++++++++U0                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/U0                                                                                                                                           |
| +++++++++++++blk_mem_generator                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/U0/blk_mem_generator                                                                                                                         |
| ++++++++++++++valid.cstr                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr                                                                                                              |
| +++++++++++++++ramloop[0].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                             |
| ++++++++++++++++v5.ram                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                      |
| +++++++++counter                                                              |           | 1/5           | 0/9           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/counter                                                                                                                                                                    |
| ++++++++++comp3.core_instance3                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3                                                                                                                                               |
| +++++++++++BU2                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2                                                                                                                                           |
| ++++++++++++U0                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0                                                                                                                                        |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                          |
| ++++++++++++++the_addsub                                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                               |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                      |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                 |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                               |
| ++++++++++++++++++fd                                                          |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                            |
| ++++++++delay_re_ce0daf323e                                                   |           | 0/5           | 0/9           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_re_ce0daf323e                                                                                                                                                                            |
| +++++++++counter                                                              |           | 1/5           | 0/9           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_re_ce0daf323e/counter                                                                                                                                                                    |
| ++++++++++comp3.core_instance3                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3                                                                                                                                               |
| +++++++++++BU2                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2                                                                                                                                           |
| ++++++++++++U0                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0                                                                                                                                        |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                          |
| ++++++++++++++the_addsub                                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                               |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                      |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                 |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                               |
| ++++++++++++++++++fd                                                          |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_b_54d4e68371/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                            |
| +++++++delay_lo_ccbbb5b7e6                                                    |           | 0/10          | 0/18          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6                                                                                                                                                                                               |
| ++++++++delay_im_1878a3b82b                                                   |           | 0/5           | 0/9           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b                                                                                                                                                                           |
| +++++++++counter                                                              |           | 1/5           | 0/9           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter                                                                                                                                                                   |
| ++++++++++comp3.core_instance3                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3                                                                                                                                              |
| +++++++++++BU2                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2                                                                                                                                          |
| ++++++++++++U0                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0                                                                                                                                       |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                         |
| ++++++++++++++the_addsub                                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                              |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                     |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                              |
| ++++++++++++++++++fd                                                          |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_im_1878a3b82b/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                           |
| ++++++++delay_re_ce0daf323e                                                   |           | 0/5           | 0/9           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e                                                                                                                                                                           |
| +++++++++counter                                                              |           | 1/5           | 0/9           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter                                                                                                                                                                   |
| ++++++++++comp3.core_instance3                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3                                                                                                                                              |
| +++++++++++BU2                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2                                                                                                                                          |
| ++++++++++++U0                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0                                                                                                                                       |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                         |
| ++++++++++++++the_addsub                                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                              |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                     |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                              |
| ++++++++++++++++++fd                                                          |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/delay_lo_ccbbb5b7e6/delay_re_ce0daf323e/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                           |
| +++++++mux                                                                    |           | 15/15         | 38/38         | 38/38         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/mux           
                                                                                                                                                                                                   |
| +++++++mux1                                                                   |           | 20/20         | 38/38         | 38/38         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/quadplex_commutator_24b23ba26e/biplex_commutator_bd_c91f287100/mux1          
                                                                                                                                                                                                   |
| +++++r4_dit_stage_1_36070de08f                                                |           | 0/259         | 0/498         | 0/418         | 0/78          | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f                                                    
                                                                                                                                                                                                   |
| ++++++quadplex_commutator_262766872e                                          |           | 0/209         | 0/328         | 0/250         | 0/78          | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e                     
                                                                                                                                                                                                   |
| +++++++biplex_commutator_01_62d41deb8e                                        |           | 0/26          | 0/61          | 0/43          | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/counter                                                                                                                                                                                 |
| +++++++++comp2.core_instance2                                                 |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/counter/comp2.core_instance2                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/counter/comp2.core_instance2/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/counter/comp2.core_instance2/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay_b_54fc59f010                                                    |           | 0/4           | 0/8           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010                                                                                                                                                                      |
| +++++++++bram                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/bram                                                                                                                                                                 |
| ++++++++++comp3.core_instance3                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/bram/comp3.core_instance3                                                                                                                                            |
| +++++++++++BU2                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/bram/comp3.core_instance3/BU2                                                                                                                                        |
| ++++++++++++U0                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/bram/comp3.core_instance3/BU2/U0                                                                                                                                     |
| +++++++++++++blk_mem_generator                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/bram/comp3.core_instance3/BU2/U0/blk_mem_generator                                                                                                                   |
| ++++++++++++++valid.cstr                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr                                                                                                        |
| +++++++++++++++ramloop[0].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                       |
| ++++++++++++++++v5.ram                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                |
| +++++++++counter                                                              |           | 1/4           | 0/8           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/counter                                                                                                                                                              |
| ++++++++++comp2.core_instance2                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/counter/comp2.core_instance2                                                                                                                                         |
| +++++++++++BU2                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/counter/comp2.core_instance2/BU2                                                                                                                                     |
| ++++++++++++U0                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/counter/comp2.core_instance2/BU2/U0                                                                                                                                  |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                    |
| ++++++++++++++the_addsub                                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                         |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                           |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                         |
| ++++++++++++++++++fd                                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_b_54fc59f010/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                      |
| ++++++++delay_lo_26c550428d                                                   |           | 0/4           | 0/8           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d                                                                                                                                                                     |
| +++++++++bram                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/bram                                                                                                                                                                |
| ++++++++++comp3.core_instance3                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/bram/comp3.core_instance3                                                                                                                                           |
| +++++++++++BU2                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/bram/comp3.core_instance3/BU2                                                                                                                                       |
| ++++++++++++U0                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/bram/comp3.core_instance3/BU2/U0                                                                                                                                    |
| +++++++++++++blk_mem_generator                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/bram/comp3.core_instance3/BU2/U0/blk_mem_generator                                                                                                                  |
| ++++++++++++++valid.cstr                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr                                                                                                       |
| +++++++++++++++ramloop[0].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                      |
| ++++++++++++++++v5.ram                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                               |
| +++++++++counter                                                              |           | 1/4           | 0/8           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/counter                                                                                                                                                             |
| ++++++++++comp2.core_instance2                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/counter/comp2.core_instance2                                                                                                                                        |
| +++++++++++BU2                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/counter/comp2.core_instance2/BU2                                                                                                                                    |
| ++++++++++++U0                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/counter/comp2.core_instance2/BU2/U0                                                                                                                                 |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| ++++++++++++++the_addsub                                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| ++++++++++++++++++fd                                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/delay_lo_26c550428d/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++mux                                                                   |           | 7/7           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 7/7           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_01_62d41deb8e/mux1                                                                                                                                                                                    |
| +++++++biplex_commutator_23_f2ff46cb20                                        |           | 0/48          | 0/77          | 0/59          | 0/16          | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/counter                                                                                                                                                                                 |
| +++++++++comp2.core_instance2                                                 |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/counter/comp2.core_instance2                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/counter/comp2.core_instance2/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/counter/comp2.core_instance2/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay                                                                 |           | 0/16          | 0/16          | 0/16          | 0/16          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/16          | 0/16          | 0/16          | 0/16          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                      |
| ++++++++++complete_ones.srl17e_array[0].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[10].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[10].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[11].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[11].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[12].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[12].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[13].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[13].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[14].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[14].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[1].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[2].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[3].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[4].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[5].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[6].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[7].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[7].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[8].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[8].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[9].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[9].delay_comp                                                                                                             |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                              |
| ++++++++delay_b_e76cf0c343                                                    |           | 0/4           | 0/8           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_b_e76cf0c343                                                                                                                                                                      |
| +++++++++counter                                                              |           | 1/4           | 0/8           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_b_e76cf0c343/counter                                                                                                                                                              |
| ++++++++++comp2.core_instance2                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_b_e76cf0c343/counter/comp2.core_instance2                                                                                                                                         |
| +++++++++++BU2                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_b_e76cf0c343/counter/comp2.core_instance2/BU2                                                                                                                                     |
| ++++++++++++U0                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_b_e76cf0c343/counter/comp2.core_instance2/BU2/U0                                                                                                                                  |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_b_e76cf0c343/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                    |
| ++++++++++++++the_addsub                                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_b_e76cf0c343/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                         |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_b_e76cf0c343/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_b_e76cf0c343/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                           |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_b_e76cf0c343/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                         |
| ++++++++++++++++++fd                                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_b_e76cf0c343/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                      |
| ++++++++delay_lo_6d81c4800a                                                   |           | 0/4           | 0/8           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a                                                                                                                                                                     |
| +++++++++bram                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/bram                                                                                                                                                                |
| ++++++++++comp3.core_instance3                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/bram/comp3.core_instance3                                                                                                                                           |
| +++++++++++BU2                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/bram/comp3.core_instance3/BU2                                                                                                                                       |
| ++++++++++++U0                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/bram/comp3.core_instance3/BU2/U0                                                                                                                                    |
| +++++++++++++blk_mem_generator                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/bram/comp3.core_instance3/BU2/U0/blk_mem_generator                                                                                                                  |
| ++++++++++++++valid.cstr                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr                                                                                                       |
| +++++++++++++++ramloop[0].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                      |
| ++++++++++++++++v5.ram                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                               |
| +++++++++counter                                                              |           | 1/4           | 0/8           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/counter                                                                                                                                                             |
| ++++++++++comp2.core_instance2                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/counter/comp2.core_instance2                                                                                                                                        |
| +++++++++++BU2                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/counter/comp2.core_instance2/BU2                                                                                                                                    |
| ++++++++++++U0                                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/counter/comp2.core_instance2/BU2/U0                                                                                                                                 |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| ++++++++++++++the_addsub                                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| ++++++++++++++++++fd                                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/delay_lo_6d81c4800a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++mux                                                                   |           | 10/10         | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 10/10         | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_23_f2ff46cb20/mux1                                                                                                                                                                                    |
| +++++++biplex_commutator_ac_2ca5bf992f                                        |           | 0/64          | 0/95          | 0/74          | 0/31          | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/counter                                                                                                                                                                                 |
| +++++++++comp3.core_instance3                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/counter/comp3.core_instance3                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/counter/comp3.core_instance3/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/counter/comp3.core_instance3/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay                                                                 |           | 0/31          | 0/31          | 0/31          | 0/31          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/31          | 0/31          | 0/31          | 0/31          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                      |
| ++++++++++complete_ones.srl17e_array[0].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[10].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[10].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[11].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[11].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[12].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[12].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[13].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[13].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[14].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[14].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[15].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[15].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[16].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[16].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[17].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[17].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[18].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[18].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[19].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[19].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[1].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[20].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[20].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[21].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[21].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[22].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[22].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[23].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[23].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[24].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[24].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[25].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[25].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[26].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[26].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[27].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[27].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[28].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[28].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[29].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[29].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[2].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[3].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[4].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[5].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[6].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[7].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[7].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[8].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[8].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[9].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[9].delay_comp                                                                                                             |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                              |
| ++++++++delay_b_fc95f0b354                                                    |           | 0/5           | 0/9           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_b_fc95f0b354                                                                                                                                                                      |
| +++++++++counter                                                              |           | 1/5           | 0/9           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/counter                                                                                                                                                              |
| ++++++++++comp3.core_instance3                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/counter/comp3.core_instance3                                                                                                                                         |
| +++++++++++BU2                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2                                                                                                                                     |
| ++++++++++++U0                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/U0                                                                                                                                  |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                    |
| ++++++++++++++the_addsub                                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                         |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                           |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                         |
| ++++++++++++++++++fd                                                          |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                      |
| ++++++++delay_lo_77987b84e8                                                   |           | 0/5           | 0/9           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8                                                                                                                                                                     |
| +++++++++bram                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/bram                                                                                                                                                                |
| ++++++++++comp4.core_instance4                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/bram/comp4.core_instance4                                                                                                                                           |
| +++++++++++BU2                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/bram/comp4.core_instance4/BU2                                                                                                                                       |
| ++++++++++++U0                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/bram/comp4.core_instance4/BU2/U0                                                                                                                                    |
| +++++++++++++blk_mem_generator                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator                                                                                                                  |
| ++++++++++++++valid.cstr                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr                                                                                                       |
| +++++++++++++++ramloop[0].ram.r                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                      |
| ++++++++++++++++v5.ram                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                               |
| +++++++++counter                                                              |           | 1/5           | 0/9           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/counter                                                                                                                                                             |
| ++++++++++comp3.core_instance3                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/counter/comp3.core_instance3                                                                                                                                        |
| +++++++++++BU2                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2                                                                                                                                    |
| ++++++++++++U0                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/U0                                                                                                                                 |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| ++++++++++++++the_addsub                                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| ++++++++++++++++++fd                                                          |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++mux                                                                   |           | 10/10         | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 9/9           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_ac_2ca5bf992f/mux1                                                                                                                                                                                    |
| +++++++biplex_commutator_bd_3eb9bf3106                                        |           | 0/71          | 0/95          | 0/74          | 0/31          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/counter                                                                                                                                                                                 |
| +++++++++comp3.core_instance3                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/counter/comp3.core_instance3                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/counter/comp3.core_instance3/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/counter/comp3.core_instance3/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay                                                                 |           | 0/31          | 0/31          | 0/31          | 0/31          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/31          | 0/31          | 0/31          | 0/31          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                      |
| ++++++++++complete_ones.srl17e_array[0].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[10].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[10].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[11].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[11].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[12].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[12].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[13].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[13].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[14].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[14].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[15].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[15].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[16].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[16].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[17].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[17].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[18].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[18].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[19].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[19].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[1].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[20].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[20].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[21].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[21].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[22].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[22].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[23].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[23].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[24].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[24].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[25].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[25].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[26].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[26].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[27].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[27].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[28].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[28].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[29].delay_comp                           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[29].delay_comp                                                                                                            |
| ++++++++++complete_ones.srl17e_array[2].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[3].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[4].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[5].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[6].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[7].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[7].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[8].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[8].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[9].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[9].delay_comp                                                                                                             |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                              |
| ++++++++delay_b_fc95f0b354                                                    |           | 0/5           | 0/9           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_b_fc95f0b354                                                                                                                                                                      |
| +++++++++counter                                                              |           | 1/5           | 0/9           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/counter                                                                                                                                                              |
| ++++++++++comp3.core_instance3                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/counter/comp3.core_instance3                                                                                                                                         |
| +++++++++++BU2                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2                                                                                                                                     |
| ++++++++++++U0                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/U0                                                                                                                                  |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                    |
| ++++++++++++++the_addsub                                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                         |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                           |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                         |
| ++++++++++++++++++fd                                                          |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_b_fc95f0b354/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                      |
| ++++++++delay_lo_77987b84e8                                                   |           | 0/5           | 0/9           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_lo_77987b84e8                                                                                                                                                                     |
| +++++++++counter                                                              |           | 1/5           | 0/9           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/counter                                                                                                                                                             |
| ++++++++++comp3.core_instance3                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/counter/comp3.core_instance3                                                                                                                                        |
| +++++++++++BU2                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2                                                                                                                                    |
| ++++++++++++U0                                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/U0                                                                                                                                 |
| +++++++++++++i_baseblox.i_baseblox_counter                                    |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| ++++++++++++++the_addsub                                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| +++++++++++++++no_pipelining.the_addsub                                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| ++++++++++++++++i_lut6.i_lut6_addsub                                          |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| +++++++++++++++++i_q.i_simple.qreg                                            |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| ++++++++++++++++++fd                                                          |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/delay_lo_77987b84e8/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++mux                                                                   |           | 13/13         | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 13/13         | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/quadplex_commutator_262766872e/biplex_commutator_bd_3eb9bf3106/mux1                                                                                                                                                                                    |
| ++++++r4_butterfly_bb1510c086                                                 |           | 0/50          | 0/170         | 0/168         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086                            
                                                                                                                                                                                                   |
| +++++++butterfly0_6f5feb3631                                                  |           | 0/12          | 0/40          | 0/40          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly0_6f5feb3631      
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly0_6f5feb3631/add_im                                                                                                                                                                                                   |
| ++++++++add_re                                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly0_6f5feb3631/add_re                                                                                                                                                                                                   |
| ++++++++sub_im                                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly0_6f5feb3631/sub_im                                                                                                                                                                                                   |
| ++++++++sub_re                                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly0_6f5feb3631/sub_re                                                                                                                                                                                                   |
| +++++++butterfly1_7fd0666490                                                  |           | 0/13          | 0/41          | 0/40          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7fd0666490      
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7fd0666490/add_im                                                                                                                                                                                                   |
| ++++++++add_re                                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7fd0666490/add_re                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7fd0666490/delay
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7fd0666490/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                       |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7fd0666490/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                               |
| ++++++++sub_im                                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7fd0666490/sub_im                                                                                                                                                                                                   |
| ++++++++sub_re                                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly1_7fd0666490/sub_re                                                                                                                                                                                                   |
| +++++++butterfly2_3774d12e04                                                  |           | 0/12          | 0/44          | 0/44          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly2_3774d12e04      
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly2_3774d12e04/add_im                                                                                                                                                                                                   |
| ++++++++add_re                                                                |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly2_3774d12e04/add_re                                                                                                                                                                                                   |
| ++++++++sub_im                                                                |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly2_3774d12e04/sub_im                                                                                                                                                                                                   |
| ++++++++sub_re                                                                |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly2_3774d12e04/sub_re                                                                                                                                                                                                   |
| +++++++butterfly3j_857f216018                                                 |           | 0/13          | 0/45          | 0/44          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_857f216018     
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_857f216018/add_im                                                                                                                                                                                                  |
| ++++++++add_re                                                                |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_857f216018/add_re                                                                                                                                                                                                  |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_857f216018/delay                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_857f216018/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                      |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_857f216018/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                              |
| ++++++++sub_im                                                                |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_857f216018/sub_im                                                                                                                                                                                                  |
| ++++++++sub_re                                                                |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_1_36070de08f/r4_butterfly_bb1510c086/butterfly3j_857f216018/sub_re                                                                                                                                                                                                  |
| +++++r4_dit_stage_2_1a9931e6f1                                                |           | 0/540         | 0/1208        | 0/710         | 0/43          | 0/8       | 0/9     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1                                                    
                                                                                                                                                                                                   |
| ++++++quadplex_commutator_faeb218c71                                          |           | 0/215         | 0/330         | 0/240         | 0/20          | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71                     
                                                                                                                                                                                                   |
| +++++++biplex_commutator_01_ded833414d                                        |           | 0/49          | 0/75          | 0/53          | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/counter                                                                                                                                                                                 |
| +++++++++comp4.core_instance4                                                 |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/counter/comp4.core_instance4                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/counter/comp4.core_instance4/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/counter/comp4.core_instance4/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay_b_7978f90115                                                    |           | 0/8           | 0/12          | 0/4           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115                                                                                                                                                                      |
| +++++++++delay_im_cc3d63fda2                                                  |           | 0/4           | 0/6           | 0/2           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2                                                                                                                                                  |
| ++++++++++bram                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/bram                                                                                                                                             |
| +++++++++++comp5.core_instance5                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/bram/comp5.core_instance5                                                                                                                        |
| ++++++++++++BU2                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2                                                                                                                    |
| +++++++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0                                                                                                                 |
| ++++++++++++++blk_mem_generator                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0/blk_mem_generator                                                                                               |
| +++++++++++++++valid.cstr                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr                                                                                    |
| ++++++++++++++++ramloop[0].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                   |
| +++++++++++++++++v5.ram                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                            |
| ++++++++++counter                                                             |           | 1/4           | 0/6           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/counter                                                                                                                                          |
| +++++++++++comp4.core_instance4                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/counter/comp4.core_instance4                                                                                                                     |
| ++++++++++++BU2                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2                                                                                                                 |
| +++++++++++++U0                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0                                                                                                              |
| ++++++++++++++i_baseblox.i_baseblox_counter                                   |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| +++++++++++++++the_addsub                                                     |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| ++++++++++++++++no_pipelining.the_addsub                                      |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| +++++++++++++++++i_lut6.i_lut6_addsub                                         |           | 1/3           | 0/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| ++++++++++++++++++i_q.i_simple.qreg                                           |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| +++++++++++++++++++fd                                                         |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| +++++++++delay_re_20df67da12                                                  |           | 0/4           | 0/6           | 0/2           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12                                                                                                                                                  |
| ++++++++++bram                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/bram                                                                                                                                             |
| +++++++++++comp5.core_instance5                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/bram/comp5.core_instance5                                                                                                                        |
| ++++++++++++BU2                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/bram/comp5.core_instance5/BU2                                                                                                                    |
| +++++++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/bram/comp5.core_instance5/BU2/U0                                                                                                                 |
| ++++++++++++++blk_mem_generator                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/bram/comp5.core_instance5/BU2/U0/blk_mem_generator                                                                                               |
| +++++++++++++++valid.cstr                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/bram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr                                                                                    |
| ++++++++++++++++ramloop[0].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/bram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                   |
| +++++++++++++++++v5.ram                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/bram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                            |
| ++++++++++counter                                                             |           | 1/4           | 0/6           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/counter                                                                                                                                          |
| +++++++++++comp4.core_instance4                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/counter/comp4.core_instance4                                                                                                                     |
| ++++++++++++BU2                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/counter/comp4.core_instance4/BU2                                                                                                                 |
| +++++++++++++U0                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0                                                                                                              |
| ++++++++++++++i_baseblox.i_baseblox_counter                                   |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| +++++++++++++++the_addsub                                                     |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| ++++++++++++++++no_pipelining.the_addsub                                      |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| +++++++++++++++++i_lut6.i_lut6_addsub                                         |           | 1/3           | 0/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| ++++++++++++++++++i_q.i_simple.qreg                                           |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| +++++++++++++++++++fd                                                         |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_b_7978f90115/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| ++++++++delay_lo_ef3b233400                                                   |           | 0/8           | 0/12          | 0/4           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400                                                                                                                                                                     |
| +++++++++delay_im_cc3d63fda2                                                  |           | 0/4           | 0/6           | 0/2           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2                                                                                                                                                 |
| ++++++++++bram                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/bram                                                                                                                                            |
| +++++++++++comp5.core_instance5                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/bram/comp5.core_instance5                                                                                                                       |
| ++++++++++++BU2                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2                                                                                                                   |
| +++++++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0                                                                                                                |
| ++++++++++++++blk_mem_generator                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0/blk_mem_generator                                                                                              |
| +++++++++++++++valid.cstr                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr                                                                                   |
| ++++++++++++++++ramloop[0].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                  |
| +++++++++++++++++v5.ram                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                           |
| ++++++++++counter                                                             |           | 1/4           | 0/6           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/counter                                                                                                                                         |
| +++++++++++comp4.core_instance4                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/counter/comp4.core_instance4                                                                                                                    |
| ++++++++++++BU2                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2                                                                                                                |
| +++++++++++++U0                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0                                                                                                             |
| ++++++++++++++i_baseblox.i_baseblox_counter                                   |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                               |
| +++++++++++++++the_addsub                                                     |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                    |
| ++++++++++++++++no_pipelining.the_addsub                                      |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                           |
| +++++++++++++++++i_lut6.i_lut6_addsub                                         |           | 1/3           | 0/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                      |
| ++++++++++++++++++i_q.i_simple.qreg                                           |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg    |
| +++++++++++++++++++fd                                                         |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd |
| +++++++++delay_re_20df67da12                                                  |           | 0/4           | 0/6           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12                                                                                                                                                 |
| ++++++++++counter                                                             |           | 1/4           | 0/6           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/counter                                                                                                                                         |
| +++++++++++comp4.core_instance4                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/counter/comp4.core_instance4                                                                                                                    |
| ++++++++++++BU2                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/counter/comp4.core_instance4/BU2                                                                                                                |
| +++++++++++++U0                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0                                                                                                             |
| ++++++++++++++i_baseblox.i_baseblox_counter                                   |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                               |
| +++++++++++++++the_addsub                                                     |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                    |
| ++++++++++++++++no_pipelining.the_addsub                                      |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                           |
| +++++++++++++++++i_lut6.i_lut6_addsub                                         |           | 1/3           | 0/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                      |
| ++++++++++++++++++i_q.i_simple.qreg                                           |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg    |
| +++++++++++++++++++fd                                                         |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/delay_lo_ef3b233400/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd |
| ++++++++mux                                                                   |           | 14/14         | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 16/16         | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_01_ded833414d/mux1                                                                                                                                                                                    |
| +++++++biplex_commutator_23_4c7f6cebf7                                        |           | 0/55          | 0/79          | 0/57          | 0/4           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/counter                                                                                                                                                                                 |
| +++++++++comp4.core_instance4                                                 |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/counter/comp4.core_instance4                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/counter/comp4.core_instance4/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/counter/comp4.core_instance4/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay                                                                 |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                      |
| ++++++++++complete_ones.srl17e_array[0].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[1].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[2].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp                                                                                                             |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                              |
| ++++++++delay_b_86e968c869                                                    |           | 0/8           | 0/12          | 0/4           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869                                                                                                                                                                      |
| +++++++++delay_im_cc3d63fda2                                                  |           | 0/4           | 0/6           | 0/2           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2                                                                                                                                                  |
| ++++++++++bram                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/bram                                                                                                                                             |
| +++++++++++comp5.core_instance5                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/bram/comp5.core_instance5                                                                                                                        |
| ++++++++++++BU2                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2                                                                                                                    |
| +++++++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0                                                                                                                 |
| ++++++++++++++blk_mem_generator                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0/blk_mem_generator                                                                                               |
| +++++++++++++++valid.cstr                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr                                                                                    |
| ++++++++++++++++ramloop[0].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                   |
| +++++++++++++++++v5.ram                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                            |
| ++++++++++counter                                                             |           | 1/4           | 0/6           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/counter                                                                                                                                          |
| +++++++++++comp4.core_instance4                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/counter/comp4.core_instance4                                                                                                                     |
| ++++++++++++BU2                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2                                                                                                                 |
| +++++++++++++U0                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0                                                                                                              |
| ++++++++++++++i_baseblox.i_baseblox_counter                                   |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| +++++++++++++++the_addsub                                                     |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| ++++++++++++++++no_pipelining.the_addsub                                      |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| +++++++++++++++++i_lut6.i_lut6_addsub                                         |           | 1/3           | 0/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| ++++++++++++++++++i_q.i_simple.qreg                                           |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| +++++++++++++++++++fd                                                         |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| +++++++++delay_re_20df67da12                                                  |           | 0/4           | 0/6           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12                                                                                                                                                  |
| ++++++++++counter                                                             |           | 1/4           | 0/6           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/counter                                                                                                                                          |
| +++++++++++comp4.core_instance4                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/counter/comp4.core_instance4                                                                                                                     |
| ++++++++++++BU2                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/counter/comp4.core_instance4/BU2                                                                                                                 |
| +++++++++++++U0                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0                                                                                                              |
| ++++++++++++++i_baseblox.i_baseblox_counter                                   |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| +++++++++++++++the_addsub                                                     |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| ++++++++++++++++no_pipelining.the_addsub                                      |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| +++++++++++++++++i_lut6.i_lut6_addsub                                         |           | 1/3           | 0/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| ++++++++++++++++++i_q.i_simple.qreg                                           |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| +++++++++++++++++++fd                                                         |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_b_86e968c869/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| ++++++++delay_lo_afbb456070                                                   |           | 0/8           | 0/12          | 0/4           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070                                                                                                                                                                     |
| +++++++++delay_im_cc3d63fda2                                                  |           | 0/4           | 0/6           | 0/2           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2                                                                                                                                                 |
| ++++++++++bram                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/bram                                                                                                                                            |
| +++++++++++comp5.core_instance5                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/bram/comp5.core_instance5                                                                                                                       |
| ++++++++++++BU2                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2                                                                                                                   |
| +++++++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0                                                                                                                |
| ++++++++++++++blk_mem_generator                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0/blk_mem_generator                                                                                              |
| +++++++++++++++valid.cstr                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr                                                                                   |
| ++++++++++++++++ramloop[0].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                  |
| +++++++++++++++++v5.ram                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/bram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                           |
| ++++++++++counter                                                             |           | 1/4           | 0/6           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/counter                                                                                                                                         |
| +++++++++++comp4.core_instance4                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/counter/comp4.core_instance4                                                                                                                    |
| ++++++++++++BU2                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2                                                                                                                |
| +++++++++++++U0                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0                                                                                                             |
| ++++++++++++++i_baseblox.i_baseblox_counter                                   |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                               |
| +++++++++++++++the_addsub                                                     |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                    |
| ++++++++++++++++no_pipelining.the_addsub                                      |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                           |
| +++++++++++++++++i_lut6.i_lut6_addsub                                         |           | 1/3           | 0/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                      |
| ++++++++++++++++++i_q.i_simple.qreg                                           |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg    |
| +++++++++++++++++++fd                                                         |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_im_cc3d63fda2/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd |
| +++++++++delay_re_20df67da12                                                  |           | 0/4           | 0/6           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12                                                                                                                                                 |
| ++++++++++counter                                                             |           | 1/4           | 0/6           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/counter                                                                                                                                         |
| +++++++++++comp4.core_instance4                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/counter/comp4.core_instance4                                                                                                                    |
| ++++++++++++BU2                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/counter/comp4.core_instance4/BU2                                                                                                                |
| +++++++++++++U0                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0                                                                                                             |
| ++++++++++++++i_baseblox.i_baseblox_counter                                   |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                               |
| +++++++++++++++the_addsub                                                     |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                    |
| ++++++++++++++++no_pipelining.the_addsub                                      |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                           |
| +++++++++++++++++i_lut6.i_lut6_addsub                                         |           | 1/3           | 0/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                      |
| ++++++++++++++++++i_q.i_simple.qreg                                           |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg    |
| +++++++++++++++++++fd                                                         |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/delay_lo_afbb456070/delay_re_20df67da12/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd |
| ++++++++mux                                                                   |           | 15/15         | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 17/17         | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_23_4c7f6cebf7/mux1                                                                                                                                                                                    |
| +++++++biplex_commutator_ac_6da9d0762c                                        |           | 0/57          | 0/88          | 0/65          | 0/8           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/counter                                                                                                                                                                                 |
| +++++++++comp1.core_instance1                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/counter/comp1.core_instance1                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/counter/comp1.core_instance1/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/counter/comp1.core_instance1/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay                                                                 |           | 0/8           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/8           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                      |
| ++++++++++complete_ones.srl17e_array[0].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[1].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[2].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[3].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[4].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[5].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[6].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp                                                                                                             |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                              |
| ++++++++delay_b_aa403b4208                                                    |           | 0/8           | 0/14          | 0/6           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208                                                                                                                                                                      |
| +++++++++delay_im_4893737a70                                                  |           | 0/4           | 0/7           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70                                                                                                                                                  |
| ++++++++++bram                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/bram                                                                                                                                             |
| +++++++++++comp6.core_instance6                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core_instance6                                                                                                                        |
| ++++++++++++BU2                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core_instance6/BU2                                                                                                                    |
| +++++++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core_instance6/BU2/U0                                                                                                                 |
| ++++++++++++++blk_mem_generator                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core_instance6/BU2/U0/blk_mem_generator                                                                                               |
| +++++++++++++++valid.cstr                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr                                                                                    |
| ++++++++++++++++ramloop[0].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                   |
| +++++++++++++++++v5.ram                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                            |
| ++++++++++counter                                                             |           | 1/4           | 0/7           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/counter                                                                                                                                          |
| +++++++++++comp5.core_instance5                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5                                                                                                                     |
| ++++++++++++BU2                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5/BU2                                                                                                                 |
| +++++++++++++U0                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0                                                                                                              |
| ++++++++++++++i_baseblox.i_baseblox_counter                                   |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| +++++++++++++++the_addsub                                                     |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| ++++++++++++++++no_pipelining.the_addsub                                      |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| +++++++++++++++++i_lut6.i_lut6_addsub                                         |           | 1/3           | 0/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| ++++++++++++++++++i_q.i_simple.qreg                                           |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| +++++++++++++++++++fd                                                         |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| +++++++++delay_re_748b4c7127                                                  |           | 0/4           | 0/7           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127                                                                                                                                                  |
| ++++++++++counter                                                             |           | 1/4           | 0/7           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/counter                                                                                                                                          |
| +++++++++++comp5.core_instance5                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5                                                                                                                     |
| ++++++++++++BU2                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5/BU2                                                                                                                 |
| +++++++++++++U0                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0                                                                                                              |
| ++++++++++++++i_baseblox.i_baseblox_counter                                   |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| +++++++++++++++the_addsub                                                     |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| ++++++++++++++++no_pipelining.the_addsub                                      |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| +++++++++++++++++i_lut6.i_lut6_addsub                                         |           | 1/3           | 0/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| ++++++++++++++++++i_q.i_simple.qreg                                           |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| +++++++++++++++++++fd                                                         |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| ++++++++delay_lo_ee502bd1f9                                                   |           | 0/8           | 0/14          | 0/6           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9                                                                                                                                                                     |
| +++++++++delay_im_4893737a70                                                  |           | 0/4           | 0/7           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70                                                                                                                                                 |
| ++++++++++bram                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/bram                                                                                                                                            |
| +++++++++++comp6.core_instance6                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/bram/comp6.core_instance6                                                                                                                       |
| ++++++++++++BU2                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/bram/comp6.core_instance6/BU2                                                                                                                   |
| +++++++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/bram/comp6.core_instance6/BU2/U0                                                                                                                |
| ++++++++++++++blk_mem_generator                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/bram/comp6.core_instance6/BU2/U0/blk_mem_generator                                                                                              |
| +++++++++++++++valid.cstr                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/bram/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr                                                                                   |
| ++++++++++++++++ramloop[0].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/bram/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                  |
| +++++++++++++++++v5.ram                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/bram/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                           |
| ++++++++++counter                                                             |           | 1/4           | 0/7           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/counter                                                                                                                                         |
| +++++++++++comp5.core_instance5                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5                                                                                                                    |
| ++++++++++++BU2                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5/BU2                                                                                                                |
| +++++++++++++U0                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0                                                                                                             |
| ++++++++++++++i_baseblox.i_baseblox_counter                                   |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter                                                                               |
| +++++++++++++++the_addsub                                                     |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                    |
| ++++++++++++++++no_pipelining.the_addsub                                      |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                           |
| +++++++++++++++++i_lut6.i_lut6_addsub                                         |           | 1/3           | 0/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                      |
| ++++++++++++++++++i_q.i_simple.qreg                                           |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg    |
| +++++++++++++++++++fd                                                         |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd |
| +++++++++delay_re_748b4c7127                                                  |           | 0/4           | 0/7           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127                                                                                                                                                 |
| ++++++++++counter                                                             |           | 1/4           | 0/7           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter                                                                                                                                         |
| +++++++++++comp5.core_instance5                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5                                                                                                                    |
| ++++++++++++BU2                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5/BU2                                                                                                                |
| +++++++++++++U0                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0                                                                                                             |
| ++++++++++++++i_baseblox.i_baseblox_counter                                   |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter                                                                               |
| +++++++++++++++the_addsub                                                     |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                    |
| ++++++++++++++++no_pipelining.the_addsub                                      |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                           |
| +++++++++++++++++i_lut6.i_lut6_addsub                                         |           | 1/3           | 0/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                      |
| ++++++++++++++++++i_q.i_simple.qreg                                           |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg    |
| +++++++++++++++++++fd                                                         |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd |
| ++++++++mux                                                                   |           | 16/16         | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 14/14         | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_ac_6da9d0762c/mux1                                                                                                                                                                                    |
| +++++++biplex_commutator_bd_d268060baa                                        |           | 0/54          | 0/88          | 0/65          | 0/8           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/counter                                                                                                                                                                                 |
| +++++++++comp1.core_instance1                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/counter/comp1.core_instance1                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/counter/comp1.core_instance1/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/counter/comp1.core_instance1/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay                                                                 |           | 0/8           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/8           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                      |
| ++++++++++complete_ones.srl17e_array[0].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[1].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[2].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[3].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[4].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[5].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp                                                                                                             |
| ++++++++++complete_ones.srl17e_array[6].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp                                                                                                             |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                              |
| ++++++++delay_b_aa403b4208                                                    |           | 0/8           | 0/14          | 0/6           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208                                                                                                                                                                      |
| +++++++++delay_im_4893737a70                                                  |           | 0/4           | 0/7           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70                                                                                                                                                  |
| ++++++++++bram                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/bram                                                                                                                                             |
| +++++++++++comp6.core_instance6                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core_instance6                                                                                                                        |
| ++++++++++++BU2                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core_instance6/BU2                                                                                                                    |
| +++++++++++++U0                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core_instance6/BU2/U0                                                                                                                 |
| ++++++++++++++blk_mem_generator                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core_instance6/BU2/U0/blk_mem_generator                                                                                               |
| +++++++++++++++valid.cstr                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr                                                                                    |
| ++++++++++++++++ramloop[0].ram.r                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                   |
| +++++++++++++++++v5.ram                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/bram/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                            |
| ++++++++++counter                                                             |           | 1/4           | 0/7           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/counter                                                                                                                                          |
| +++++++++++comp5.core_instance5                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5                                                                                                                     |
| ++++++++++++BU2                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5/BU2                                                                                                                 |
| +++++++++++++U0                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0                                                                                                              |
| ++++++++++++++i_baseblox.i_baseblox_counter                                   |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| +++++++++++++++the_addsub                                                     |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| ++++++++++++++++no_pipelining.the_addsub                                      |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| +++++++++++++++++i_lut6.i_lut6_addsub                                         |           | 1/3           | 0/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| ++++++++++++++++++i_q.i_simple.qreg                                           |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| +++++++++++++++++++fd                                                         |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| +++++++++delay_re_748b4c7127                                                  |           | 0/4           | 0/7           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127                                                                                                                                                  |
| ++++++++++counter                                                             |           | 1/4           | 0/7           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/counter                                                                                                                                          |
| +++++++++++comp5.core_instance5                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5                                                                                                                     |
| ++++++++++++BU2                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5/BU2                                                                                                                 |
| +++++++++++++U0                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0                                                                                                              |
| ++++++++++++++i_baseblox.i_baseblox_counter                                   |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| +++++++++++++++the_addsub                                                     |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| ++++++++++++++++no_pipelining.the_addsub                                      |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| +++++++++++++++++i_lut6.i_lut6_addsub                                         |           | 1/3           | 0/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| ++++++++++++++++++i_q.i_simple.qreg                                           |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| +++++++++++++++++++fd                                                         |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_b_aa403b4208/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| ++++++++delay_lo_ee502bd1f9                                                   |           | 0/8           | 0/14          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9                                                                                                                                                                     |
| +++++++++delay_im_4893737a70                                                  |           | 0/4           | 0/7           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70                                                                                                                                                 |
| ++++++++++counter                                                             |           | 1/4           | 0/7           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/counter                                                                                                                                         |
| +++++++++++comp5.core_instance5                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5                                                                                                                    |
| ++++++++++++BU2                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5/BU2                                                                                                                |
| +++++++++++++U0                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0                                                                                                             |
| ++++++++++++++i_baseblox.i_baseblox_counter                                   |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter                                                                               |
| +++++++++++++++the_addsub                                                     |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                    |
| ++++++++++++++++no_pipelining.the_addsub                                      |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                           |
| +++++++++++++++++i_lut6.i_lut6_addsub                                         |           | 1/3           | 0/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                      |
| ++++++++++++++++++i_q.i_simple.qreg                                           |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg    |
| +++++++++++++++++++fd                                                         |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_im_4893737a70/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd |
| +++++++++delay_re_748b4c7127                                                  |           | 0/4           | 0/7           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127                                                                                                                                                 |
| ++++++++++counter                                                             |           | 1/4           | 0/7           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter                                                                                                                                         |
| +++++++++++comp5.core_instance5                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5                                                                                                                    |
| ++++++++++++BU2                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5/BU2                                                                                                                |
| +++++++++++++U0                                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0                                                                                                             |
| ++++++++++++++i_baseblox.i_baseblox_counter                                   |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter                                                                               |
| +++++++++++++++the_addsub                                                     |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                    |
| ++++++++++++++++no_pipelining.the_addsub                                      |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                           |
| +++++++++++++++++i_lut6.i_lut6_addsub                                         |           | 1/3           | 0/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                      |
| ++++++++++++++++++i_q.i_simple.qreg                                           |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg    |
| +++++++++++++++++++fd                                                         |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/delay_lo_ee502bd1f9/delay_re_748b4c7127/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd |
| ++++++++mux                                                                   |           | 15/15         | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 12/12         | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/quadplex_commutator_faeb218c71/biplex_commutator_bd_d268060baa/mux1                                                                                                                                                                                    |
| ++++++r4_butterfly_d98f53dda4                                                 |           | 0/58          | 0/202         | 0/200         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4                            
                                                                                                                                                                                                   |
| +++++++butterfly0_e4ab8e7fb8                                                  |           | 0/12          | 0/48          | 0/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly0_e4ab8e7fb8      
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly0_e4ab8e7fb8/add_im                                                                                                                                                                                                   |
| ++++++++add_re                                                                |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly0_e4ab8e7fb8/add_re                                                                                                                                                                                                   |
| ++++++++sub_im                                                                |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly0_e4ab8e7fb8/sub_im                                                                                                                                                                                                   |
| ++++++++sub_re                                                                |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly0_e4ab8e7fb8/sub_re                                                                                                                                                                                                   |
| +++++++butterfly1_10e40369d0                                                  |           | 0/13          | 0/49          | 0/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10e40369d0      
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10e40369d0/add_im                                                                                                                                                                                                   |
| ++++++++add_re                                                                |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10e40369d0/add_re                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10e40369d0/delay
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10e40369d0/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                       |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10e40369d0/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                               |
| ++++++++sub_im                                                                |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10e40369d0/sub_im                                                                                                                                                                                                   |
| ++++++++sub_re                                                                |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly1_10e40369d0/sub_re                                                                                                                                                                                                   |
| +++++++butterfly2_3729a34a52                                                  |           | 0/16          | 0/52          | 0/52          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly2_3729a34a52      
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly2_3729a34a52/add_im                                                                                                                                                                                                   |
| ++++++++add_re                                                                |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly2_3729a34a52/add_re                                                                                                                                                                                                   |
| ++++++++sub_im                                                                |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly2_3729a34a52/sub_im                                                                                                                                                                                                   |
| ++++++++sub_re                                                                |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly2_3729a34a52/sub_re                                                                                                                                                                                                   |
| +++++++butterfly3j_a66adcb4d9                                                 |           | 0/17          | 0/53          | 0/52          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a66adcb4d9     
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a66adcb4d9/add_im                                                                                                                                                                                                  |
| ++++++++add_re                                                                |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a66adcb4d9/add_re                                                                                                                                                                                                  |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a66adcb4d9/delay                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a66adcb4d9/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                      |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a66adcb4d9/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                              |
| ++++++++sub_im                                                                |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a66adcb4d9/sub_im                                                                                                                                                                                                  |
| ++++++++sub_re                                                                |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_butterfly_d98f53dda4/butterfly3j_a66adcb4d9/sub_re                                                                                                                                                                                                  |
| ++++++r4_twiddle_509aef3b56                                                   |           | 0/267         | 0/676         | 0/270         | 0/23          | 0/0       | 0/9     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56                              
                                                                                                                                                                                                   |
| +++++++cmpy1_c4e84ca371                                                       |           | 0/76          | 0/197         | 0/100         | 0/23          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371             
                                                                                                                                                                                                   |
| ++++++++br_add_bi                                                             |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/br_add_bi   
                                                                                                                                                                                                   |
| ++++++++convert_im                                                            |           | 0/22          | 0/40          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_im  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/22          | 0/40          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_im/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/13          | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 13/13         | 18/18         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/4           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 4/4           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_im/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++convert_re                                                            |           | 0/14          | 0/40          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_re  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/14          | 0/40          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_re/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/5           | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 5/5           | 18/18         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/4           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 4/4           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_re/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/delay       
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                              |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                      |
| ++++++++delay1                                                                |           | 0/12          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/delay1      
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/12          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/delay1/srl_delay.synth_reg_srl_inst                                                                                                                                                                             |
| ++++++++++partial_one.last_srl17e                                             |           | 12/12         | 22/22         | 22/22         | 22/22         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                     |
| ++++++++imim                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/imim        
                                                                                                                                                                                                   |
| +++++++++comp1.core_instance1                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/imim/comp1.core_instance1                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/imim/comp1.core_instance1/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/imim/comp1.core_instance1/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rere                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/rere        
                                                                                                                                                                                                   |
| +++++++++comp1.core_instance1                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/rere/comp1.core_instance1                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/rere/comp1.core_instance1/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/rere/comp1.core_instance1/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rr_add_ii                                                             |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/rr_add_ii   
                                                                                                                                                                                                   |
| ++++++++rr_sub_ii                                                             |           | 11/11         | 36/36         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/rr_sub_ii   
                                                                                                                                                                                                   |
| ++++++++ss_sub_rrii                                                           |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/ss_sub_rrii 
                                                                                                                                                                                                   |
| ++++++++sumsum                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/sumsum      
                                                                                                                                                                                                   |
| +++++++++comp2.core_instance2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/sumsum/comp2.core_instance2                                                                                                                                                                                     |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/sumsum/comp2.core_instance2/BU2                                                                                                                                                                                 |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/sumsum/comp2.core_instance2/BU2/U0                                                                                                                                                                              |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model                                                                                                                                                        |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                               |
| ++++++++wr_add_wi                                                             |           | 3/3           | 10/10         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy1_c4e84ca371/wr_add_wi   
                                                                                                                                                                                                   |
| +++++++cmpy2_ec95a7d9de                                                       |           | 0/62          | 0/174         | 0/75          | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de             
                                                                                                                                                                                                   |
| ++++++++br_add_bi                                                             |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/br_add_bi   
                                                                                                                                                                                                   |
| ++++++++convert_im                                                            |           | 0/16          | 0/40          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_im  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/16          | 0/40          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_im/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/8           | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 8/8           | 18/18         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_im/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++convert_re                                                            |           | 0/15          | 0/40          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_re  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/15          | 0/40          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_re/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/6           | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 6/6           | 18/18         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/4           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 4/4           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_re/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++imim                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/imim        
                                                                                                                                                                                                   |
| +++++++++comp1.core_instance1                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/imim/comp1.core_instance1                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/imim/comp1.core_instance1/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/imim/comp1.core_instance1/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rere                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/rere        
                                                                                                                                                                                                   |
| +++++++++comp1.core_instance1                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/rere/comp1.core_instance1                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/rere/comp1.core_instance1/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/rere/comp1.core_instance1/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rr_add_ii                                                             |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/rr_add_ii   
                                                                                                                                                                                                   |
| ++++++++rr_sub_ii                                                             |           | 15/15         | 36/36         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/rr_sub_ii   
                                                                                                                                                                                                   |
| ++++++++ss_sub_rrii                                                           |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/ss_sub_rrii 
                                                                                                                                                                                                   |
| ++++++++sumsum                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/sumsum      
                                                                                                                                                                                                   |
| +++++++++comp2.core_instance2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/sumsum/comp2.core_instance2                                                                                                                                                                                     |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/sumsum/comp2.core_instance2/BU2                                                                                                                                                                                 |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/sumsum/comp2.core_instance2/BU2/U0                                                                                                                                                                              |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model                                                                                                                                                        |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                               |
| ++++++++wr_add_wi                                                             |           | 3/3           | 10/10         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy2_ec95a7d9de/wr_add_wi   
                                                                                                                                                                                                   |
| +++++++cmpy3_c59e6f184c                                                       |           | 0/62          | 0/174         | 0/78          | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c             
                                                                                                                                                                                                   |
| ++++++++br_add_bi                                                             |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/br_add_bi   
                                                                                                                                                                                                   |
| ++++++++convert_im                                                            |           | 0/14          | 0/40          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_im  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/14          | 0/40          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_im/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/6           | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 6/6           | 18/18         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_im/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++convert_re                                                            |           | 0/19          | 0/40          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_re  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/19          | 0/40          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_re/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/7           | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 7/7           | 18/18         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/7           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 7/7           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_re/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++imim                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/imim        
                                                                                                                                                                                                   |
| +++++++++comp1.core_instance1                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/imim/comp1.core_instance1                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/imim/comp1.core_instance1/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/imim/comp1.core_instance1/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rere                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/rere        
                                                                                                                                                                                                   |
| +++++++++comp1.core_instance1                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/rere/comp1.core_instance1                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/rere/comp1.core_instance1/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/rere/comp1.core_instance1/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rr_add_ii                                                             |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/rr_add_ii   
                                                                                                                                                                                                   |
| ++++++++rr_sub_ii                                                             |           | 13/13         | 36/36         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/rr_sub_ii   
                                                                                                                                                                                                   |
| ++++++++ss_sub_rrii                                                           |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/ss_sub_rrii 
                                                                                                                                                                                                   |
| ++++++++sumsum                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/sumsum      
                                                                                                                                                                                                   |
| +++++++++comp2.core_instance2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/sumsum/comp2.core_instance2                                                                                                                                                                                     |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/sumsum/comp2.core_instance2/BU2                                                                                                                                                                                 |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/sumsum/comp2.core_instance2/BU2/U0                                                                                                                                                                              |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model                                                                                                                                                        |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                               |
| ++++++++wr_add_wi                                                             |           | 3/3           | 10/10         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/cmpy3_c59e6f184c/wr_add_wi   
                                                                                                                                                                                                   |
| +++++++delay1                                                                 |           | 0/18          | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/delay1                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/18          | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/delay1/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 18/18         | 22/22         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++delay2                                                                 |           | 0/11          | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/delay2                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/11          | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/delay2/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 11/11         | 22/22         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++delay3                                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/delay3                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/delay3/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++delay4                                                                 |           | 0/9           | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/delay4                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/9           | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/delay4/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 9/9           | 22/22         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++delay5                                                                 |           | 0/10          | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/delay5                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/10          | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/delay5/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 10/10         | 22/22         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++twiddle_gen1_4cc7338556                                                |           | 0/7           | 0/15          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4cc7338556      
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4cc7338556/counter                                                                                                                                                                                                  |
| +++++++++comp1.core_instance1                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4cc7338556/counter/comp1.core_instance1                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4cc7338556/counter/comp1.core_instance1/BU2                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4cc7338556/counter/comp1.core_instance1/BU2/U0                                                                                                                                                                      |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4cc7338556/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4cc7338556/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4cc7338556/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4cc7338556/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4cc7338556/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4cc7338556/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| ++++++++mem_c                                                                 |           | 0/4           | 0/7           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4cc7338556/mem_c
                                                                                                                                                                                                   |
| +++++++++comp0.core_instance0                                                 |           | 0/4           | 0/7           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4cc7338556/mem_c/comp0.core_instance0                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/4           | 0/7           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4cc7338556/mem_c/comp0.core_instance0/BU2                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/4           | 0/7           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4cc7338556/mem_c/comp0.core_instance0/BU2/U0                                                                                                                                                                        |
| ++++++++++++gen_rom.rom_inst                                                  |           | 4/4           | 7/7           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen1_4cc7338556/mem_c/comp0.core_instance0/BU2/U0/gen_rom.rom_inst                                                                                                                                                       |
| +++++++twiddle_gen2_6e2acf61e4                                                |           | 0/6           | 0/13          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e2acf61e4      
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e2acf61e4/counter                                                                                                                                                                                                  |
| +++++++++comp1.core_instance1                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e2acf61e4/counter/comp1.core_instance1                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e2acf61e4/counter/comp1.core_instance1/BU2                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e2acf61e4/counter/comp1.core_instance1/BU2/U0                                                                                                                                                                      |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e2acf61e4/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e2acf61e4/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e2acf61e4/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e2acf61e4/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e2acf61e4/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e2acf61e4/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| ++++++++mem_c                                                                 |           | 0/3           | 0/5           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e2acf61e4/mem_c
                                                                                                                                                                                                   |
| +++++++++comp1.core_instance1                                                 |           | 0/3           | 0/5           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e2acf61e4/mem_c/comp1.core_instance1                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/3           | 0/5           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e2acf61e4/mem_c/comp1.core_instance1/BU2                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/3           | 0/5           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e2acf61e4/mem_c/comp1.core_instance1/BU2/U0                                                                                                                                                                        |
| ++++++++++++gen_rom.rom_inst                                                  |           | 3/3           | 5/5           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen2_6e2acf61e4/mem_c/comp1.core_instance1/BU2/U0/gen_rom.rom_inst                                                                                                                                                       |
| +++++++twiddle_gen3_7dbf20bc5c                                                |           | 0/5           | 0/14          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7dbf20bc5c      
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7dbf20bc5c/counter                                                                                                                                                                                                  |
| +++++++++comp1.core_instance1                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7dbf20bc5c/counter/comp1.core_instance1                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7dbf20bc5c/counter/comp1.core_instance1/BU2                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7dbf20bc5c/counter/comp1.core_instance1/BU2/U0                                                                                                                                                                      |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7dbf20bc5c/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7dbf20bc5c/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7dbf20bc5c/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7dbf20bc5c/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7dbf20bc5c/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7dbf20bc5c/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| ++++++++mem_c                                                                 |           | 0/2           | 0/6           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7dbf20bc5c/mem_c
                                                                                                                                                                                                   |
| +++++++++comp2.core_instance2                                                 |           | 0/2           | 0/6           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7dbf20bc5c/mem_c/comp2.core_instance2                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/2           | 0/6           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7dbf20bc5c/mem_c/comp2.core_instance2/BU2                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/2           | 0/6           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7dbf20bc5c/mem_c/comp2.core_instance2/BU2/U0                                                                                                                                                                        |
| ++++++++++++gen_rom.rom_inst                                                  |           | 2/2           | 6/6           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_2_1a9931e6f1/r4_twiddle_509aef3b56/twiddle_gen3_7dbf20bc5c/mem_c/comp2.core_instance2/BU2/U0/gen_rom.rom_inst                                                                                                                                                       |
| +++++r4_dit_stage_3_2e339e97dd                                                |           | 0/752         | 0/1575        | 0/1103        | 0/344         | 0/0       | 0/9     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd                                                    
                                                                                                                                                                                                   |
| ++++++quadplex_commutator_5766cb42d0                                          |           | 0/362         | 0/547         | 0/529         | 0/317         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0                     
                                                                                                                                                                                                   |
| +++++++biplex_commutator_01_04980bcfcc                                        |           | 0/69          | 0/109         | 0/105         | 0/52          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/counter                                                                                                                                                                                 |
| +++++++++comp5.core_instance5                                                 |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/counter/comp5.core_instance5                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/counter/comp5.core_instance5/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/counter/comp5.core_instance5/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/5           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 2/2           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay_b_29100ef262                                                    |           | 0/21          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/delay_b_29100ef262                                                                                                                                                                      |
| +++++++++slr                                                                  |           | 0/21          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/delay_b_29100ef262/slr                                                                                                                                                                  |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/21          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/delay_b_29100ef262/slr/srl_delay.synth_reg_srl_inst                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                                            |           | 21/21         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/delay_b_29100ef262/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                             |
| ++++++++delay_lo_2caa73f32b                                                   |           | 0/19          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/delay_lo_2caa73f32b                                                                                                                                                                     |
| +++++++++slr                                                                  |           | 0/19          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/delay_lo_2caa73f32b/slr                                                                                                                                                                 |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/19          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/delay_lo_2caa73f32b/slr/srl_delay.synth_reg_srl_inst                                                                                                                                    |
| +++++++++++partial_one.last_srl17e                                            |           | 19/19         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/delay_lo_2caa73f32b/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                            |
| ++++++++mux                                                                   |           | 13/13         | 26/26         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 13/13         | 26/26         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_01_04980bcfcc/mux1                                                                                                                                                                                    |
| +++++++biplex_commutator_23_e42bb62919                                        |           | 0/68          | 0/110         | 0/106         | 0/53          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/counter                                                                                                                                                                                 |
| +++++++++comp5.core_instance5                                                 |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/counter/comp5.core_instance5                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/counter/comp5.core_instance5/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/counter/comp5.core_instance5/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/5           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 2/2           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/delay                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                      |
| ++++++++++complete_ones.srl17e_array[0].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                                             |
| ++++++++delay_b_607ae1128b                                                    |           | 0/20          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/delay_b_607ae1128b                                                                                                                                                                      |
| +++++++++slr                                                                  |           | 0/20          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/delay_b_607ae1128b/slr                                                                                                                                                                  |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/20          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/delay_b_607ae1128b/slr/srl_delay.synth_reg_srl_inst                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                                            |           | 20/20         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/delay_b_607ae1128b/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                             |
| ++++++++delay_lo_81399f1f9a                                                   |           | 0/21          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/delay_lo_81399f1f9a                                                                                                                                                                     |
| +++++++++slr                                                                  |           | 0/21          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/delay_lo_81399f1f9a/slr                                                                                                                                                                 |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/21          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/delay_lo_81399f1f9a/slr/srl_delay.synth_reg_srl_inst                                                                                                                                    |
| +++++++++++partial_one.last_srl17e                                            |           | 21/21         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/delay_lo_81399f1f9a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                            |
| ++++++++mux                                                                   |           | 11/11         | 26/26         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 12/12         | 26/26         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_23_e42bb62919/mux1                                                                                                                                                                                    |
| +++++++biplex_commutator_ac_a42560e7f0                                        |           | 0/108         | 0/164         | 0/159         | 0/106         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/counter                                                                                                                                                                                 |
| +++++++++comp6.core_instance6                                                 |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/counter/comp6.core_instance6                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/counter/comp6.core_instance6/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/counter/comp6.core_instance6/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay                                                                 |           | 0/2           | 0/2           | 0/2           | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/delay                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/2           | 0/2           | 0/2           | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                      |
| ++++++++++complete_ones.srl17e_array[0].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                                             |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                              |
| ++++++++delay_b_d2b33b9d3c                                                    |           | 0/43          | 0/52          | 0/52          | 0/52          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/delay_b_d2b33b9d3c                                                                                                                                                                      |
| +++++++++slr                                                                  |           | 0/43          | 0/52          | 0/52          | 0/52          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/delay_b_d2b33b9d3c/slr                                                                                                                                                                  |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/43          | 0/52          | 0/52          | 0/52          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/delay_b_d2b33b9d3c/slr/srl_delay.synth_reg_srl_inst                                                                                                                                     |
| +++++++++++complete_ones.srl17e_array[0].delay_comp                           |           | 20/20         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/delay_b_d2b33b9d3c/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 23/23         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/delay_b_d2b33b9d3c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                             |
| ++++++++delay_lo_370e9a7b18                                                   |           | 0/35          | 0/52          | 0/52          | 0/52          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/delay_lo_370e9a7b18                                                                                                                                                                     |
| +++++++++slr                                                                  |           | 0/35          | 0/52          | 0/52          | 0/52          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/delay_lo_370e9a7b18/slr                                                                                                                                                                 |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/35          | 0/52          | 0/52          | 0/52          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/delay_lo_370e9a7b18/slr/srl_delay.synth_reg_srl_inst                                                                                                                                    |
| +++++++++++complete_ones.srl17e_array[0].delay_comp                           |           | 16/16         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/delay_lo_370e9a7b18/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                           |
| +++++++++++partial_one.last_srl17e                                            |           | 19/19         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/delay_lo_370e9a7b18/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                            |
| ++++++++mux                                                                   |           | 14/14         | 26/26         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 11/11         | 26/26         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_ac_a42560e7f0/mux1                                                                                                                                                                                    |
| +++++++biplex_commutator_bd_3158fb47e8                                        |           | 0/117         | 0/164         | 0/159         | 0/106         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/counter                                                                                                                                                                                 |
| +++++++++comp6.core_instance6                                                 |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/counter/comp6.core_instance6                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/counter/comp6.core_instance6/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/counter/comp6.core_instance6/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay                                                                 |           | 0/2           | 0/2           | 0/2           | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/delay                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/2           | 0/2           | 0/2           | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                      |
| ++++++++++complete_ones.srl17e_array[0].delay_comp                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                                             |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                              |
| ++++++++delay_b_d2b33b9d3c                                                    |           | 0/40          | 0/52          | 0/52          | 0/52          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/delay_b_d2b33b9d3c                                                                                                                                                                      |
| +++++++++slr                                                                  |           | 0/40          | 0/52          | 0/52          | 0/52          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/delay_b_d2b33b9d3c/slr                                                                                                                                                                  |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/40          | 0/52          | 0/52          | 0/52          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/delay_b_d2b33b9d3c/slr/srl_delay.synth_reg_srl_inst                                                                                                                                     |
| +++++++++++complete_ones.srl17e_array[0].delay_comp                           |           | 18/18         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/delay_b_d2b33b9d3c/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 22/22         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/delay_b_d2b33b9d3c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                             |
| ++++++++delay_lo_370e9a7b18                                                   |           | 0/39          | 0/52          | 0/52          | 0/52          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/delay_lo_370e9a7b18                                                                                                                                                                     |
| +++++++++slr                                                                  |           | 0/39          | 0/52          | 0/52          | 0/52          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/delay_lo_370e9a7b18/slr                                                                                                                                                                 |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/39          | 0/52          | 0/52          | 0/52          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/delay_lo_370e9a7b18/slr/srl_delay.synth_reg_srl_inst                                                                                                                                    |
| +++++++++++complete_ones.srl17e_array[0].delay_comp                           |           | 20/20         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/delay_lo_370e9a7b18/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                           |
| +++++++++++partial_one.last_srl17e                                            |           | 19/19         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/delay_lo_370e9a7b18/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                            |
| ++++++++mux                                                                   |           | 18/18         | 26/26         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 15/15         | 26/26         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/quadplex_commutator_5766cb42d0/biplex_commutator_bd_3158fb47e8/mux1                                                                                                                                                                                    |
| ++++++r4_butterfly_da33117be2                                                 |           | 0/66          | 0/234         | 0/232         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2                            
                                                                                                                                                                                                   |
| +++++++butterfly0_7236742b6e                                                  |           | 0/16          | 0/56          | 0/56          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly0_7236742b6e      
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly0_7236742b6e/add_im                                                                                                                                                                                                   |
| ++++++++add_re                                                                |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly0_7236742b6e/add_re                                                                                                                                                                                                   |
| ++++++++sub_im                                                                |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly0_7236742b6e/sub_im                                                                                                                                                                                                   |
| ++++++++sub_re                                                                |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly0_7236742b6e/sub_re                                                                                                                                                                                                   |
| +++++++butterfly1_a874a48525                                                  |           | 0/17          | 0/57          | 0/56          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a874a48525      
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a874a48525/add_im                                                                                                                                                                                                   |
| ++++++++add_re                                                                |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a874a48525/add_re                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a874a48525/delay
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a874a48525/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                       |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a874a48525/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                               |
| ++++++++sub_im                                                                |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a874a48525/sub_im                                                                                                                                                                                                   |
| ++++++++sub_re                                                                |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly1_a874a48525/sub_re                                                                                                                                                                                                   |
| +++++++butterfly2_558f6ef896                                                  |           | 0/16          | 0/60          | 0/60          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly2_558f6ef896      
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 4/4           | 15/15         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly2_558f6ef896/add_im                                                                                                                                                                                                   |
| ++++++++add_re                                                                |           | 4/4           | 15/15         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly2_558f6ef896/add_re                                                                                                                                                                                                   |
| ++++++++sub_im                                                                |           | 4/4           | 15/15         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly2_558f6ef896/sub_im                                                                                                                                                                                                   |
| ++++++++sub_re                                                                |           | 4/4           | 15/15         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly2_558f6ef896/sub_re                                                                                                                                                                                                   |
| +++++++butterfly3j_ace26e8d1a                                                 |           | 0/17          | 0/61          | 0/60          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_ace26e8d1a     
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 4/4           | 15/15         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_ace26e8d1a/add_im                                                                                                                                                                                                  |
| ++++++++add_re                                                                |           | 4/4           | 15/15         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_ace26e8d1a/add_re                                                                                                                                                                                                  |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_ace26e8d1a/delay                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_ace26e8d1a/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                      |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_ace26e8d1a/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                              |
| ++++++++sub_im                                                                |           | 4/4           | 15/15         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_ace26e8d1a/sub_im                                                                                                                                                                                                  |
| ++++++++sub_re                                                                |           | 4/4           | 15/15         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_butterfly_da33117be2/butterfly3j_ace26e8d1a/sub_re                                                                                                                                                                                                  |
| ++++++r4_twiddle_3751d89af1                                                   |           | 0/324         | 0/794         | 0/342         | 0/27          | 0/0       | 0/9     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1                              
                                                                                                                                                                                                   |
| +++++++cmpy1_807c125e96                                                       |           | 0/100         | 0/223         | 0/113         | 0/27          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96             
                                                                                                                                                                                                   |
| ++++++++br_add_bi                                                             |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/br_add_bi   
                                                                                                                                                                                                   |
| ++++++++convert_im                                                            |           | 0/27          | 0/46          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_im  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/27          | 0/46          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_im/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/16          | 0/20          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 16/16         | 20/20         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/5           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 5/5           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_im/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++convert_re                                                            |           | 0/19          | 0/46          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_re  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/19          | 0/46          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_re/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/8           | 0/20          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 8/8           | 20/20         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/5           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 5/5           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_re/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/delay       
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                              |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                      |
| ++++++++delay1                                                                |           | 0/18          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/delay1      
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/18          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/delay1/srl_delay.synth_reg_srl_inst                                                                                                                                                                             |
| ++++++++++partial_one.last_srl17e                                             |           | 18/18         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                     |
| ++++++++imim                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/imim        
                                                                                                                                                                                                   |
| +++++++++comp3.core_instance3                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/imim/comp3.core_instance3                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/imim/comp3.core_instance3/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/imim/comp3.core_instance3/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rere                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/rere        
                                                                                                                                                                                                   |
| +++++++++comp3.core_instance3                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/rere/comp3.core_instance3                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/rere/comp3.core_instance3/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/rere/comp3.core_instance3/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rr_add_ii                                                             |           | 5/5           | 20/20         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/rr_add_ii   
                                                                                                                                                                                                   |
| ++++++++rr_sub_ii                                                             |           | 18/18         | 40/40         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/rr_sub_ii   
                                                                                                                                                                                                   |
| ++++++++ss_sub_rrii                                                           |           | 5/5           | 20/20         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/ss_sub_rrii 
                                                                                                                                                                                                   |
| ++++++++sumsum                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/sumsum      
                                                                                                                                                                                                   |
| +++++++++comp4.core_instance4                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/sumsum/comp4.core_instance4                                                                                                                                                                                     |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/sumsum/comp4.core_instance4/BU2                                                                                                                                                                                 |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/sumsum/comp4.core_instance4/BU2/U0                                                                                                                                                                              |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model                                                                                                                                                        |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                               |
| ++++++++wr_add_wi                                                             |           | 3/3           | 10/10         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy1_807c125e96/wr_add_wi   
                                                                                                                                                                                                   |
| +++++++cmpy2_d3cec8edee                                                       |           | 0/86          | 0/196         | 0/88          | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee             
                                                                                                                                                                                                   |
| ++++++++br_add_bi                                                             |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/br_add_bi   
                                                                                                                                                                                                   |
| ++++++++convert_im                                                            |           | 0/26          | 0/46          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_im  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/26          | 0/46          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_im/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/10          | 0/20          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 10/10         | 20/20         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/10          | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 10/10         | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_im/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++convert_re                                                            |           | 0/30          | 0/46          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_re  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/30          | 0/46          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_re/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/16          | 0/20          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 16/16         | 20/20         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/8           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 8/8           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_re/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++imim                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/imim        
                                                                                                                                                                                                   |
| +++++++++comp3.core_instance3                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/imim/comp3.core_instance3                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/imim/comp3.core_instance3/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/imim/comp3.core_instance3/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rere                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/rere        
                                                                                                                                                                                                   |
| +++++++++comp3.core_instance3                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/rere/comp3.core_instance3                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/rere/comp3.core_instance3/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/rere/comp3.core_instance3/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rr_add_ii                                                             |           | 5/5           | 20/20         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/rr_add_ii   
                                                                                                                                                                                                   |
| ++++++++rr_sub_ii                                                             |           | 13/13         | 40/40         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/rr_sub_ii   
                                                                                                                                                                                                   |
| ++++++++ss_sub_rrii                                                           |           | 5/5           | 20/20         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/ss_sub_rrii 
                                                                                                                                                                                                   |
| ++++++++sumsum                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/sumsum      
                                                                                                                                                                                                   |
| +++++++++comp4.core_instance4                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/sumsum/comp4.core_instance4                                                                                                                                                                                     |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/sumsum/comp4.core_instance4/BU2                                                                                                                                                                                 |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/sumsum/comp4.core_instance4/BU2/U0                                                                                                                                                                              |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model                                                                                                                                                        |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                               |
| ++++++++wr_add_wi                                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy2_d3cec8edee/wr_add_wi   
                                                                                                                                                                                                   |
| +++++++cmpy3_937c7924be                                                       |           | 0/64          | 0/196         | 0/88          | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be             
                                                                                                                                                                                                   |
| ++++++++br_add_bi                                                             |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/br_add_bi   
                                                                                                                                                                                                   |
| ++++++++convert_im                                                            |           | 0/18          | 0/46          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_im  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/18          | 0/46          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_im/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/8           | 0/20          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 8/8           | 20/20         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_im/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++convert_re                                                            |           | 0/19          | 0/46          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_re  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/19          | 0/46          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_re/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/5           | 0/20          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 5/5           | 20/20         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/8           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 8/8           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_re/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++imim                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/imim        
                                                                                                                                                                                                   |
| +++++++++comp3.core_instance3                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/imim/comp3.core_instance3                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/imim/comp3.core_instance3/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/imim/comp3.core_instance3/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rere                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/rere        
                                                                                                                                                                                                   |
| +++++++++comp3.core_instance3                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/rere/comp3.core_instance3                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/rere/comp3.core_instance3/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/rere/comp3.core_instance3/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rr_add_ii                                                             |           | 5/5           | 20/20         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/rr_add_ii   
                                                                                                                                                                                                   |
| ++++++++rr_sub_ii                                                             |           | 10/10         | 40/40         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/rr_sub_ii   
                                                                                                                                                                                                   |
| ++++++++ss_sub_rrii                                                           |           | 5/5           | 20/20         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/ss_sub_rrii 
                                                                                                                                                                                                   |
| ++++++++sumsum                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/sumsum      
                                                                                                                                                                                                   |
| +++++++++comp4.core_instance4                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/sumsum/comp4.core_instance4                                                                                                                                                                                     |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/sumsum/comp4.core_instance4/BU2                                                                                                                                                                                 |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/sumsum/comp4.core_instance4/BU2/U0                                                                                                                                                                              |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model                                                                                                                                                        |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                               |
| ++++++++wr_add_wi                                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/cmpy3_937c7924be/wr_add_wi   
                                                                                                                                                                                                   |
| +++++++delay1                                                                 |           | 0/9           | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/delay1                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/9           | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/delay1/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 9/9           | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++delay2                                                                 |           | 0/11          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/delay2                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/11          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/delay2/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 11/11         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++delay3                                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/delay3                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/delay3/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++delay4                                                                 |           | 0/11          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/delay4                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/11          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/delay4/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 11/11         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++delay5                                                                 |           | 0/11          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/delay5                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/11          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/delay5/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 11/11         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++twiddle_gen1_d8b97c5223                                                |           | 0/9           | 0/24          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8b97c5223      
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8b97c5223/counter                                                                                                                                                                                                  |
| +++++++++comp1.core_instance1                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8b97c5223/counter/comp1.core_instance1                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8b97c5223/counter/comp1.core_instance1/BU2                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8b97c5223/counter/comp1.core_instance1/BU2/U0                                                                                                                                                                      |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8b97c5223/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8b97c5223/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8b97c5223/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8b97c5223/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8b97c5223/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8b97c5223/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| ++++++++mem_c                                                                 |           | 0/6           | 0/16          | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8b97c5223/mem_c
                                                                                                                                                                                                   |
| +++++++++comp3.core_instance3                                                 |           | 0/6           | 0/16          | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8b97c5223/mem_c/comp3.core_instance3                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/6           | 0/16          | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8b97c5223/mem_c/comp3.core_instance3/BU2                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/6           | 0/16          | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8b97c5223/mem_c/comp3.core_instance3/BU2/U0                                                                                                                                                                        |
| ++++++++++++gen_rom.rom_inst                                                  |           | 6/6           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen1_d8b97c5223/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst                                                                                                                                                       |
| +++++++twiddle_gen2_aab55de34e                                                |           | 0/10          | 0/25          | 0/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aab55de34e      
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aab55de34e/counter                                                                                                                                                                                                  |
| +++++++++comp1.core_instance1                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aab55de34e/counter/comp1.core_instance1                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aab55de34e/counter/comp1.core_instance1/BU2                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aab55de34e/counter/comp1.core_instance1/BU2/U0                                                                                                                                                                      |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aab55de34e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aab55de34e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aab55de34e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aab55de34e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aab55de34e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aab55de34e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| ++++++++mem_c                                                                 |           | 0/7           | 0/17          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aab55de34e/mem_c
                                                                                                                                                                                                   |
| +++++++++comp4.core_instance4                                                 |           | 0/7           | 0/17          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aab55de34e/mem_c/comp4.core_instance4                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/7           | 0/17          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aab55de34e/mem_c/comp4.core_instance4/BU2                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/7           | 0/17          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aab55de34e/mem_c/comp4.core_instance4/BU2/U0                                                                                                                                                                        |
| ++++++++++++gen_rom.rom_inst                                                  |           | 7/7           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen2_aab55de34e/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst                                                                                                                                                       |
| +++++++twiddle_gen3_3562354dc2                                                |           | 0/12          | 0/25          | 0/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3562354dc2      
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3562354dc2/counter                                                                                                                                                                                                  |
| +++++++++comp1.core_instance1                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3562354dc2/counter/comp1.core_instance1                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3562354dc2/counter/comp1.core_instance1/BU2                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3562354dc2/counter/comp1.core_instance1/BU2/U0                                                                                                                                                                      |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3562354dc2/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3562354dc2/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3562354dc2/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3562354dc2/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3562354dc2/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3562354dc2/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| ++++++++mem_c                                                                 |           | 0/9           | 0/17          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3562354dc2/mem_c
                                                                                                                                                                                                   |
| +++++++++comp5.core_instance5                                                 |           | 0/9           | 0/17          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3562354dc2/mem_c/comp5.core_instance5                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/9           | 0/17          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3562354dc2/mem_c/comp5.core_instance5/BU2                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/9           | 0/17          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3562354dc2/mem_c/comp5.core_instance5/BU2/U0                                                                                                                                                                        |
| ++++++++++++gen_rom.rom_inst                                                  |           | 9/9           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_3_2e339e97dd/r4_twiddle_3751d89af1/twiddle_gen3_3562354dc2/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst                                                                                                                                                       |
| +++++r4_dit_stage_4_fc2110268b                                                |           | 0/756         | 0/1593        | 0/1073        | 0/274         | 0/2       | 0/9     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b                                                    
                                                                                                                                                                                                   |
| ++++++quadplex_commutator_e1467df2f4                                          |           | 0/348         | 0/497         | 0/487         | 0/243         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4                     
                                                                                                                                                                                                   |
| +++++++biplex_commutator_01_eaac85949c                                        |           | 0/91          | 0/123         | 0/121         | 0/60          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/counter                                                                                                                                                                                 |
| +++++++++comp7.core_instance7                                                 |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/counter/comp7.core_instance7                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/counter/comp7.core_instance7/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/counter/comp7.core_instance7/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/2           | 0/3           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/1           | 0/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 1/1           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay_b_8bec184937                                                    |           | 0/25          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/delay_b_8bec184937                                                                                                                                                                      |
| +++++++++slr                                                                  |           | 0/25          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/delay_b_8bec184937/slr                                                                                                                                                                  |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/25          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/delay_b_8bec184937/slr/srl_delay.synth_reg_srl_inst                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                                            |           | 25/25         | 30/30         | 30/30         | 30/30         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/delay_b_8bec184937/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                             |
| ++++++++delay_lo_54c5874a47                                                   |           | 0/25          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/delay_lo_54c5874a47                                                                                                                                                                     |
| +++++++++slr                                                                  |           | 0/25          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/delay_lo_54c5874a47/slr                                                                                                                                                                 |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/25          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/delay_lo_54c5874a47/slr/srl_delay.synth_reg_srl_inst                                                                                                                                    |
| +++++++++++partial_one.last_srl17e                                            |           | 25/25         | 30/30         | 30/30         | 30/30         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/delay_lo_54c5874a47/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                            |
| ++++++++mux                                                                   |           | 21/21         | 30/30         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 18/18         | 30/30         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_01_eaac85949c/mux1                                                                                                                                                                                    |
| +++++++biplex_commutator_23_fff0f794e5                                        |           | 0/91          | 0/124         | 0/122         | 0/61          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/counter                                                                                                                                                                                 |
| +++++++++comp7.core_instance7                                                 |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/counter/comp7.core_instance7                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/counter/comp7.core_instance7/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/counter/comp7.core_instance7/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/2           | 0/3           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/1           | 0/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 1/1           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/delay                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                      |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                              |
| ++++++++delay_b_85a05e2346                                                    |           | 0/20          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/delay_b_85a05e2346                                                                                                                                                                      |
| +++++++++slr                                                                  |           | 0/20          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/delay_b_85a05e2346/slr                                                                                                                                                                  |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/20          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/delay_b_85a05e2346/slr/srl_delay.synth_reg_srl_inst                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                                            |           | 20/20         | 30/30         | 30/30         | 30/30         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/delay_b_85a05e2346/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                             |
| ++++++++delay_lo_4bf2fad737                                                   |           | 0/21          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/delay_lo_4bf2fad737                                                                                                                                                                     |
| +++++++++slr                                                                  |           | 0/21          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/delay_lo_4bf2fad737/slr                                                                                                                                                                 |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/21          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/delay_lo_4bf2fad737/slr/srl_delay.synth_reg_srl_inst                                                                                                                                    |
| +++++++++++partial_one.last_srl17e                                            |           | 21/21         | 30/30         | 30/30         | 30/30         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/delay_lo_4bf2fad737/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                            |
| ++++++++mux                                                                   |           | 18/18         | 30/30         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 29/29         | 30/30         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_23_fff0f794e5/mux1                                                                                                                                                                                    |
| +++++++biplex_commutator_ac_be619e3591                                        |           | 0/86          | 0/125         | 0/122         | 0/61          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/counter                                                                                                                                                                                 |
| +++++++++comp8.core_instance8                                                 |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/counter/comp8.core_instance8                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/counter/comp8.core_instance8/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/counter/comp8.core_instance8/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/2           | 0/4           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/1           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/delay                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                      |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                              |
| ++++++++delay_b_9f9ce9fb0d                                                    |           | 0/22          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/delay_b_9f9ce9fb0d                                                                                                                                                                      |
| +++++++++slr                                                                  |           | 0/22          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/delay_b_9f9ce9fb0d/slr                                                                                                                                                                  |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/22          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/delay_b_9f9ce9fb0d/slr/srl_delay.synth_reg_srl_inst                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                                            |           | 22/22         | 30/30         | 30/30         | 30/30         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/delay_b_9f9ce9fb0d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                             |
| ++++++++delay_lo_a4075e5827                                                   |           | 0/21          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/delay_lo_a4075e5827                                                                                                                                                                     |
| +++++++++slr                                                                  |           | 0/21          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/delay_lo_a4075e5827/slr                                                                                                                                                                 |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/21          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/delay_lo_a4075e5827/slr/srl_delay.synth_reg_srl_inst                                                                                                                                    |
| +++++++++++partial_one.last_srl17e                                            |           | 21/21         | 30/30         | 30/30         | 30/30         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/delay_lo_a4075e5827/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                            |
| ++++++++mux                                                                   |           | 19/19         | 30/30         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 21/21         | 30/30         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_ac_be619e3591/mux1                                                                                                                                                                                    |
| +++++++biplex_commutator_bd_2cc0407482                                        |           | 0/80          | 0/125         | 0/122         | 0/61          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/counter                                                                                                                                                                                 |
| +++++++++comp8.core_instance8                                                 |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/counter/comp8.core_instance8                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/counter/comp8.core_instance8/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/counter/comp8.core_instance8/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/2           | 0/4           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/1           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/delay                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                      |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                              |
| ++++++++delay_b_9f9ce9fb0d                                                    |           | 0/18          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/delay_b_9f9ce9fb0d                                                                                                                                                                      |
| +++++++++slr                                                                  |           | 0/18          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/delay_b_9f9ce9fb0d/slr                                                                                                                                                                  |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/18          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/delay_b_9f9ce9fb0d/slr/srl_delay.synth_reg_srl_inst                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                                            |           | 18/18         | 30/30         | 30/30         | 30/30         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/delay_b_9f9ce9fb0d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                             |
| ++++++++delay_lo_a4075e5827                                                   |           | 0/24          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/delay_lo_a4075e5827                                                                                                                                                                     |
| +++++++++slr                                                                  |           | 0/24          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/delay_lo_a4075e5827/slr                                                                                                                                                                 |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/24          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/delay_lo_a4075e5827/slr/srl_delay.synth_reg_srl_inst                                                                                                                                    |
| +++++++++++partial_one.last_srl17e                                            |           | 24/24         | 30/30         | 30/30         | 30/30         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/delay_lo_a4075e5827/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                            |
| ++++++++mux                                                                   |           | 20/20         | 30/30         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 15/15         | 30/30         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/quadplex_commutator_e1467df2f4/biplex_commutator_bd_2cc0407482/mux1                                                                                                                                                                                    |
| ++++++r4_butterfly_0ab8bacc2c                                                 |           | 0/74          | 0/266         | 0/264         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c                            
                                                                                                                                                                                                   |
| +++++++butterfly0_bb3478fb88                                                  |           | 0/16          | 0/64          | 0/64          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly0_bb3478fb88      
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly0_bb3478fb88/add_im                                                                                                                                                                                                   |
| ++++++++add_re                                                                |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly0_bb3478fb88/add_re                                                                                                                                                                                                   |
| ++++++++sub_im                                                                |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly0_bb3478fb88/sub_im                                                                                                                                                                                                   |
| ++++++++sub_re                                                                |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly0_bb3478fb88/sub_re                                                                                                                                                                                                   |
| +++++++butterfly1_48108caaa1                                                  |           | 0/17          | 0/65          | 0/64          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48108caaa1      
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48108caaa1/add_im                                                                                                                                                                                                   |
| ++++++++add_re                                                                |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48108caaa1/add_re                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48108caaa1/delay
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48108caaa1/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                       |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48108caaa1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                               |
| ++++++++sub_im                                                                |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48108caaa1/sub_im                                                                                                                                                                                                   |
| ++++++++sub_re                                                                |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly1_48108caaa1/sub_re                                                                                                                                                                                                   |
| +++++++butterfly2_03175731b5                                                  |           | 0/20          | 0/68          | 0/68          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly2_03175731b5      
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly2_03175731b5/add_im                                                                                                                                                                                                   |
| ++++++++add_re                                                                |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly2_03175731b5/add_re                                                                                                                                                                                                   |
| ++++++++sub_im                                                                |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly2_03175731b5/sub_im                                                                                                                                                                                                   |
| ++++++++sub_re                                                                |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly2_03175731b5/sub_re                                                                                                                                                                                                   |
| +++++++butterfly3j_bc72a40e93                                                 |           | 0/21          | 0/69          | 0/68          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_bc72a40e93     
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_bc72a40e93/add_im                                                                                                                                                                                                  |
| ++++++++add_re                                                                |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_bc72a40e93/add_re                                                                                                                                                                                                  |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_bc72a40e93/delay                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_bc72a40e93/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                      |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_bc72a40e93/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                              |
| ++++++++sub_im                                                                |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_bc72a40e93/sub_im                                                                                                                                                                                                  |
| ++++++++sub_re                                                                |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_butterfly_0ab8bacc2c/butterfly3j_bc72a40e93/sub_re                                                                                                                                                                                                  |
| ++++++r4_twiddle_f1f6e73f6c                                                   |           | 0/334         | 0/830         | 0/322         | 0/31          | 0/2       | 0/9     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c                              
                                                                                                                                                                                                   |
| +++++++cmpy1_f1024babbe                                                       |           | 0/101         | 0/249         | 0/127         | 0/31          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe             
                                                                                                                                                                                                   |
| ++++++++br_add_bi                                                             |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/br_add_bi   
                                                                                                                                                                                                   |
| ++++++++convert_im                                                            |           | 0/18          | 0/52          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_im  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/18          | 0/52          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_im/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/7           | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 7/7           | 22/22         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/5           | 0/15          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 5/5           | 15/15         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/4           | 0/15          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_im/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 4/4           | 15/15         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++convert_re                                                            |           | 0/23          | 0/52          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_re  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/23          | 0/52          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_re/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/12          | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 12/12         | 22/22         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/5           | 0/15          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 5/5           | 15/15         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/4           | 0/15          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_re/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 4/4           | 15/15         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/delay       
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                              |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                      |
| ++++++++delay1                                                                |           | 0/24          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/delay1      
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/24          | 0/30          | 0/30          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/delay1/srl_delay.synth_reg_srl_inst                                                                                                                                                                             |
| ++++++++++partial_one.last_srl17e                                             |           | 24/24         | 30/30         | 30/30         | 30/30         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                     |
| ++++++++imim                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/imim        
                                                                                                                                                                                                   |
| +++++++++comp5.core_instance5                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/imim/comp5.core_instance5                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/imim/comp5.core_instance5/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/imim/comp5.core_instance5/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rere                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/rere        
                                                                                                                                                                                                   |
| +++++++++comp5.core_instance5                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/rere/comp5.core_instance5                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/rere/comp5.core_instance5/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/rere/comp5.core_instance5/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rr_add_ii                                                             |           | 6/6           | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/rr_add_ii   
                                                                                                                                                                                                   |
| ++++++++rr_sub_ii                                                             |           | 16/16         | 44/44         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/rr_sub_ii   
                                                                                                                                                                                                   |
| ++++++++ss_sub_rrii                                                           |           | 6/6           | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/ss_sub_rrii 
                                                                                                                                                                                                   |
| ++++++++sumsum                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/sumsum      
                                                                                                                                                                                                   |
| +++++++++comp6.core_instance6                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/sumsum/comp6.core_instance6                                                                                                                                                                                     |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/sumsum/comp6.core_instance6/BU2                                                                                                                                                                                 |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/sumsum/comp6.core_instance6/BU2/U0                                                                                                                                                                              |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model                                                                                                                                                        |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                               |
| ++++++++wr_add_wi                                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy1_f1024babbe/wr_add_wi   
                                                                                                                                                                                                   |
| +++++++cmpy2_0fb3561415                                                       |           | 0/86          | 0/218         | 0/96          | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415             
                                                                                                                                                                                                   |
| ++++++++br_add_bi                                                             |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/br_add_bi   
                                                                                                                                                                                                   |
| ++++++++convert_im                                                            |           | 0/28          | 0/52          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_im  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/28          | 0/52          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_im/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/15          | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 15/15         | 22/22         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/7           | 0/15          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 7/7           | 15/15         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/4           | 0/15          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_im/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 4/4           | 15/15         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++convert_re                                                            |           | 0/26          | 0/52          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_re  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/26          | 0/52          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_re/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/12          | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 12/12         | 22/22         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/8           | 0/15          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 8/8           | 15/15         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/4           | 0/15          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_re/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 4/4           | 15/15         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++imim                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/imim        
                                                                                                                                                                                                   |
| +++++++++comp5.core_instance5                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/imim/comp5.core_instance5                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/imim/comp5.core_instance5/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/imim/comp5.core_instance5/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rere                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/rere        
                                                                                                                                                                                                   |
| +++++++++comp5.core_instance5                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/rere/comp5.core_instance5                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/rere/comp5.core_instance5/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/rere/comp5.core_instance5/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rr_add_ii                                                             |           | 6/6           | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/rr_add_ii   
                                                                                                                                                                                                   |
| ++++++++rr_sub_ii                                                             |           | 13/13         | 44/44         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/rr_sub_ii   
                                                                                                                                                                                                   |
| ++++++++ss_sub_rrii                                                           |           | 6/6           | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/ss_sub_rrii 
                                                                                                                                                                                                   |
| ++++++++sumsum                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/sumsum      
                                                                                                                                                                                                   |
| +++++++++comp6.core_instance6                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/sumsum/comp6.core_instance6                                                                                                                                                                                     |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/sumsum/comp6.core_instance6/BU2                                                                                                                                                                                 |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/sumsum/comp6.core_instance6/BU2/U0                                                                                                                                                                              |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model                                                                                                                                                        |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                               |
| ++++++++wr_add_wi                                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy2_0fb3561415/wr_add_wi   
                                                                                                                                                                                                   |
| +++++++cmpy3_a245edc9f1                                                       |           | 0/77          | 0/218         | 0/96          | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1             
                                                                                                                                                                                                   |
| ++++++++br_add_bi                                                             |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/br_add_bi   
                                                                                                                                                                                                   |
| ++++++++convert_im                                                            |           | 0/21          | 0/52          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_im  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/21          | 0/52          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_im/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/9           | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 9/9           | 22/22         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/6           | 0/15          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 6/6           | 15/15         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/4           | 0/15          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_im/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 4/4           | 15/15         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++convert_re                                                            |           | 0/23          | 0/52          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_re  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/23          | 0/52          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_re/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/8           | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 8/8           | 22/22         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/9           | 0/15          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 9/9           | 15/15         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/4           | 0/15          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_re/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 4/4           | 15/15         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++imim                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/imim        
                                                                                                                                                                                                   |
| +++++++++comp5.core_instance5                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/imim/comp5.core_instance5                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/imim/comp5.core_instance5/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/imim/comp5.core_instance5/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rere                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/rere        
                                                                                                                                                                                                   |
| +++++++++comp5.core_instance5                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/rere/comp5.core_instance5                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/rere/comp5.core_instance5/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/rere/comp5.core_instance5/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rr_add_ii                                                             |           | 6/6           | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/rr_add_ii   
                                                                                                                                                                                                   |
| ++++++++rr_sub_ii                                                             |           | 14/14         | 44/44         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/rr_sub_ii   
                                                                                                                                                                                                   |
| ++++++++ss_sub_rrii                                                           |           | 6/6           | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/ss_sub_rrii 
                                                                                                                                                                                                   |
| ++++++++sumsum                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/sumsum      
                                                                                                                                                                                                   |
| +++++++++comp6.core_instance6                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/sumsum/comp6.core_instance6                                                                                                                                                                                     |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/sumsum/comp6.core_instance6/BU2                                                                                                                                                                                 |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/sumsum/comp6.core_instance6/BU2/U0                                                                                                                                                                              |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model                                                                                                                                                        |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                               |
| ++++++++wr_add_wi                                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/cmpy3_a245edc9f1/wr_add_wi   
                                                                                                                                                                                                   |
| +++++++delay1                                                                 |           | 0/15          | 0/30          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/delay1                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/15          | 0/30          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/delay1/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 15/15         | 30/30         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++delay2                                                                 |           | 0/13          | 0/30          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/delay2                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/13          | 0/30          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/delay2/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 13/13         | 30/30         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++delay3                                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/delay3                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/delay3/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++delay4                                                                 |           | 0/15          | 0/30          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/delay4                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/15          | 0/30          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/delay4/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 15/15         | 30/30         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++delay5                                                                 |           | 0/17          | 0/30          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/delay5                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/17          | 0/30          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/delay5/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 17/17         | 30/30         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++twiddle_gen1_3a83a45804                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804      
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/counter                                                                                                                                                                                                  |
| +++++++++comp1.core_instance1                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/counter/comp1.core_instance1                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/counter/comp1.core_instance1/BU2                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/counter/comp1.core_instance1/BU2/U0                                                                                                                                                                      |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| ++++++++mem_c                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/mem_c
                                                                                                                                                                                                   |
| +++++++++comp6.core_instance6                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/mem_c/comp6.core_instance6                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/mem_c/comp6.core_instance6/BU2                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/mem_c/comp6.core_instance6/BU2/U0                                                                                                                                                                        |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator                                                                                                                                                      |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                           |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                          |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen1_3a83a45804/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                   |
| +++++++twiddle_gen2_25e549652a                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_25e549652a      
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_25e549652a/counter                                                                                                                                                                                                  |
| +++++++++comp1.core_instance1                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_25e549652a/counter/comp1.core_instance1                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_25e549652a/counter/comp1.core_instance1/BU2                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_25e549652a/counter/comp1.core_instance1/BU2/U0                                                                                                                                                                      |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_25e549652a/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_25e549652a/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_25e549652a/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_25e549652a/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_25e549652a/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen2_25e549652a/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| +++++++twiddle_gen3_af5898bf4e                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e      
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/counter                                                                                                                                                                                                  |
| +++++++++comp1.core_instance1                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/counter/comp1.core_instance1                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/counter/comp1.core_instance1/BU2                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/counter/comp1.core_instance1/BU2/U0                                                                                                                                                                      |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| ++++++++mem_c                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/mem_c
                                                                                                                                                                                                   |
| +++++++++comp8.core_instance8                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/mem_c/comp8.core_instance8                                                                                                                                                                               |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/mem_c/comp8.core_instance8/BU2                                                                                                                                                                           |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/mem_c/comp8.core_instance8/BU2/U0                                                                                                                                                                        |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator                                                                                                                                                      |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                           |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                          |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_4_fc2110268b/r4_twiddle_f1f6e73f6c/twiddle_gen3_af5898bf4e/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                   |
| +++++r4_dit_stage_5_cf41b9127c                                                |           | 0/737         | 0/1767        | 0/1061        | 0/174         | 0/1       | 0/9     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c                                                    
                                                                                                                                                                                                   |
| ++++++quadplex_commutator_d78550bc5d                                          |           | 0/320         | 0/553         | 0/415         | 0/139         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d                     
                                                                                                                                                                                                   |
| +++++++biplex_commutator_01_aa2e066db0                                        |           | 0/81          | 0/137         | 0/69          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_01_aa2e066db0                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_01_aa2e066db0/counter                                                                                                                                                                                 |
| ++++++++delay_b_333926c402                                                    |           | 0/20          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_01_aa2e066db0/delay_b_333926c402                                                                                                                                                                      |
| +++++++++slr                                                                  |           | 0/20          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_01_aa2e066db0/delay_b_333926c402/slr                                                                                                                                                                  |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/20          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_01_aa2e066db0/delay_b_333926c402/slr/srl_delay.synth_reg_srl_inst                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                                            |           | 20/20         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_01_aa2e066db0/delay_b_333926c402/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                             |
| ++++++++delay_lo_167ab02da7                                                   |           | 0/11          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_01_aa2e066db0/delay_lo_167ab02da7                                                                                                                                                                     |
| +++++++++slr                                                                  |           | 0/11          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_01_aa2e066db0/delay_lo_167ab02da7/slr                                                                                                                                                                 |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/11          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_01_aa2e066db0/delay_lo_167ab02da7/slr/srl_delay.synth_reg_srl_inst                                                                                                                                    |
| +++++++++++partial_one.last_srl17e                                            |           | 11/11         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_01_aa2e066db0/delay_lo_167ab02da7/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                            |
| ++++++++mux                                                                   |           | 19/19         | 34/34         | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_01_aa2e066db0/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 30/30         | 34/34         | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_01_aa2e066db0/mux1                                                                                                                                                                                    |
| +++++++biplex_commutator_23_4f62580056                                        |           | 0/64          | 0/138         | 0/70          | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_23_4f62580056                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_23_4f62580056/counter                                                                                                                                                                                 |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_23_4f62580056/delay                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_23_4f62580056/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                      |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_23_4f62580056/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                              |
| ++++++++delay_b_ff8f0a7ac7                                                    |           | 0/11          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_23_4f62580056/delay_b_ff8f0a7ac7                                                                                                                                                                      |
| +++++++++slr                                                                  |           | 0/11          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_23_4f62580056/delay_b_ff8f0a7ac7/slr                                                                                                                                                                  |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/11          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_23_4f62580056/delay_b_ff8f0a7ac7/slr/srl_delay.synth_reg_srl_inst                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                                            |           | 11/11         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_23_4f62580056/delay_b_ff8f0a7ac7/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                             |
| ++++++++delay_lo_9987c068de                                                   |           | 0/17          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_23_4f62580056/delay_lo_9987c068de                                                                                                                                                                     |
| +++++++++slr                                                                  |           | 0/17          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_23_4f62580056/delay_lo_9987c068de/slr                                                                                                                                                                 |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/17          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_23_4f62580056/delay_lo_9987c068de/slr/srl_delay.synth_reg_srl_inst                                                                                                                                    |
| +++++++++++partial_one.last_srl17e                                            |           | 17/17         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_23_4f62580056/delay_lo_9987c068de/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                            |
| ++++++++mux                                                                   |           | 17/17         | 34/34         | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_23_4f62580056/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 17/17         | 34/34         | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_23_4f62580056/mux1                                                                                                                                                                                    |
| +++++++biplex_commutator_ac_378fd9341a                                        |           | 0/86          | 0/139         | 0/138         | 0/69          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/counter                                                                                                                                                                                 |
| +++++++++comp9.core_instance9                                                 |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/counter/comp9.core_instance9                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/counter/comp9.core_instance9/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/counter/comp9.core_instance9/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/2           | 0/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/1           | 0/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/delay                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                      |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                              |
| ++++++++delay_b_38482719d8                                                    |           | 0/24          | 0/34          | 0/34          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/delay_b_38482719d8                                                                                                                                                                      |
| +++++++++slr                                                                  |           | 0/24          | 0/34          | 0/34          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/delay_b_38482719d8/slr                                                                                                                                                                  |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/24          | 0/34          | 0/34          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/delay_b_38482719d8/slr/srl_delay.synth_reg_srl_inst                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                                            |           | 24/24         | 34/34         | 34/34         | 34/34         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/delay_b_38482719d8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                             |
| ++++++++delay_lo_7c6666e9e7                                                   |           | 0/24          | 0/34          | 0/34          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/delay_lo_7c6666e9e7                                                                                                                                                                     |
| +++++++++slr                                                                  |           | 0/24          | 0/34          | 0/34          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/delay_lo_7c6666e9e7/slr                                                                                                                                                                 |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/24          | 0/34          | 0/34          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/delay_lo_7c6666e9e7/slr/srl_delay.synth_reg_srl_inst                                                                                                                                    |
| +++++++++++partial_one.last_srl17e                                            |           | 24/24         | 34/34         | 34/34         | 34/34         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/delay_lo_7c6666e9e7/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                            |
| ++++++++mux                                                                   |           | 16/16         | 34/34         | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 19/19         | 34/34         | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_ac_378fd9341a/mux1                                                                                                                                                                                    |
| +++++++biplex_commutator_bd_e182027a9d                                        |           | 0/89          | 0/139         | 0/138         | 0/69          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d                                                                                                                                                                                         |
| ++++++++counter                                                               |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/counter                                                                                                                                                                                 |
| +++++++++comp9.core_instance9                                                 |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/counter/comp9.core_instance9                                                                                                                                                            |
| ++++++++++BU2                                                                 |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/counter/comp9.core_instance9/BU2                                                                                                                                                        |
| +++++++++++U0                                                                 |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/counter/comp9.core_instance9/BU2/U0                                                                                                                                                     |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                       |
| +++++++++++++the_addsub                                                       |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/2           | 0/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                              |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/1           | 0/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                            |
| +++++++++++++++++fd                                                           |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                         |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/delay                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                      |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                              |
| ++++++++delay_b_38482719d8                                                    |           | 0/26          | 0/34          | 0/34          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/delay_b_38482719d8                                                                                                                                                                      |
| +++++++++slr                                                                  |           | 0/26          | 0/34          | 0/34          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/delay_b_38482719d8/slr                                                                                                                                                                  |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/26          | 0/34          | 0/34          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/delay_b_38482719d8/slr/srl_delay.synth_reg_srl_inst                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                                            |           | 26/26         | 34/34         | 34/34         | 34/34         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/delay_b_38482719d8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                             |
| ++++++++delay_lo_7c6666e9e7                                                   |           | 0/28          | 0/34          | 0/34          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/delay_lo_7c6666e9e7                                                                                                                                                                     |
| +++++++++slr                                                                  |           | 0/28          | 0/34          | 0/34          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/delay_lo_7c6666e9e7/slr                                                                                                                                                                 |
| ++++++++++srl_delay.synth_reg_srl_inst                                        |           | 0/28          | 0/34          | 0/34          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/delay_lo_7c6666e9e7/slr/srl_delay.synth_reg_srl_inst                                                                                                                                    |
| +++++++++++partial_one.last_srl17e                                            |           | 28/28         | 34/34         | 34/34         | 34/34         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/delay_lo_7c6666e9e7/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                            |
| ++++++++mux                                                                   |           | 16/16         | 34/34         | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/mux                                                                                                                                                                                     |
| ++++++++mux1                                                                  |           | 16/16         | 34/34         | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/quadplex_commutator_d78550bc5d/biplex_commutator_bd_e182027a9d/mux1                                                                                                                                                                                    |
| ++++++r4_butterfly_26888c8657                                                 |           | 0/82          | 0/298         | 0/296         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657                            
                                                                                                                                                                                                   |
| +++++++butterfly0_933d7106fd                                                  |           | 0/20          | 0/72          | 0/72          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly0_933d7106fd      
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly0_933d7106fd/add_im                                                                                                                                                                                                   |
| ++++++++add_re                                                                |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly0_933d7106fd/add_re                                                                                                                                                                                                   |
| ++++++++sub_im                                                                |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly0_933d7106fd/sub_im                                                                                                                                                                                                   |
| ++++++++sub_re                                                                |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly0_933d7106fd/sub_re                                                                                                                                                                                                   |
| +++++++butterfly1_0243493c71                                                  |           | 0/21          | 0/73          | 0/72          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_0243493c71      
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_0243493c71/add_im                                                                                                                                                                                                   |
| ++++++++add_re                                                                |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_0243493c71/add_re                                                                                                                                                                                                   |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_0243493c71/delay
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_0243493c71/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                       |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_0243493c71/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                               |
| ++++++++sub_im                                                                |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_0243493c71/sub_im                                                                                                                                                                                                   |
| ++++++++sub_re                                                                |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly1_0243493c71/sub_re                                                                                                                                                                                                   |
| +++++++butterfly2_0ba5dcbedc                                                  |           | 0/20          | 0/76          | 0/76          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly2_0ba5dcbedc      
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 5/5           | 19/19         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly2_0ba5dcbedc/add_im                                                                                                                                                                                                   |
| ++++++++add_re                                                                |           | 5/5           | 19/19         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly2_0ba5dcbedc/add_re                                                                                                                                                                                                   |
| ++++++++sub_im                                                                |           | 5/5           | 19/19         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly2_0ba5dcbedc/sub_im                                                                                                                                                                                                   |
| ++++++++sub_re                                                                |           | 5/5           | 19/19         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly2_0ba5dcbedc/sub_re                                                                                                                                                                                                   |
| +++++++butterfly3j_2af76feb3d                                                 |           | 0/21          | 0/77          | 0/76          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2af76feb3d     
                                                                                                                                                                                                   |
| ++++++++add_im                                                                |           | 5/5           | 19/19         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2af76feb3d/add_im                                                                                                                                                                                                  |
| ++++++++add_re                                                                |           | 5/5           | 19/19         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2af76feb3d/add_re                                                                                                                                                                                                  |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2af76feb3d/delay                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2af76feb3d/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                      |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2af76feb3d/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                              |
| ++++++++sub_im                                                                |           | 5/5           | 19/19         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2af76feb3d/sub_im                                                                                                                                                                                                  |
| ++++++++sub_re                                                                |           | 5/5           | 19/19         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_butterfly_26888c8657/butterfly3j_2af76feb3d/sub_re                                                                                                                                                                                                  |
| ++++++r4_twiddle_a297e404cd                                                   |           | 0/335         | 0/916         | 0/350         | 0/35          | 0/1       | 0/9     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd                              
                                                                                                                                                                                                   |
| +++++++cmpy1_26dbc807fe                                                       |           | 0/101         | 0/275         | 0/139         | 0/35          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe             
                                                                                                                                                                                                   |
| ++++++++br_add_bi                                                             |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/br_add_bi   
                                                                                                                                                                                                   |
| ++++++++convert_im                                                            |           | 0/20          | 0/58          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_im  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/20          | 0/58          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_im/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/8           | 0/24          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 8/8           | 24/24         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 5/5           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_im/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 5/5           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++convert_re                                                            |           | 0/20          | 0/58          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_re  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/20          | 0/58          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_re/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/8           | 0/24          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 8/8           | 24/24         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 5/5           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_re/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 5/5           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++delay                                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/delay       
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                                              |
| ++++++++++partial_one.last_srl17e                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                      |
| ++++++++delay1                                                                |           | 0/26          | 0/34          | 0/34          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/delay1      
                                                                                                                                                                                                   |
| +++++++++srl_delay.synth_reg_srl_inst                                         |           | 0/26          | 0/34          | 0/34          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/delay1/srl_delay.synth_reg_srl_inst                                                                                                                                                                             |
| ++++++++++partial_one.last_srl17e                                             |           | 26/26         | 34/34         | 34/34         | 34/34         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                     |
| ++++++++imim                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/imim        
                                                                                                                                                                                                   |
| +++++++++comp7.core_instance7                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/imim/comp7.core_instance7                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/imim/comp7.core_instance7/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/imim/comp7.core_instance7/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rere                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/rere        
                                                                                                                                                                                                   |
| +++++++++comp7.core_instance7                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/rere/comp7.core_instance7                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/rere/comp7.core_instance7/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/rere/comp7.core_instance7/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rr_add_ii                                                             |           | 6/6           | 24/24         | 24/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/rr_add_ii   
                                                                                                                                                                                                   |
| ++++++++rr_sub_ii                                                             |           | 14/14         | 48/48         | 24/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/rr_sub_ii   
                                                                                                                                                                                                   |
| ++++++++ss_sub_rrii                                                           |           | 6/6           | 24/24         | 24/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/ss_sub_rrii 
                                                                                                                                                                                                   |
| ++++++++sumsum                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/sumsum      
                                                                                                                                                                                                   |
| +++++++++comp8.core_instance8                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/sumsum/comp8.core_instance8                                                                                                                                                                                     |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/sumsum/comp8.core_instance8/BU2                                                                                                                                                                                 |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/sumsum/comp8.core_instance8/BU2/U0                                                                                                                                                                              |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model                                                                                                                                                        |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                               |
| ++++++++wr_add_wi                                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy1_26dbc807fe/wr_add_wi   
                                                                                                                                                                                                   |
| +++++++cmpy2_723418a7ae                                                       |           | 0/80          | 0/240         | 0/104         | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae             
                                                                                                                                                                                                   |
| ++++++++br_add_bi                                                             |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/br_add_bi   
                                                                                                                                                                                                   |
| ++++++++convert_im                                                            |           | 0/24          | 0/58          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_im  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/24          | 0/58          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_im/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/8           | 0/24          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 8/8           | 24/24         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/9           | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 9/9           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_im/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 5/5           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++convert_re                                                            |           | 0/23          | 0/58          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_re  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/23          | 0/58          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_re/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/11          | 0/24          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 11/11         | 24/24         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 5/5           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_re/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 5/5           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++imim                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/imim        
                                                                                                                                                                                                   |
| +++++++++comp7.core_instance7                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/imim/comp7.core_instance7                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/imim/comp7.core_instance7/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/imim/comp7.core_instance7/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rere                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/rere        
                                                                                                                                                                                                   |
| +++++++++comp7.core_instance7                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/rere/comp7.core_instance7                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/rere/comp7.core_instance7/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/rere/comp7.core_instance7/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rr_add_ii                                                             |           | 6/6           | 24/24         | 24/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/rr_add_ii   
                                                                                                                                                                                                   |
| ++++++++rr_sub_ii                                                             |           | 13/13         | 48/48         | 24/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/rr_sub_ii   
                                                                                                                                                                                                   |
| ++++++++ss_sub_rrii                                                           |           | 6/6           | 24/24         | 24/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/ss_sub_rrii 
                                                                                                                                                                                                   |
| ++++++++sumsum                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/sumsum      
                                                                                                                                                                                                   |
| +++++++++comp8.core_instance8                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/sumsum/comp8.core_instance8                                                                                                                                                                                     |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/sumsum/comp8.core_instance8/BU2                                                                                                                                                                                 |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/sumsum/comp8.core_instance8/BU2/U0                                                                                                                                                                              |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model                                                                                                                                                        |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                               |
| ++++++++wr_add_wi                                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy2_723418a7ae/wr_add_wi   
                                                                                                                                                                                                   |
| +++++++cmpy3_050c2401b1                                                       |           | 0/85          | 0/240         | 0/104         | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1             
                                                                                                                                                                                                   |
| ++++++++br_add_bi                                                             |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/br_add_bi   
                                                                                                                                                                                                   |
| ++++++++convert_im                                                            |           | 0/27          | 0/58          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_im  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/27          | 0/58          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_im/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/13          | 0/24          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 13/13         | 24/24         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/7           | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 7/7           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_im/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 5/5           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++convert_re                                                            |           | 0/25          | 0/58          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_re  
                                                                                                                                                                                                   |
| +++++++++convert                                                              |           | 2/25          | 0/58          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_re/convert                                                                                                                                                                                              |
| ++++++++++latency_fpr.reg_fpr                                                 |           | 0/10          | 0/24          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                                          |
| +++++++++++partial_one.last_srl17e                                            |           | 10/10         | 24/24         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                                                  |
| ++++++++++latency_lt_4.reg_out                                                |           | 0/8           | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                                         |
| +++++++++++partial_one.last_srl17e                                            |           | 8/8           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                                                 |
| ++++++++++latency_qr.reg_qr                                                   |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_re/convert/latency_qr.reg_qr                                                                                                                                                                            |
| +++++++++++partial_one.last_srl17e                                            |           | 5/5           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                                    |
| ++++++++imim                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/imim        
                                                                                                                                                                                                   |
| +++++++++comp7.core_instance7                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/imim/comp7.core_instance7                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/imim/comp7.core_instance7/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/imim/comp7.core_instance7/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rere                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/rere        
                                                                                                                                                                                                   |
| +++++++++comp7.core_instance7                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/rere/comp7.core_instance7                                                                                                                                                                                       |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/rere/comp7.core_instance7/BU2                                                                                                                                                                                   |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/rere/comp7.core_instance7/BU2/U0                                                                                                                                                                                |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model                                                                                                                                                          |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                 |
| ++++++++rr_add_ii                                                             |           | 6/6           | 24/24         | 24/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/rr_add_ii   
                                                                                                                                                                                                   |
| ++++++++rr_sub_ii                                                             |           | 13/13         | 48/48         | 24/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/rr_sub_ii   
                                                                                                                                                                                                   |
| ++++++++ss_sub_rrii                                                           |           | 6/6           | 24/24         | 24/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/ss_sub_rrii 
                                                                                                                                                                                                   |
| ++++++++sumsum                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/sumsum      
                                                                                                                                                                                                   |
| +++++++++comp8.core_instance8                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/sumsum/comp8.core_instance8                                                                                                                                                                                     |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/sumsum/comp8.core_instance8/BU2                                                                                                                                                                                 |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/sumsum/comp8.core_instance8/BU2/U0                                                                                                                                                                              |
| ++++++++++++i_synth.i_synth_model                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model                                                                                                                                                        |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                               |
| ++++++++wr_add_wi                                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/cmpy3_050c2401b1/wr_add_wi   
                                                                                                                                                                                                   |
| +++++++delay1                                                                 |           | 0/14          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/delay1                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/14          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/delay1/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 14/14         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++delay2                                                                 |           | 0/12          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/delay2                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/12          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/delay2/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 12/12         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++delay3                                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/delay3                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/delay3/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++delay4                                                                 |           | 0/15          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/delay4                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/15          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/delay4/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 15/15         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++delay5                                                                 |           | 0/18          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/delay5                       
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/18          | 0/34          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/delay5/srl_delay.synth_reg_srl_inst                                                                                                                                                                                              |
| +++++++++partial_one.last_srl17e                                              |           | 18/18         | 34/34         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                      |
| +++++++twiddle_gen1_2f4e4017fc                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2f4e4017fc      
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2f4e4017fc/counter                                                                                                                                                                                                  |
| +++++++++comp1.core_instance1                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2f4e4017fc/counter/comp1.core_instance1                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2f4e4017fc/counter/comp1.core_instance1/BU2                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2f4e4017fc/counter/comp1.core_instance1/BU2/U0                                                                                                                                                                      |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2f4e4017fc/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2f4e4017fc/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2f4e4017fc/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2f4e4017fc/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2f4e4017fc/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen1_2f4e4017fc/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| +++++++twiddle_gen2_bd86017793                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793      
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/counter                                                                                                                                                                                                  |
| +++++++++comp1.core_instance1                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/counter/comp1.core_instance1                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/counter/comp1.core_instance1/BU2                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/counter/comp1.core_instance1/BU2/U0                                                                                                                                                                      |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| ++++++++mem_c                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/mem_c
                                                                                                                                                                                                   |
| +++++++++comp10.core_instance10                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/mem_c/comp10.core_instance10                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/mem_c/comp10.core_instance10/BU2                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/mem_c/comp10.core_instance10/BU2/U0                                                                                                                                                                      |
| ++++++++++++blk_mem_generator                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator                                                                                                                                                    |
| +++++++++++++valid.cstr                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                         |
| ++++++++++++++ramloop[0].ram.r                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                        |
| +++++++++++++++v5.ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen2_bd86017793/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                 |
| +++++++twiddle_gen3_ff724eec4e                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_ff724eec4e      
                                                                                                                                                                                                   |
| ++++++++counter                                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_ff724eec4e/counter                                                                                                                                                                                                  |
| +++++++++comp1.core_instance1                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_ff724eec4e/counter/comp1.core_instance1                                                                                                                                                                             |
| ++++++++++BU2                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_ff724eec4e/counter/comp1.core_instance1/BU2                                                                                                                                                                         |
| +++++++++++U0                                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_ff724eec4e/counter/comp1.core_instance1/BU2/U0                                                                                                                                                                      |
| ++++++++++++i_baseblox.i_baseblox_counter                                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_ff724eec4e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_ff724eec4e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_ff724eec4e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_ff724eec4e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_ff724eec4e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_dit_fft_bb20d3c530/r4_dit_stage_5_cf41b9127c/r4_twiddle_a297e404cd/twiddle_gen3_ff724eec4e/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| ++++r4_power19_1_4d56d1ab0b                                                   |           | 0/21          | 0/51          | 0/34          | 0/0           | 0/0       | 0/4     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b                                                                            
                                                                                                                                                                                                   |
| +++++imag_square                                                              |           | 0/7           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/imag_square                                                                
                                                                                                                                                                                                   |
| ++++++comp9.core_instance9                                                    |           | 0/7           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/imag_square/comp9.core_instance9                                           
                                                                                                                                                                                                   |
| +++++++BU2                                                                    |           | 0/7           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2                                       
                                                                                                                                                                                                   |
| ++++++++U0                                                                    |           | 0/7           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0                                    
                                                                                                                                                                                                   |
| +++++++++i_synth.i_synth_model                                                |           | 0/7           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model              
                                                                                                                                                                                                   |
| ++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                            |           | 0/7           | 0/17          | 0/0           | 0/0           | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                                                                         |
| +++++++++++use_DSP48E.appDSP48E[0].bppDSP48E[0].need_output_delay.output_dela |           | 7/7           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/use_DSP48E.appDSP48E[0].bppDSP48E[0].need_output_delay.output_delay                                                                                                     |
| +++++power_adder                                                              |           | 9/9           | 17/17         | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/power_adder                                                                
                                                                                                                                                                                                   |
| +++++real_square                                                              |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/real_square                                                                
                                                                                                                                                                                                   |
| ++++++comp9.core_instance9                                                    |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/real_square/comp9.core_instance9                                           
                                                                                                                                                                                                   |
| +++++++BU2                                                                    |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2                                       
                                                                                                                                                                                                   |
| ++++++++U0                                                                    |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0                                    
                                                                                                                                                                                                   |
| +++++++++i_synth.i_synth_model                                                |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model              
                                                                                                                                                                                                   |
| ++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                            |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                                                                         |
| +++++++++++use_DSP48E.appDSP48E[0].bppDSP48E[0].need_output_delay.output_dela |           | 5/5           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_1_4d56d1ab0b/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/use_DSP48E.appDSP48E[0].bppDSP48E[0].need_output_delay.output_delay                                                                                                     |
| ++++r4_power19_2_8cd3f03928                                                   |           | 0/20          | 0/51          | 0/34          | 0/0           | 0/0       | 0/4     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_2_8cd3f03928                                                                            
                                                                                                                                                                                                   |
| +++++imag_square                                                              |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_2_8cd3f03928/imag_square                                                                
                                                                                                                                                                                                   |
| ++++++comp9.core_instance9                                                    |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_2_8cd3f03928/imag_square/comp9.core_instance9                                           
                                                                                                                                                                                                   |
| +++++++BU2                                                                    |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2                                       
                                                                                                                                                                                                   |
| ++++++++U0                                                                    |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0                                    
                                                                                                                                                                                                   |
| +++++++++i_synth.i_synth_model                                                |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model              
                                                                                                                                                                                                   |
| ++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                            |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                                                                         |
| +++++++++++use_DSP48E.appDSP48E[0].bppDSP48E[0].need_output_delay.output_dela |           | 5/5           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_2_8cd3f03928/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/use_DSP48E.appDSP48E[0].bppDSP48E[0].need_output_delay.output_delay                                                                                                     |
| +++++power_adder                                                              |           | 9/9           | 17/17         | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_2_8cd3f03928/power_adder                                                                
                                                                                                                                                                                                   |
| +++++real_square                                                              |           | 0/6           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_2_8cd3f03928/real_square                                                                
                                                                                                                                                                                                   |
| ++++++comp9.core_instance9                                                    |           | 0/6           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_2_8cd3f03928/real_square/comp9.core_instance9                                           
                                                                                                                                                                                                   |
| +++++++BU2                                                                    |           | 0/6           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_2_8cd3f03928/real_square/comp9.core_instance9/BU2                                       
                                                                                                                                                                                                   |
| ++++++++U0                                                                    |           | 0/6           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0                                    
                                                                                                                                                                                                   |
| +++++++++i_synth.i_synth_model                                                |           | 0/6           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model              
                                                                                                                                                                                                   |
| ++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                            |           | 0/6           | 0/17          | 0/0           | 0/0           | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                                                                         |
| +++++++++++use_DSP48E.appDSP48E[0].bppDSP48E[0].need_output_delay.output_dela |           | 6/6           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_2_8cd3f03928/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/use_DSP48E.appDSP48E[0].bppDSP48E[0].need_output_delay.output_delay                                                                                                     |
| ++++r4_power19_3_abbddd9be9                                                   |           | 0/19          | 0/51          | 0/34          | 0/0           | 0/0       | 0/4     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_3_abbddd9be9                                                                            
                                                                                                                                                                                                   |
| +++++imag_square                                                              |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_3_abbddd9be9/imag_square                                                                
                                                                                                                                                                                                   |
| ++++++comp9.core_instance9                                                    |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_3_abbddd9be9/imag_square/comp9.core_instance9                                           
                                                                                                                                                                                                   |
| +++++++BU2                                                                    |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2                                       
                                                                                                                                                                                                   |
| ++++++++U0                                                                    |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0                                    
                                                                                                                                                                                                   |
| +++++++++i_synth.i_synth_model                                                |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model              
                                                                                                                                                                                                   |
| ++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                            |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                                                                         |
| +++++++++++use_DSP48E.appDSP48E[0].bppDSP48E[0].need_output_delay.output_dela |           | 5/5           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_3_abbddd9be9/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/use_DSP48E.appDSP48E[0].bppDSP48E[0].need_output_delay.output_delay                                                                                                     |
| +++++power_adder                                                              |           | 9/9           | 17/17         | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_3_abbddd9be9/power_adder                                                                
                                                                                                                                                                                                   |
| +++++real_square                                                              |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_3_abbddd9be9/real_square                                                                
                                                                                                                                                                                                   |
| ++++++comp9.core_instance9                                                    |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_3_abbddd9be9/real_square/comp9.core_instance9                                           
                                                                                                                                                                                                   |
| +++++++BU2                                                                    |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_3_abbddd9be9/real_square/comp9.core_instance9/BU2                                       
                                                                                                                                                                                                   |
| ++++++++U0                                                                    |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0                                    
                                                                                                                                                                                                   |
| +++++++++i_synth.i_synth_model                                                |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model              
                                                                                                                                                                                                   |
| ++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                            |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                                                                         |
| +++++++++++use_DSP48E.appDSP48E[0].bppDSP48E[0].need_output_delay.output_dela |           | 5/5           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_3_abbddd9be9/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/use_DSP48E.appDSP48E[0].bppDSP48E[0].need_output_delay.output_delay                                                                                                     |
| ++++r4_power19_4_0bb314159a                                                   |           | 0/20          | 0/51          | 0/34          | 0/0           | 0/0       | 0/4     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_4_0bb314159a                                                                            
                                                                                                                                                                                                   |
| +++++imag_square                                                              |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_4_0bb314159a/imag_square                                                                
                                                                                                                                                                                                   |
| ++++++comp9.core_instance9                                                    |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_4_0bb314159a/imag_square/comp9.core_instance9                                           
                                                                                                                                                                                                   |
| +++++++BU2                                                                    |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_4_0bb314159a/imag_square/comp9.core_instance9/BU2                                       
                                                                                                                                                                                                   |
| ++++++++U0                                                                    |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0                                    
                                                                                                                                                                                                   |
| +++++++++i_synth.i_synth_model                                                |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model              
                                                                                                                                                                                                   |
| ++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                            |           | 0/5           | 0/17          | 0/0           | 0/0           | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                                                                         |
| +++++++++++use_DSP48E.appDSP48E[0].bppDSP48E[0].need_output_delay.output_dela |           | 5/5           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_4_0bb314159a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/use_DSP48E.appDSP48E[0].bppDSP48E[0].need_output_delay.output_delay                                                                                                     |
| +++++power_adder                                                              |           | 9/9           | 17/17         | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_4_0bb314159a/power_adder                                                                
                                                                                                                                                                                                   |
| +++++real_square                                                              |           | 0/6           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_4_0bb314159a/real_square                                                                
                                                                                                                                                                                                   |
| ++++++comp9.core_instance9                                                    |           | 0/6           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_4_0bb314159a/real_square/comp9.core_instance9                                           
                                                                                                                                                                                                   |
| +++++++BU2                                                                    |           | 0/6           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_4_0bb314159a/real_square/comp9.core_instance9/BU2                                       
                                                                                                                                                                                                   |
| ++++++++U0                                                                    |           | 0/6           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0                                    
                                                                                                                                                                                                   |
| +++++++++i_synth.i_synth_model                                                |           | 0/6           | 0/17          | 0/0           | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model              
                                                                                                                                                                                                   |
| ++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                            |           | 0/6           | 0/17          | 0/0           | 0/0           | 0/0       | 2/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                                                                         |
| +++++++++++use_DSP48E.appDSP48E[0].bppDSP48E[0].need_output_delay.output_dela |           | 6/6           | 17/17         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/r4_power19_4_0bb314159a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/use_DSP48E.appDSP48E[0].bppDSP48E[0].need_output_delay.output_delay                                                                                                     |
| ++++shift                                                                     |           | 11/11         | 16/16         | 16/16         | 16/16         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/shift                                                                                              
                                                                                                                                                                                                   |
| ++++shift1                                                                    |           | 10/10         | 16/16         | 16/16         | 16/16         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/shift1                                                                                             
                                                                                                                                                                                                   |
| ++++shift4                                                                    |           | 11/11         | 16/16         | 16/16         | 16/16         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/shift4                                                                                             
                                                                                                                                                                                                   |
| ++++shift5                                                                    |           | 12/12         | 16/16         | 16/16         | 16/16         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/shift5                                                                                             
                                                                                                                                                                                                   |
| ++++snap_adc_4bfcd7107d                                                       |           | 0/19          | 0/30          | 0/6           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d                                                                                
                                                                                                                                                                                                   |
| +++++delay1                                                                   |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/delay1                                                                         
                                                                                                                                                                                                   |
| +++++freeze_cntr_c486df284c                                                   |           | 0/7           | 0/14          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/freeze_cntr_c486df284c                                                         
                                                                                                                                                                                                   |
| ++++++counter3                                                                |           | 1/6           | 0/14          | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/freeze_cntr_c486df284c/counter3                                                
                                                                                                                                                                                                   |
| +++++++comp10.core_instance10                                                 |           | 0/5           | 0/14          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/freeze_cntr_c486df284c/counter3/comp10.core_instance10                         
                                                                                                                                                                                                   |
| ++++++++BU2                                                                   |           | 0/5           | 0/14          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/freeze_cntr_c486df284c/counter3/comp10.core_instance10/BU2                     
                                                                                                                                                                                                   |
| +++++++++U0                                                                   |           | 0/5           | 0/14          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/freeze_cntr_c486df284c/counter3/comp10.core_instance10/BU2/U0                  
                                                                                                                                                                                                   |
| ++++++++++i_baseblox.i_baseblox_counter                                       |           | 0/5           | 0/14          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/freeze_cntr_c486df284c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                                                        |
| +++++++++++the_addsub                                                         |           | 0/5           | 0/14          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/freeze_cntr_c486df284c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                                             |
| ++++++++++++no_pipelining.the_addsub                                          |           | 0/5           | 0/14          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/freeze_cntr_c486df284c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                    |
| +++++++++++++i_lut6.i_lut6_addsub                                             |           | 1/5           | 0/14          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/freeze_cntr_c486df284c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                               |
| ++++++++++++++i_q.i_simple.qreg                                               |           | 0/4           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/freeze_cntr_c486df284c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                             |
| +++++++++++++++fd                                                             |           | 4/4           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/freeze_cntr_c486df284c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                          |
| ++++++logical1                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/freeze_cntr_c486df284c/logical1                                                
                                                                                                                                                                                                   |
| +++++posedge_5a898ad524                                                       |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/posedge_5a898ad524                                                             
                                                                                                                                                                                                   |
| ++++++delay                                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/posedge_5a898ad524/delay                                                       
                                                                                                                                                                                                   |
| +++++++srl_delay.synth_reg_srl_inst                                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/posedge_5a898ad524/delay/srl_delay.synth_reg_srl_inst                          
                                                                                                                                                                                                   |
| ++++++++partial_one.last_srl17e                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/posedge_5a898ad524/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e  
                                                                                                                                                                                                   |
| +++++register1                                                                |           | 1/8           | 0/13          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/register1                                                                      
                                                                                                                                                                                                   |
| ++++++synth_reg_inst                                                          |           | 0/7           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/register1/synth_reg_inst                                                       
                                                                                                                                                                                                   |
| +++++++latency_gt_0.fd_array[1].reg_comp                                      |           | 7/7           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                     
                                                                                                                                                                                                   |
| +++++register_x0                                                              |           | 1/2           | 0/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/register_x0                                                                    
                                                                                                                                                                                                   |
| ++++++synth_reg_inst                                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/register_x0/synth_reg_inst                                                     
                                                                                                                                                                                                   |
| +++++++latency_gt_0.fd_array[1].reg_comp                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_adc_4bfcd7107d/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                   
                                                                                                                                                                                                   |
| ++++snap_vacc0_f1b6ff57cb                                                     |           | 0/13          | 0/23          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb                                                                              
                                                                                                                                                                                                   |
| +++++freeze_cntr_b4db19b16d                                                   |           | 0/6           | 0/11          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/freeze_cntr_b4db19b16d                                                       
                                                                                                                                                                                                   |
| ++++++counter3                                                                |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/freeze_cntr_b4db19b16d/counter3                                              
                                                                                                                                                                                                   |
| +++++++comp11.core_instance11                                                 |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/freeze_cntr_b4db19b16d/counter3/comp11.core_instance11                       
                                                                                                                                                                                                   |
| ++++++++BU2                                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/freeze_cntr_b4db19b16d/counter3/comp11.core_instance11/BU2                   
                                                                                                                                                                                                   |
| +++++++++U0                                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/freeze_cntr_b4db19b16d/counter3/comp11.core_instance11/BU2/U0                
                                                                                                                                                                                                   |
| ++++++++++i_baseblox.i_baseblox_counter                                       |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/freeze_cntr_b4db19b16d/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                                                      |
| +++++++++++the_addsub                                                         |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/freeze_cntr_b4db19b16d/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                                           |
| ++++++++++++no_pipelining.the_addsub                                          |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/freeze_cntr_b4db19b16d/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                  |
| +++++++++++++i_lut6.i_lut6_addsub                                             |           | 1/4           | 0/11          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/freeze_cntr_b4db19b16d/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                             |
| ++++++++++++++i_q.i_simple.qreg                                               |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/freeze_cntr_b4db19b16d/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                           |
| +++++++++++++++fd                                                             |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/freeze_cntr_b4db19b16d/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                        |
| ++++++logical1                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/freeze_cntr_b4db19b16d/logical1                                              
                                                                                                                                                                                                   |
| ++++++logical5                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/freeze_cntr_b4db19b16d/logical5                                              
                                                                                                                                                                                                   |
| +++++logical1                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/logical1                                                                     
                                                                                                                                                                                                   |
| +++++posedge_6278cb7e49                                                       |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/posedge_6278cb7e49                                                           
                                                                                                                                                                                                   |
| ++++++delay                                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/posedge_6278cb7e49/delay                                                     
                                                                                                                                                                                                   |
| +++++++srl_delay.synth_reg_srl_inst                                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/posedge_6278cb7e49/delay/srl_delay.synth_reg_srl_inst                        
                                                                                                                                                                                                   |
| ++++++++partial_one.last_srl17e                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/posedge_6278cb7e49/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e
                                                                                                                                                                                                   |
| ++++++logical                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/posedge_6278cb7e49/logical                                                   
                                                                                                                                                                                                   |
| +++++register1                                                                |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/register1                                                                    
                                                                                                                                                                                                   |
| ++++++synth_reg_inst                                                          |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/register1/synth_reg_inst                                                     
                                                                                                                                                                                                   |
| +++++++latency_gt_0.fd_array[1].reg_comp                                      |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                   
                                                                                                                                                                                                   |
| +++++register_x0                                                              |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/register_x0                                                                  
                                                                                                                                                                                                   |
| ++++++synth_reg_inst                                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/register_x0/synth_reg_inst                                                   
                                                                                                                                                                                                   |
| +++++++latency_gt_0.fd_array[1].reg_comp                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc0_f1b6ff57cb/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                 
                                                                                                                                                                                                   |
| ++++snap_vacc1_a816baf518                                                     |           | 0/13          | 0/23          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518                                                                              
                                                                                                                                                                                                   |
| +++++freeze_cntr_898a6de690                                                   |           | 0/6           | 0/11          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/freeze_cntr_898a6de690                                                       
                                                                                                                                                                                                   |
| ++++++counter3                                                                |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/freeze_cntr_898a6de690/counter3                                              
                                                                                                                                                                                                   |
| +++++++comp11.core_instance11                                                 |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/freeze_cntr_898a6de690/counter3/comp11.core_instance11                       
                                                                                                                                                                                                   |
| ++++++++BU2                                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/freeze_cntr_898a6de690/counter3/comp11.core_instance11/BU2                   
                                                                                                                                                                                                   |
| +++++++++U0                                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/freeze_cntr_898a6de690/counter3/comp11.core_instance11/BU2/U0                
                                                                                                                                                                                                   |
| ++++++++++i_baseblox.i_baseblox_counter                                       |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/freeze_cntr_898a6de690/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                                                      |
| +++++++++++the_addsub                                                         |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/freeze_cntr_898a6de690/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                                           |
| ++++++++++++no_pipelining.the_addsub                                          |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/freeze_cntr_898a6de690/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                  |
| +++++++++++++i_lut6.i_lut6_addsub                                             |           | 1/4           | 0/11          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/freeze_cntr_898a6de690/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                             |
| ++++++++++++++i_q.i_simple.qreg                                               |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/freeze_cntr_898a6de690/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                           |
| +++++++++++++++fd                                                             |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/freeze_cntr_898a6de690/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                        |
| ++++++logical1                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/freeze_cntr_898a6de690/logical1                                              
                                                                                                                                                                                                   |
| ++++++logical5                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/freeze_cntr_898a6de690/logical5                                              
                                                                                                                                                                                                   |
| +++++logical1                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/logical1                                                                     
                                                                                                                                                                                                   |
| +++++posedge_e03025439e                                                       |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/posedge_e03025439e                                                           
                                                                                                                                                                                                   |
| ++++++delay                                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/posedge_e03025439e/delay                                                     
                                                                                                                                                                                                   |
| +++++++srl_delay.synth_reg_srl_inst                                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/posedge_e03025439e/delay/srl_delay.synth_reg_srl_inst                        
                                                                                                                                                                                                   |
| ++++++++partial_one.last_srl17e                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/posedge_e03025439e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e
                                                                                                                                                                                                   |
| ++++++logical                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/posedge_e03025439e/logical                                                   
                                                                                                                                                                                                   |
| +++++register1                                                                |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/register1                                                                    
                                                                                                                                                                                                   |
| ++++++synth_reg_inst                                                          |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/register1/synth_reg_inst                                                     
                                                                                                                                                                                                   |
| +++++++latency_gt_0.fd_array[1].reg_comp                                      |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                   
                                                                                                                                                                                                   |
| +++++register_x0                                                              |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/register_x0                                                                  
                                                                                                                                                                                                   |
| ++++++synth_reg_inst                                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/register_x0/synth_reg_inst                                                   
                                                                                                                                                                                                   |
| +++++++latency_gt_0.fd_array[1].reg_comp                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc1_a816baf518/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                 
                                                                                                                                                                                                   |
| ++++snap_vacc2_c2f47281df                                                     |           | 0/15          | 0/23          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df                                                                              
                                                                                                                                                                                                   |
| +++++freeze_cntr_9d0d7ae667                                                   |           | 0/6           | 0/11          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/freeze_cntr_9d0d7ae667                                                       
                                                                                                                                                                                                   |
| ++++++counter3                                                                |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/freeze_cntr_9d0d7ae667/counter3                                              
                                                                                                                                                                                                   |
| +++++++comp11.core_instance11                                                 |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/freeze_cntr_9d0d7ae667/counter3/comp11.core_instance11                       
                                                                                                                                                                                                   |
| ++++++++BU2                                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/freeze_cntr_9d0d7ae667/counter3/comp11.core_instance11/BU2                   
                                                                                                                                                                                                   |
| +++++++++U0                                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/freeze_cntr_9d0d7ae667/counter3/comp11.core_instance11/BU2/U0                
                                                                                                                                                                                                   |
| ++++++++++i_baseblox.i_baseblox_counter                                       |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/freeze_cntr_9d0d7ae667/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                                                      |
| +++++++++++the_addsub                                                         |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/freeze_cntr_9d0d7ae667/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                                           |
| ++++++++++++no_pipelining.the_addsub                                          |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/freeze_cntr_9d0d7ae667/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                  |
| +++++++++++++i_lut6.i_lut6_addsub                                             |           | 1/4           | 0/11          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/freeze_cntr_9d0d7ae667/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                             |
| ++++++++++++++i_q.i_simple.qreg                                               |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/freeze_cntr_9d0d7ae667/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                           |
| +++++++++++++++fd                                                             |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/freeze_cntr_9d0d7ae667/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                        |
| ++++++logical1                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/freeze_cntr_9d0d7ae667/logical1                                              
                                                                                                                                                                                                   |
| ++++++logical5                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/freeze_cntr_9d0d7ae667/logical5                                              
                                                                                                                                                                                                   |
| +++++logical1                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/logical1                                                                     
                                                                                                                                                                                                   |
| +++++posedge_96dfb6bd44                                                       |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/posedge_96dfb6bd44                                                           
                                                                                                                                                                                                   |
| ++++++delay                                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/posedge_96dfb6bd44/delay                                                     
                                                                                                                                                                                                   |
| +++++++srl_delay.synth_reg_srl_inst                                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/posedge_96dfb6bd44/delay/srl_delay.synth_reg_srl_inst                        
                                                                                                                                                                                                   |
| ++++++++partial_one.last_srl17e                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/posedge_96dfb6bd44/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e
                                                                                                                                                                                                   |
| ++++++logical                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/posedge_96dfb6bd44/logical                                                   
                                                                                                                                                                                                   |
| +++++register1                                                                |           | 0/5           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/register1                                                                    
                                                                                                                                                                                                   |
| ++++++synth_reg_inst                                                          |           | 0/5           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/register1/synth_reg_inst                                                     
                                                                                                                                                                                                   |
| +++++++latency_gt_0.fd_array[1].reg_comp                                      |           | 5/5           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                   
                                                                                                                                                                                                   |
| +++++register_x0                                                              |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/register_x0                                                                  
                                                                                                                                                                                                   |
| ++++++synth_reg_inst                                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/register_x0/synth_reg_inst                                                   
                                                                                                                                                                                                   |
| +++++++latency_gt_0.fd_array[1].reg_comp                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc2_c2f47281df/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                 
                                                                                                                                                                                                   |
| ++++snap_vacc3_74596c5e24                                                     |           | 0/13          | 0/23          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24                                                                              
                                                                                                                                                                                                   |
| +++++freeze_cntr_9669e27cf6                                                   |           | 0/6           | 0/11          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/freeze_cntr_9669e27cf6                                                       
                                                                                                                                                                                                   |
| ++++++counter3                                                                |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/freeze_cntr_9669e27cf6/counter3                                              
                                                                                                                                                                                                   |
| +++++++comp11.core_instance11                                                 |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/freeze_cntr_9669e27cf6/counter3/comp11.core_instance11                       
                                                                                                                                                                                                   |
| ++++++++BU2                                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/freeze_cntr_9669e27cf6/counter3/comp11.core_instance11/BU2                   
                                                                                                                                                                                                   |
| +++++++++U0                                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/freeze_cntr_9669e27cf6/counter3/comp11.core_instance11/BU2/U0                
                                                                                                                                                                                                   |
| ++++++++++i_baseblox.i_baseblox_counter                                       |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/freeze_cntr_9669e27cf6/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                                                      |
| +++++++++++the_addsub                                                         |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/freeze_cntr_9669e27cf6/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                                           |
| ++++++++++++no_pipelining.the_addsub                                          |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/freeze_cntr_9669e27cf6/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                  |
| +++++++++++++i_lut6.i_lut6_addsub                                             |           | 1/4           | 0/11          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/freeze_cntr_9669e27cf6/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                             |
| ++++++++++++++i_q.i_simple.qreg                                               |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/freeze_cntr_9669e27cf6/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                           |
| +++++++++++++++fd                                                             |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/freeze_cntr_9669e27cf6/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                        |
| ++++++logical1                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/freeze_cntr_9669e27cf6/logical1                                              
                                                                                                                                                                                                   |
| ++++++logical5                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/freeze_cntr_9669e27cf6/logical5                                              
                                                                                                                                                                                                   |
| +++++logical1                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/logical1                                                                     
                                                                                                                                                                                                   |
| +++++posedge_7c65ed018f                                                       |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/posedge_7c65ed018f                                                           
                                                                                                                                                                                                   |
| ++++++delay                                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/posedge_7c65ed018f/delay                                                     
                                                                                                                                                                                                   |
| +++++++srl_delay.synth_reg_srl_inst                                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/posedge_7c65ed018f/delay/srl_delay.synth_reg_srl_inst                        
                                                                                                                                                                                                   |
| ++++++++partial_one.last_srl17e                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/posedge_7c65ed018f/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e
                                                                                                                                                                                                   |
| ++++++logical                                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/posedge_7c65ed018f/logical                                                   
                                                                                                                                                                                                   |
| +++++register1                                                                |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/register1                                                                    
                                                                                                                                                                                                   |
| ++++++synth_reg_inst                                                          |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/register1/synth_reg_inst                                                     
                                                                                                                                                                                                   |
| +++++++latency_gt_0.fd_array[1].reg_comp                                      |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                   
                                                                                                                                                                                                   |
| +++++register_x0                                                              |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/register_x0                                                                  
                                                                                                                                                                                                   |
| ++++++synth_reg_inst                                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/register_x0/synth_reg_inst                                                   
                                                                                                                                                                                                   |
| +++++++latency_gt_0.fd_array[1].reg_comp                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/snap_vacc3_74596c5e24/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                 
                                                                                                                                                                                                   |
| ++++sync_cntr                                                                 |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_cntr                                                                                          
                                                                                                                                                                                                   |
| +++++comp12.core_instance12                                                   |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_cntr/comp12.core_instance12                                                                   
                                                                                                                                                                                                   |
| ++++++BU2                                                                     |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_cntr/comp12.core_instance12/BU2                                                               
                                                                                                                                                                                                   |
| +++++++U0                                                                     |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_cntr/comp12.core_instance12/BU2/U0                                                            
                                                                                                                                                                                                   |
| ++++++++i_baseblox.i_baseblox_counter                                         |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_cntr/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter                              
                                                                                                                                                                                                   |
| +++++++++the_addsub                                                           |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_cntr/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                   
                                                                                                                                                                                                   |
| ++++++++++no_pipelining.the_addsub                                            |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_cntr/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                                                              |
| +++++++++++i_lut6.i_lut6_addsub                                               |           | 1/9           | 0/32          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_cntr/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                                                         |
| ++++++++++++i_q.i_simple.qreg                                                 |           | 0/8           | 0/32          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_cntr/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                                                       |
| +++++++++++++fd                                                               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_cntr/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                                                                    |
| ++++sync_gen                                                                  |           | 0/8           | 0/26          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_gen                                                                                           
                                                                                                                                                                                                   |
| +++++comp13.core_instance13                                                   |           | 0/8           | 0/26          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_gen/comp13.core_instance13                                                                    
                                                                                                                                                                                                   |
| ++++++BU2                                                                     |           | 0/8           | 0/26          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_gen/comp13.core_instance13/BU2                                                                
                                                                                                                                                                                                   |
| +++++++U0                                                                     |           | 0/8           | 0/26          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_gen/comp13.core_instance13/BU2/U0                                                             
                                                                                                                                                                                                   |
| ++++++++i_baseblox.i_baseblox_counter                                         |           | 0/8           | 0/26          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_gen/comp13.core_instance13/BU2/U0/i_baseblox.i_baseblox_counter                               
                                                                                                                                                                                                   |
| +++++++++the_addsub                                                           |           | 0/8           | 0/26          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_gen/comp13.core_instance13/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                    
                                                                                                                                                                                                   |
| ++++++++++no_pipelining.the_addsub                                            |           | 0/8           | 0/26          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_gen/comp13.core_instance13/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                                                               |
| +++++++++++i_lut6.i_lut6_addsub                                               |           | 1/8           | 0/26          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_gen/comp13.core_instance13/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                                                          |
| ++++++++++++i_q.i_simple.qreg                                                 |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_gen/comp13.core_instance13/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                                                        |
| +++++++++++++fd                                                               |           | 7/7           | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/sync_gen/comp13.core_instance13/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                                                                     |
| ++++vacc0_ff1ce515bb                                                          |           | 1/34          | 0/86          | 1/37          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb                                                                                   
                                                                                                                                                                                                   |
| +++++adder0                                                                   |           | 18/18         | 64/64         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/adder0                                                                            
                                                                                                                                                                                                   |
| +++++delay_bram_a2954a84b5                                                    |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5                                                             
                                                                                                                                                                                                   |
| ++++++counter                                                                 |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/counter                                                     
                                                                                                                                                                                                   |
| +++++++comp0.core_instance0                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/counter/comp0.core_instance0                                
                                                                                                                                                                                                   |
| ++++++++BU2                                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2                            
                                                                                                                                                                                                   |
| +++++++++U0                                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0                         
                                                                                                                                                                                                   |
| ++++++++++i_baseblox.i_baseblox_counter                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                                                               |
| +++++++++++the_addsub                                                         |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                                                    |
| ++++++++++++no_pipelining.the_addsub                                          |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                           |
| +++++++++++++i_lut6.i_lut6_addsub                                             |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                      |
| ++++++++++++++i_q.i_simple.qreg                                               |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                    |
| +++++++++++++++fd                                                             |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                                 |
| ++++++single_port_ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/single_port_ram                                             
                                                                                                                                                                                                   |
| +++++++comp7.core_instance7                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7                        
                                                                                                                                                                                                   |
| ++++++++BU2                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2                    
                                                                                                                                                                                                   |
| +++++++++U0                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0                 
                                                                                                                                                                                                   |
| ++++++++++blk_mem_generator                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator                                                                                                                                                                                                   |
| +++++++++++valid.cstr                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                                                        |
| ++++++++++++ramloop[0].ram.r                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                                                       |
| +++++++++++++v5.ram                                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                                                |
| +++++mux0                                                                     |           | 4/4           | 0/0           | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/mux0                                                                              
                                                                                                                                                                                                   |
| +++++pulse_ext_0ff64cdd38                                                     |           | 0/6           | 0/12          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/pulse_ext_0ff64cdd38                                                              
                                                                                                                                                                                                   |
| ++++++counter3                                                                |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/pulse_ext_0ff64cdd38/counter3                                                     
                                                                                                                                                                                                   |
| +++++++comp11.core_instance11                                                 |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11                              
                                                                                                                                                                                                   |
| ++++++++BU2                                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2                          
                                                                                                                                                                                                   |
| +++++++++U0                                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0                       
                                                                                                                                                                                                   |
| ++++++++++i_baseblox.i_baseblox_counter                                       |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                                                             |
| +++++++++++the_addsub                                                         |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                                                  |
| ++++++++++++no_pipelining.the_addsub                                          |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                         |
| +++++++++++++i_lut6.i_lut6_addsub                                             |           | 1/4           | 0/11          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                    |
| ++++++++++++++i_q.i_simple.qreg                                               |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                  |
| +++++++++++++++fd                                                             |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                               |
| ++++++posedge_6aceed40b5                                                      |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/pulse_ext_0ff64cdd38/posedge_6aceed40b5                                           
                                                                                                                                                                                                   |
| +++++++delay                                                                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/pulse_ext_0ff64cdd38/posedge_6aceed40b5/delay                                     
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/pulse_ext_0ff64cdd38/posedge_6aceed40b5/delay/srl_delay.synth_reg_srl_inst        
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/pulse_ext_0ff64cdd38/posedge_6aceed40b5/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                                    |
| +++++++logical                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc0_ff1ce515bb/pulse_ext_0ff64cdd38/posedge_6aceed40b5/logical                                   
                                                                                                                                                                                                   |
| ++++vacc1_cb7b32fb54                                                          |           | 1/36          | 0/86          | 1/37          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54                                                                                   
                                                                                                                                                                                                   |
| +++++adder0                                                                   |           | 20/20         | 64/64         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/adder0                                                                            
                                                                                                                                                                                                   |
| +++++delay_bram_a2954a84b5                                                    |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5                                                             
                                                                                                                                                                                                   |
| ++++++counter                                                                 |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/counter                                                     
                                                                                                                                                                                                   |
| +++++++comp0.core_instance0                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/counter/comp0.core_instance0                                
                                                                                                                                                                                                   |
| ++++++++BU2                                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2                            
                                                                                                                                                                                                   |
| +++++++++U0                                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0                         
                                                                                                                                                                                                   |
| ++++++++++i_baseblox.i_baseblox_counter                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                                                               |
| +++++++++++the_addsub                                                         |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                                                    |
| ++++++++++++no_pipelining.the_addsub                                          |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                           |
| +++++++++++++i_lut6.i_lut6_addsub                                             |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                      |
| ++++++++++++++i_q.i_simple.qreg                                               |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                    |
| +++++++++++++++fd                                                             |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                                 |
| ++++++single_port_ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/single_port_ram                                             
                                                                                                                                                                                                   |
| +++++++comp7.core_instance7                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7                        
                                                                                                                                                                                                   |
| ++++++++BU2                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2                    
                                                                                                                                                                                                   |
| +++++++++U0                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0                 
                                                                                                                                                                                                   |
| ++++++++++blk_mem_generator                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator                                                                                                                                                                                                   |
| +++++++++++valid.cstr                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                                                        |
| ++++++++++++ramloop[0].ram.r                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                                                       |
| +++++++++++++v5.ram                                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                                                |
| +++++mux0                                                                     |           | 4/4           | 0/0           | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/mux0                                                                              
                                                                                                                                                                                                   |
| +++++pulse_ext_0ff64cdd38                                                     |           | 0/6           | 0/12          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/pulse_ext_0ff64cdd38                                                              
                                                                                                                                                                                                   |
| ++++++counter3                                                                |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/pulse_ext_0ff64cdd38/counter3                                                     
                                                                                                                                                                                                   |
| +++++++comp11.core_instance11                                                 |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11                              
                                                                                                                                                                                                   |
| ++++++++BU2                                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2                          
                                                                                                                                                                                                   |
| +++++++++U0                                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0                       
                                                                                                                                                                                                   |
| ++++++++++i_baseblox.i_baseblox_counter                                       |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                                                             |
| +++++++++++the_addsub                                                         |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                                                  |
| ++++++++++++no_pipelining.the_addsub                                          |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                         |
| +++++++++++++i_lut6.i_lut6_addsub                                             |           | 1/4           | 0/11          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                    |
| ++++++++++++++i_q.i_simple.qreg                                               |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                  |
| +++++++++++++++fd                                                             |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                               |
| ++++++posedge_6aceed40b5                                                      |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/pulse_ext_0ff64cdd38/posedge_6aceed40b5                                           
                                                                                                                                                                                                   |
| +++++++delay                                                                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/pulse_ext_0ff64cdd38/posedge_6aceed40b5/delay                                     
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/pulse_ext_0ff64cdd38/posedge_6aceed40b5/delay/srl_delay.synth_reg_srl_inst        
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/pulse_ext_0ff64cdd38/posedge_6aceed40b5/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                                    |
| +++++++logical                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc1_cb7b32fb54/pulse_ext_0ff64cdd38/posedge_6aceed40b5/logical                                   
                                                                                                                                                                                                   |
| ++++vacc2_e508517ffc                                                          |           | 1/37          | 0/86          | 1/37          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc                                                                                   
                                                                                                                                                                                                   |
| +++++adder0                                                                   |           | 21/21         | 64/64         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/adder0                                                                            
                                                                                                                                                                                                   |
| +++++delay_bram_a2954a84b5                                                    |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5                                                             
                                                                                                                                                                                                   |
| ++++++counter                                                                 |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/counter                                                     
                                                                                                                                                                                                   |
| +++++++comp0.core_instance0                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/counter/comp0.core_instance0                                
                                                                                                                                                                                                   |
| ++++++++BU2                                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2                            
                                                                                                                                                                                                   |
| +++++++++U0                                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0                         
                                                                                                                                                                                                   |
| ++++++++++i_baseblox.i_baseblox_counter                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                                                               |
| +++++++++++the_addsub                                                         |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                                                    |
| ++++++++++++no_pipelining.the_addsub                                          |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                           |
| +++++++++++++i_lut6.i_lut6_addsub                                             |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                      |
| ++++++++++++++i_q.i_simple.qreg                                               |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                    |
| +++++++++++++++fd                                                             |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                                 |
| ++++++single_port_ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/single_port_ram                                             
                                                                                                                                                                                                   |
| +++++++comp7.core_instance7                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7                        
                                                                                                                                                                                                   |
| ++++++++BU2                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2                    
                                                                                                                                                                                                   |
| +++++++++U0                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0                 
                                                                                                                                                                                                   |
| ++++++++++blk_mem_generator                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator                                                                                                                                                                                                   |
| +++++++++++valid.cstr                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                                                        |
| ++++++++++++ramloop[0].ram.r                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                                                       |
| +++++++++++++v5.ram                                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                                                |
| +++++mux0                                                                     |           | 4/4           | 0/0           | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/mux0                                                                              
                                                                                                                                                                                                   |
| +++++pulse_ext_0ff64cdd38                                                     |           | 0/6           | 0/12          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/pulse_ext_0ff64cdd38                                                              
                                                                                                                                                                                                   |
| ++++++counter3                                                                |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/pulse_ext_0ff64cdd38/counter3                                                     
                                                                                                                                                                                                   |
| +++++++comp11.core_instance11                                                 |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11                              
                                                                                                                                                                                                   |
| ++++++++BU2                                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2                          
                                                                                                                                                                                                   |
| +++++++++U0                                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0                       
                                                                                                                                                                                                   |
| ++++++++++i_baseblox.i_baseblox_counter                                       |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                                                             |
| +++++++++++the_addsub                                                         |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                                                  |
| ++++++++++++no_pipelining.the_addsub                                          |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                         |
| +++++++++++++i_lut6.i_lut6_addsub                                             |           | 1/4           | 0/11          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                    |
| ++++++++++++++i_q.i_simple.qreg                                               |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                  |
| +++++++++++++++fd                                                             |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                               |
| ++++++posedge_6aceed40b5                                                      |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/pulse_ext_0ff64cdd38/posedge_6aceed40b5                                           
                                                                                                                                                                                                   |
| +++++++delay                                                                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/pulse_ext_0ff64cdd38/posedge_6aceed40b5/delay                                     
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/pulse_ext_0ff64cdd38/posedge_6aceed40b5/delay/srl_delay.synth_reg_srl_inst        
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/pulse_ext_0ff64cdd38/posedge_6aceed40b5/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                                    |
| +++++++logical                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc2_e508517ffc/pulse_ext_0ff64cdd38/posedge_6aceed40b5/logical                                   
                                                                                                                                                                                                   |
| ++++vacc3_acfd8cbee2                                                          |           | 1/34          | 0/86          | 1/37          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2                                                                                   
                                                                                                                                                                                                   |
| +++++adder0                                                                   |           | 18/18         | 64/64         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/adder0                                                                            
                                                                                                                                                                                                   |
| +++++delay_bram_a2954a84b5                                                    |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5                                                             
                                                                                                                                                                                                   |
| ++++++counter                                                                 |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/counter                                                     
                                                                                                                                                                                                   |
| +++++++comp0.core_instance0                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/counter/comp0.core_instance0                                
                                                                                                                                                                                                   |
| ++++++++BU2                                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2                            
                                                                                                                                                                                                   |
| +++++++++U0                                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0                         
                                                                                                                                                                                                   |
| ++++++++++i_baseblox.i_baseblox_counter                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                                                               |
| +++++++++++the_addsub                                                         |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                                                    |
| ++++++++++++no_pipelining.the_addsub                                          |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                           |
| +++++++++++++i_lut6.i_lut6_addsub                                             |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                      |
| ++++++++++++++i_q.i_simple.qreg                                               |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                    |
| +++++++++++++++fd                                                             |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                                 |
| ++++++single_port_ram                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/single_port_ram                                             
                                                                                                                                                                                                   |
| +++++++comp7.core_instance7                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7                        
                                                                                                                                                                                                   |
| ++++++++BU2                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2                    
                                                                                                                                                                                                   |
| +++++++++U0                                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0                 
                                                                                                                                                                                                   |
| ++++++++++blk_mem_generator                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator                                                                                                                                                                                                   |
| +++++++++++valid.cstr                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                                                                        |
| ++++++++++++ramloop[0].ram.r                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                                                       |
| +++++++++++++v5.ram                                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/delay_bram_a2954a84b5/single_port_ram/comp7.core_instance7/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                                                |
| +++++mux0                                                                     |           | 4/4           | 0/0           | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/mux0                                                                              
                                                                                                                                                                                                   |
| +++++pulse_ext_0ff64cdd38                                                     |           | 0/6           | 0/12          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/pulse_ext_0ff64cdd38                                                              
                                                                                                                                                                                                   |
| ++++++counter3                                                                |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/pulse_ext_0ff64cdd38/counter3                                                     
                                                                                                                                                                                                   |
| +++++++comp11.core_instance11                                                 |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11                              
                                                                                                                                                                                                   |
| ++++++++BU2                                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2                          
                                                                                                                                                                                                   |
| +++++++++U0                                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0                       
                                                                                                                                                                                                   |
| ++++++++++i_baseblox.i_baseblox_counter                                       |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                                                                             |
| +++++++++++the_addsub                                                         |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                                                  |
| ++++++++++++no_pipelining.the_addsub                                          |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                         |
| +++++++++++++i_lut6.i_lut6_addsub                                             |           | 1/4           | 0/11          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                    |
| ++++++++++++++i_q.i_simple.qreg                                               |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                  |
| +++++++++++++++fd                                                             |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/pulse_ext_0ff64cdd38/counter3/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                               |
| ++++++posedge_6aceed40b5                                                      |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/pulse_ext_0ff64cdd38/posedge_6aceed40b5                                           
                                                                                                                                                                                                   |
| +++++++delay                                                                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/pulse_ext_0ff64cdd38/posedge_6aceed40b5/delay                                     
                                                                                                                                                                                                   |
| ++++++++srl_delay.synth_reg_srl_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/pulse_ext_0ff64cdd38/posedge_6aceed40b5/delay/srl_delay.synth_reg_srl_inst        
                                                                                                                                                                                                   |
| +++++++++partial_one.last_srl17e                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/pulse_ext_0ff64cdd38/posedge_6aceed40b5/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                                                    |
| +++++++logical                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_XSG_core_config/r4_5g_specV5_XSG_core_config/r4_5g_specv5_x0/vacc3_acfd8cbee2/pulse_ext_0ff64cdd38/posedge_6aceed40b5/logical                                   
                                                                                                                                                                                                   |
| +r4_5g_specV5_acc_cnt                                                         |           | 0/121         | 0/149         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_cnt                                                                                                                                                         
                                                                                                                                                                                                   |
| ++r4_5g_specV5_acc_cnt                                                        |           | 0/121         | 0/149         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_cnt/r4_5g_specV5_acc_cnt                                                                                                                                    
                                                                                                                                                                                                   |
| +++OPB_IPIF_I                                                                 |           | 0/64          | 0/48          | 0/84          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_cnt/r4_5g_specV5_acc_cnt/OPB_IPIF_I                                                                                                                         
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 58/64         | 48/48         | 75/84         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_cnt/r4_5g_specV5_acc_cnt/OPB_IPIF_I/OPB_BAM_I                                                                                                               
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_cnt/r4_5g_specV5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_cnt/r4_5g_specV5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_cnt/r4_5g_specV5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_cnt/r4_5g_specV5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_cnt/r4_5g_specV5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                                                                   |
| +++USER_LOGIC_I                                                               |           | 57/57         | 101/101       | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_cnt/r4_5g_specV5_acc_cnt/USER_LOGIC_I                                                                                                                       
                                                                                                                                                                                                   |
| +r4_5g_specV5_acc_len                                                         |           | 0/135         | 0/143         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_len                                                                                                                                                         
                                                                                                                                                                                                   |
| ++r4_5g_specV5_acc_len                                                        |           | 0/135         | 0/143         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_len/r4_5g_specV5_acc_len                                                                                                                                    
                                                                                                                                                                                                   |
| +++OPB_IPIF_I                                                                 |           | 0/85          | 0/82          | 0/85          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/OPB_IPIF_I                                                                                                                         
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 79/85         | 82/82         | 76/85         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/OPB_IPIF_I/OPB_BAM_I                                                                                                               
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                                                                   |
| +++USER_LOGIC_I                                                               |           | 50/50         | 61/61         | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_acc_len/r4_5g_specV5_acc_len/USER_LOGIC_I                                                                                                                       
                                                                                                                                                                                                   |
| +r4_5g_specV5_adc_5g                                                          |           | 0/87          | 0/223         | 0/47          | 0/0           | 0/0       | 0/0     | 0/3   | 0/0   | 0/0   | 0/1   | 0/0   | system/r4_5g_specV5_adc_5g                                                                                                                                                          
                                                                                                                                                                                                   |
| ++r4_5g_specV5_adc_5g                                                         |           | 22/87         | 65/223        | 1/47          | 0/0           | 0/0       | 0/0     | 3/3   | 0/0   | 0/0   | 1/1   | 0/0   | system/r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g                                                                                                                                      
                                                                                                                                                                                                   |
| +++adc_async_fifo_inst                                                        |           | 0/64          | 0/157         | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst                                                                                                                  
                                                                                                                                                                                                   |
| ++++BU2                                                                       |           | 0/64          | 0/157         | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2                                                                                                              
                                                                                                                                                                                                   |
| +++++U0                                                                       |           | 0/64          | 0/157         | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0                                                                                                           
                                                                                                                                                                                                   |
| ++++++grf.rf                                                                  |           | 0/64          | 0/157         | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf                                                                                                    
                                                                                                                                                                                                   |
| +++++++gcx.clkx                                                               |           | 16/16         | 48/48         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx                                                                                           
                                                                                                                                                                                                   |
| +++++++gl0.rd                                                                 |           | 1/8           | 0/14          | 1/12          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd                                                                                             
                                                                                                                                                                                                   |
| ++++++++gras.rsts                                                             |           | 3/3           | 2/2           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/gras.rsts                                                                                   
                                                                                                                                                                                                   |
| ++++++++rpntr                                                                 |           | 4/4           | 12/12         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr                                                                                       
                                                                                                                                                                                                   |
| +++++++gl0.wr                                                                 |           | 1/12          | 0/20          | 1/12          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr                                                                                             
                                                                                                                                                                                                   |
| ++++++++gwas.wsts                                                             |           | 5/5           | 2/2           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwas.wsts                                                                                   
                                                                                                                                                                                                   |
| ++++++++wpntr                                                                 |           | 6/6           | 18/18         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr                                                                                       
                                                                                                                                                                                                   |
| +++++++mem                                                                    |           | 0/20          | 0/64          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/mem                                                                                                
                                                                                                                                                                                                   |
| ++++++++gdm.dm                                                                |           | 20/20         | 64/64         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm                                                                                         
                                                                                                                                                                                                   |
| +++++++rstblk                                                                 |           | 8/8           | 11/11         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk                                                                                             
                                                                                                                                                                                                   |
| +++fifo_wr_latch                                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_adc_5g/r4_5g_specV5_adc_5g/fifo_wr_latch                                                                                                                        
                                                                                                                                                                                                   |
| +r4_5g_specV5_cnt_rst                                                         |           | 0/124         | 0/123         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_cnt_rst                                                                                                                                                         
                                                                                                                                                                                                   |
| ++r4_5g_specV5_cnt_rst                                                        |           | 0/124         | 0/123         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst                                                                                                                                    
                                                                                                                                                                                                   |
| +++OPB_IPIF_I                                                                 |           | 0/90          | 0/82          | 0/85          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/OPB_IPIF_I                                                                                                                         
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 84/90         | 82/82         | 76/85         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/OPB_IPIF_I/OPB_BAM_I                                                                                                               
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                                                                   |
| +++USER_LOGIC_I                                                               |           | 34/34         | 41/41         | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_cnt_rst/r4_5g_specV5_cnt_rst/USER_LOGIC_I                                                                                                                       
                                                                                                                                                                                                   |
| +r4_5g_specV5_led0_sync                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_led0_sync                                                                                                                                                       
                                                                                                                                                                                                   |
| ++r4_5g_specV5_led0_sync                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_led0_sync/r4_5g_specV5_led0_sync                                                                                                                                
                                                                                                                                                                                                   |
| +r4_5g_specV5_led1_new_acc                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_led1_new_acc                                                                                                                                                    
                                                                                                                                                                                                   |
| ++r4_5g_specV5_led1_new_acc                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_led1_new_acc/r4_5g_specV5_led1_new_acc                                                                                                                          
                                                                                                                                                                                                   |
| +r4_5g_specV5_snap_adc_addr                                                   |           | 0/110         | 0/111         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_addr                                                                                                                                                   
                                                                                                                                                                                                   |
| ++r4_5g_specV5_snap_adc_addr                                                  |           | 0/110         | 0/111         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr                                                                                                                        
                                                                                                                                                                                                   |
| +++OPB_IPIF_I                                                                 |           | 0/61          | 0/48          | 0/84          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/OPB_IPIF_I                                                                                                             
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 55/61         | 48/48         | 75/84         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I                                                                                                   
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                    
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                         
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                         
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                         
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                         
                                                                                                                                                                                                   |
| +++USER_LOGIC_I                                                               |           | 49/49         | 63/63         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_addr/r4_5g_specV5_snap_adc_addr/USER_LOGIC_I                                                                                                           
                                                                                                                                                                                                   |
| +r4_5g_specV5_snap_adc_bram_lsb                                               |           | 0/38          | 0/36          | 0/47          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_bram_lsb                                                                                                                                               
                                                                                                                                                                                                   |
| ++r4_5g_specV5_snap_adc_bram_lsb                                              |           | 1/38          | 1/36          | 1/47          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_bram_lsb/r4_5g_specV5_snap_adc_bram_lsb                                                                                                                
                                                                                                                                                                                                   |
| +++I_BRAM_CONTROLLER                                                          |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_bram_lsb/r4_5g_specV5_snap_adc_bram_lsb/I_BRAM_CONTROLLER                                                                                              
                                                                                                                                                                                                   |
| +++I_opb_ipif                                                                 |           | 0/33          | 0/35          | 0/42          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_bram_lsb/r4_5g_specV5_snap_adc_bram_lsb/I_opb_ipif                                                                                                     
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 32/33         | 35/35         | 39/42         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_bram_lsb/r4_5g_specV5_snap_adc_bram_lsb/I_opb_ipif/OPB_BAM_I                                                                                           
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_bram_lsb/r4_5g_specV5_snap_adc_bram_lsb/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I                                                                            
                                                                                                                                                                                                   |
| +r4_5g_specV5_snap_adc_bram_msb                                               |           | 0/34          | 0/36          | 0/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_bram_msb                                                                                                                                               
                                                                                                                                                                                                   |
| ++r4_5g_specV5_snap_adc_bram_msb                                              |           | 1/34          | 1/36          | 1/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_bram_msb/r4_5g_specV5_snap_adc_bram_msb                                                                                                                
                                                                                                                                                                                                   |
| +++I_BRAM_CONTROLLER                                                          |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_bram_msb/r4_5g_specV5_snap_adc_bram_msb/I_BRAM_CONTROLLER                                                                                              
                                                                                                                                                                                                   |
| +++I_opb_ipif                                                                 |           | 0/29          | 0/35          | 0/43          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_bram_msb/r4_5g_specV5_snap_adc_bram_msb/I_opb_ipif                                                                                                     
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 27/29         | 35/35         | 39/43         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_bram_msb/r4_5g_specV5_snap_adc_bram_msb/I_opb_ipif/OPB_BAM_I                                                                                           
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_bram_msb/r4_5g_specV5_snap_adc_bram_msb/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I                                                                            
                                                                                                                                                                                                   |
| +r4_5g_specV5_snap_adc_ctrl                                                   |           | 0/121         | 0/123         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_ctrl                                                                                                                                                   
                                                                                                                                                                                                   |
| ++r4_5g_specV5_snap_adc_ctrl                                                  |           | 0/121         | 0/123         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl                                                                                                                        
                                                                                                                                                                                                   |
| +++OPB_IPIF_I                                                                 |           | 0/88          | 0/82          | 0/85          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/OPB_IPIF_I                                                                                                             
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 82/88         | 82/82         | 76/85         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I                                                                                                   
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                    
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                         
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                         
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                         
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                         
                                                                                                                                                                                                   |
| +++USER_LOGIC_I                                                               |           | 33/33         | 41/41         | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_adc_ctrl/r4_5g_specV5_snap_adc_ctrl/USER_LOGIC_I                                                                                                           
                                                                                                                                                                                                   |
| +r4_5g_specV5_snap_vacc0_addr                                                 |           | 0/92          | 0/105         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_addr                                                                                                                                                 
                                                                                                                                                                                                   |
| ++r4_5g_specV5_snap_vacc0_addr                                                |           | 0/92          | 0/105         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr                                                                                                                    
                                                                                                                                                                                                   |
| +++OPB_IPIF_I                                                                 |           | 0/57          | 0/48          | 0/84          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/OPB_IPIF_I                                                                                                         
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 51/57         | 48/48         | 75/84         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I                                                                                               
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++USER_LOGIC_I                                                               |           | 35/35         | 57/57         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_addr/r4_5g_specV5_snap_vacc0_addr/USER_LOGIC_I                                                                                                       
                                                                                                                                                                                                   |
| +r4_5g_specV5_snap_vacc0_bram                                                 |           | 0/27          | 0/36          | 0/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_bram                                                                                                                                                 
                                                                                                                                                                                                   |
| ++r4_5g_specV5_snap_vacc0_bram                                                |           | 1/27          | 1/36          | 1/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_bram/r4_5g_specV5_snap_vacc0_bram                                                                                                                    
                                                                                                                                                                                                   |
| +++I_BRAM_CONTROLLER                                                          |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_bram/r4_5g_specV5_snap_vacc0_bram/I_BRAM_CONTROLLER                                                                                                  
                                                                                                                                                                                                   |
| +++I_opb_ipif                                                                 |           | 0/24          | 0/35          | 0/43          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_bram/r4_5g_specV5_snap_vacc0_bram/I_opb_ipif                                                                                                         
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 22/24         | 35/35         | 39/43         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_bram/r4_5g_specV5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I                                                                                               
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_bram/r4_5g_specV5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I                                                                                
                                                                                                                                                                                                   |
| +r4_5g_specV5_snap_vacc0_ctrl                                                 |           | 0/131         | 0/125         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_ctrl                                                                                                                                                 
                                                                                                                                                                                                   |
| ++r4_5g_specV5_snap_vacc0_ctrl                                                |           | 0/131         | 0/125         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl                                                                                                                    
                                                                                                                                                                                                   |
| +++OPB_IPIF_I                                                                 |           | 0/98          | 0/82          | 0/85          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/OPB_IPIF_I                                                                                                         
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 92/98         | 82/82         | 76/85         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I                                                                                               
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++USER_LOGIC_I                                                               |           | 33/33         | 43/43         | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc0_ctrl/r4_5g_specV5_snap_vacc0_ctrl/USER_LOGIC_I                                                                                                       
                                                                                                                                                                                                   |
| +r4_5g_specV5_snap_vacc1_addr                                                 |           | 0/88          | 0/105         | 0/123         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_addr                                                                                                                                                 
                                                                                                                                                                                                   |
| ++r4_5g_specV5_snap_vacc1_addr                                                |           | 0/88          | 0/105         | 0/123         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr                                                                                                                    
                                                                                                                                                                                                   |
| +++OPB_IPIF_I                                                                 |           | 0/51          | 0/48          | 0/83          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/OPB_IPIF_I                                                                                                         
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 45/51         | 48/48         | 74/83         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I                                                                                               
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++USER_LOGIC_I                                                               |           | 37/37         | 57/57         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_addr/r4_5g_specV5_snap_vacc1_addr/USER_LOGIC_I                                                                                                       
                                                                                                                                                                                                   |
| +r4_5g_specV5_snap_vacc1_bram                                                 |           | 0/25          | 0/36          | 0/47          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_bram                                                                                                                                                 
                                                                                                                                                                                                   |
| ++r4_5g_specV5_snap_vacc1_bram                                                |           | 1/25          | 1/36          | 1/47          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_bram/r4_5g_specV5_snap_vacc1_bram                                                                                                                    
                                                                                                                                                                                                   |
| +++I_BRAM_CONTROLLER                                                          |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_bram/r4_5g_specV5_snap_vacc1_bram/I_BRAM_CONTROLLER                                                                                                  
                                                                                                                                                                                                   |
| +++I_opb_ipif                                                                 |           | 0/20          | 0/35          | 0/42          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_bram/r4_5g_specV5_snap_vacc1_bram/I_opb_ipif                                                                                                         
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 18/20         | 35/35         | 38/42         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_bram/r4_5g_specV5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I                                                                                               
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_bram/r4_5g_specV5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I                                                                                
                                                                                                                                                                                                   |
| +r4_5g_specV5_snap_vacc1_ctrl                                                 |           | 0/113         | 0/125         | 0/156         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_ctrl                                                                                                                                                 
                                                                                                                                                                                                   |
| ++r4_5g_specV5_snap_vacc1_ctrl                                                |           | 0/113         | 0/125         | 0/156         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl                                                                                                                    
                                                                                                                                                                                                   |
| +++OPB_IPIF_I                                                                 |           | 0/83          | 0/82          | 0/84          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/OPB_IPIF_I                                                                                                         
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 77/83         | 82/82         | 75/84         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I                                                                                               
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++USER_LOGIC_I                                                               |           | 30/30         | 43/43         | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc1_ctrl/r4_5g_specV5_snap_vacc1_ctrl/USER_LOGIC_I                                                                                                       
                                                                                                                                                                                                   |
| +r4_5g_specV5_snap_vacc2_addr                                                 |           | 0/83          | 0/105         | 0/123         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_addr                                                                                                                                                 
                                                                                                                                                                                                   |
| ++r4_5g_specV5_snap_vacc2_addr                                                |           | 0/83          | 0/105         | 0/123         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr                                                                                                                    
                                                                                                                                                                                                   |
| +++OPB_IPIF_I                                                                 |           | 0/52          | 0/48          | 0/83          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/OPB_IPIF_I                                                                                                         
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 46/52         | 48/48         | 74/83         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I                                                                                               
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++USER_LOGIC_I                                                               |           | 31/31         | 57/57         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_addr/r4_5g_specV5_snap_vacc2_addr/USER_LOGIC_I                                                                                                       
                                                                                                                                                                                                   |
| +r4_5g_specV5_snap_vacc2_bram                                                 |           | 0/32          | 0/36          | 0/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_bram                                                                                                                                                 
                                                                                                                                                                                                   |
| ++r4_5g_specV5_snap_vacc2_bram                                                |           | 1/32          | 1/36          | 1/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_bram/r4_5g_specV5_snap_vacc2_bram                                                                                                                    
                                                                                                                                                                                                   |
| +++I_BRAM_CONTROLLER                                                          |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_bram/r4_5g_specV5_snap_vacc2_bram/I_BRAM_CONTROLLER                                                                                                  
                                                                                                                                                                                                   |
| +++I_opb_ipif                                                                 |           | 0/28          | 0/35          | 0/43          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_bram/r4_5g_specV5_snap_vacc2_bram/I_opb_ipif                                                                                                         
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 26/28         | 35/35         | 39/43         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_bram/r4_5g_specV5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I                                                                                               
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_bram/r4_5g_specV5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I                                                                                
                                                                                                                                                                                                   |
| +r4_5g_specV5_snap_vacc2_ctrl                                                 |           | 0/125         | 0/125         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_ctrl                                                                                                                                                 
                                                                                                                                                                                                   |
| ++r4_5g_specV5_snap_vacc2_ctrl                                                |           | 0/125         | 0/125         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl                                                                                                                    
                                                                                                                                                                                                   |
| +++OPB_IPIF_I                                                                 |           | 0/89          | 0/82          | 0/85          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/OPB_IPIF_I                                                                                                         
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 83/89         | 82/82         | 76/85         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I                                                                                               
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++USER_LOGIC_I                                                               |           | 36/36         | 43/43         | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc2_ctrl/r4_5g_specV5_snap_vacc2_ctrl/USER_LOGIC_I                                                                                                       
                                                                                                                                                                                                   |
| +r4_5g_specV5_snap_vacc3_addr                                                 |           | 0/97          | 0/105         | 0/123         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_addr                                                                                                                                                 
                                                                                                                                                                                                   |
| ++r4_5g_specV5_snap_vacc3_addr                                                |           | 0/97          | 0/105         | 0/123         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr                                                                                                                    
                                                                                                                                                                                                   |
| +++OPB_IPIF_I                                                                 |           | 0/59          | 0/48          | 0/83          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/OPB_IPIF_I                                                                                                         
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 53/59         | 48/48         | 74/83         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I                                                                                               
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++USER_LOGIC_I                                                               |           | 38/38         | 57/57         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_addr/r4_5g_specV5_snap_vacc3_addr/USER_LOGIC_I                                                                                                       
                                                                                                                                                                                                   |
| +r4_5g_specV5_snap_vacc3_bram                                                 |           | 0/29          | 0/36          | 0/47          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_bram                                                                                                                                                 
                                                                                                                                                                                                   |
| ++r4_5g_specV5_snap_vacc3_bram                                                |           | 1/29          | 1/36          | 1/47          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_bram/r4_5g_specV5_snap_vacc3_bram                                                                                                                    
                                                                                                                                                                                                   |
| +++I_BRAM_CONTROLLER                                                          |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_bram/r4_5g_specV5_snap_vacc3_bram/I_BRAM_CONTROLLER                                                                                                  
                                                                                                                                                                                                   |
| +++I_opb_ipif                                                                 |           | 0/26          | 0/35          | 0/42          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_bram/r4_5g_specV5_snap_vacc3_bram/I_opb_ipif                                                                                                         
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 24/26         | 35/35         | 38/42         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_bram/r4_5g_specV5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I                                                                                               
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_bram/r4_5g_specV5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I                                                                                
                                                                                                                                                                                                   |
| +r4_5g_specV5_snap_vacc3_ctrl                                                 |           | 0/124         | 0/125         | 0/156         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_ctrl                                                                                                                                                 
                                                                                                                                                                                                   |
| ++r4_5g_specV5_snap_vacc3_ctrl                                                |           | 0/124         | 0/125         | 0/156         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl                                                                                                                    
                                                                                                                                                                                                   |
| +++OPB_IPIF_I                                                                 |           | 0/90          | 0/82          | 0/84          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/OPB_IPIF_I                                                                                                         
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 84/90         | 82/82         | 75/84         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I                                                                                               
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     
                                                                                                                                                                                                   |
| +++USER_LOGIC_I                                                               |           | 34/34         | 43/43         | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_snap_vacc3_ctrl/r4_5g_specV5_snap_vacc3_ctrl/USER_LOGIC_I                                                                                                       
                                                                                                                                                                                                   |
| +r4_5g_specV5_sync_cnt                                                        |           | 0/114         | 0/149         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_sync_cnt                                                                                                                                                        
                                                                                                                                                                                                   |
| ++r4_5g_specV5_sync_cnt                                                       |           | 0/114         | 0/149         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_sync_cnt/r4_5g_specV5_sync_cnt                                                                                                                                  
                                                                                                                                                                                                   |
| +++OPB_IPIF_I                                                                 |           | 0/61          | 0/48          | 0/84          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_sync_cnt/r4_5g_specV5_sync_cnt/OPB_IPIF_I                                                                                                                       
                                                                                                                                                                                                   |
| ++++OPB_BAM_I                                                                 |           | 55/61         | 48/48         | 75/84         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_sync_cnt/r4_5g_specV5_sync_cnt/OPB_IPIF_I/OPB_BAM_I                                                                                                             
                                                                                                                                                                                                   |
| +++++DEVICESEL_S0_I                                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_sync_cnt/r4_5g_specV5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                              
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_sync_cnt/r4_5g_specV5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                   
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_sync_cnt/r4_5g_specV5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                   
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_sync_cnt/r4_5g_specV5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                   
                                                                                                                                                                                                   |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_sync_cnt/r4_5g_specV5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                   
                                                                                                                                                                                                   |
| +++USER_LOGIC_I                                                               |           | 53/53         | 101/101       | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specV5_sync_cnt/r4_5g_specV5_sync_cnt/USER_LOGIC_I                                                                                                                     
                                                                                                                                                                                                   |
| +r4_5g_specv5_snap_adc_bram_lsb_ramblk                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specv5_snap_adc_bram_lsb_ramblk                                                                                                                                        
                                                                                                                                                                                                   |
| ++r4_5g_specv5_snap_adc_bram_lsb_ramblk                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 8/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specv5_snap_adc_bram_lsb_ramblk/r4_5g_specv5_snap_adc_bram_lsb_ramblk                                                                                                  
                                                                                                                                                                                                   |
| +r4_5g_specv5_snap_adc_bram_msb_ramblk                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specv5_snap_adc_bram_msb_ramblk                                                                                                                                        
                                                                                                                                                                                                   |
| ++r4_5g_specv5_snap_adc_bram_msb_ramblk                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 8/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specv5_snap_adc_bram_msb_ramblk/r4_5g_specv5_snap_adc_bram_msb_ramblk                                                                                                  
                                                                                                                                                                                                   |
| +r4_5g_specv5_snap_vacc0_bram_ramblk                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specv5_snap_vacc0_bram_ramblk                                                                                                                                          
                                                                                                                                                                                                   |
| ++r4_5g_specv5_snap_vacc0_bram_ramblk                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specv5_snap_vacc0_bram_ramblk/r4_5g_specv5_snap_vacc0_bram_ramblk                                                                                                      
                                                                                                                                                                                                   |
| +r4_5g_specv5_snap_vacc1_bram_ramblk                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specv5_snap_vacc1_bram_ramblk                                                                                                                                          
                                                                                                                                                                                                   |
| ++r4_5g_specv5_snap_vacc1_bram_ramblk                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specv5_snap_vacc1_bram_ramblk/r4_5g_specv5_snap_vacc1_bram_ramblk                                                                                                      
                                                                                                                                                                                                   |
| +r4_5g_specv5_snap_vacc2_bram_ramblk                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specv5_snap_vacc2_bram_ramblk                                                                                                                                          
                                                                                                                                                                                                   |
| ++r4_5g_specv5_snap_vacc2_bram_ramblk                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specv5_snap_vacc2_bram_ramblk/r4_5g_specv5_snap_vacc2_bram_ramblk                                                                                                      
                                                                                                                                                                                                   |
| +r4_5g_specv5_snap_vacc3_bram_ramblk                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specv5_snap_vacc3_bram_ramblk                                                                                                                                          
                                                                                                                                                                                                   |
| ++r4_5g_specv5_snap_vacc3_bram_ramblk                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specv5_snap_vacc3_bram_ramblk/r4_5g_specv5_snap_vacc3_bram_ramblk                                                                                                      
                                                                                                                                                                                                   |
| +reset_block_inst                                                             |           | 0/24          | 0/65          | 0/83          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/reset_block_inst                                                                                                                                                             
                                                                                                                                                                                                   |
| ++reset_block_inst                                                            |           | 24/24         | 65/65         | 83/83         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/reset_block_inst/reset_block_inst                                                                                                                                            
                                                                                                                                                                                                   |
| +sys_block_inst                                                               |           | 0/102         | 0/138         | 0/93          | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/sys_block_inst                                                                                                                                                               
                                                                                                                                                                                                   |
| ++sys_block_inst                                                              |           | 102/102       | 138/138       | 93/93         | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/sys_block_inst/sys_block_inst                                                                                                                                                
                                                                                                                                                                                                   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
