// File: up_down_counter.v
module up_down_counter #(
    parameter WIDTH = 4
)(
    input wire clk,
    input wire reset,
    input wire up_down,  // 1: count up, 0: count down
    output reg [WIDTH-1:0] count
);

always @(posedge clk or posedge reset) begin
    if (reset)
        count <= 0;
    else if (up_down)
        count <= count + 1;
    else
        count <= count - 1;
end

endmodule
