INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/conv-8/conv-8/conv-8.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/conv-8/conv-8/conv-8.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [D:/vivado_project/conv-8/conv-8/conv-8.srcs/sources_1/new/mul.v:35]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [D:/vivado_project/conv-8/conv-8/conv-8.srcs/sources_1/new/mul.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/conv-8/conv-8/conv-8.srcs/sources_1/new/mul_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/conv-8/conv-8/conv-8.srcs/sim_1/new/main_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_bench
