###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Mon Dec  4 18:56:26 2023
#  Design:            filter_top
#  Command:           report_timing  -from [all_inputs] -to [all_outputs] -max_paths 12 -path_type summary  > pipe_allpaths.rpt
###############################################################
No constrained timing paths with given description found.
Paths may be unconstrained (try '-unconstrained' option) or  may not exist.

###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Mon Dec  4 18:56:26 2023
#  Design:            filter_top
#  Command:           report_timing  -from [all_inputs] -to [all_registers] -max_paths 12 -path_type summary  >> pipe_allpaths.rpt
###############################################################
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
       Path No.   Begin Point                                End Point                                  Cause                                      Slack      Arrival                Required   Phase                  Other Phase            
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
      1          Din[1] ^                                   fir_filter_din_r_reg[1]/D ^                MET Setup Check with Pin fir_filter_din_r_reg[1]/CK 
                                                                                                                                                  9.986      0.000                  9.986      Clk(D)(P) *            Clk(C)(P) 
      2          Din[3] ^                                   fir_filter_din_r_reg[3]/D ^                MET Setup Check with Pin fir_filter_din_r_reg[3]/CK 
                                                                                                                                                  9.986      0.000                  9.986      Clk(D)(P) *            Clk(C)(P) 
      3          Din[8] ^                                   fir_filter_din_r_reg[8]/D ^                MET Setup Check with Pin fir_filter_din_r_reg[8]/CK 
                                                                                                                                                  9.986      0.000                  9.986      Clk(D)(P) *            Clk(C)(P) 
      4          Din[11] ^                                  fir_filter_din_r_reg[11]/D ^               MET Setup Check with Pin fir_filter_din_r_reg[11]/CK 
                                                                                                                                                  9.986      0.000                  9.986      Clk(D)(P) *            Clk(C)(P) 
      5          Din[10] ^                                  fir_filter_din_r_reg[10]/D ^               MET Setup Check with Pin fir_filter_din_r_reg[10]/CK 
                                                                                                                                                  9.986      0.000                  9.986      Clk(D)(P) *            Clk(C)(P) 
      6          Din[9] ^                                   fir_filter_din_r_reg[9]/D ^                MET Setup Check with Pin fir_filter_din_r_reg[9]/CK 
                                                                                                                                                  9.986      0.000                  9.986      Clk(D)(P) *            Clk(C)(P) 
      7          Din[7] ^                                   fir_filter_din_r_reg[7]/D ^                MET Setup Check with Pin fir_filter_din_r_reg[7]/CK 
                                                                                                                                                  9.986      0.000                  9.986      Clk(D)(P) *            Clk(C)(P) 
      8          Din[6] ^                                   fir_filter_din_r_reg[6]/D ^                MET Setup Check with Pin fir_filter_din_r_reg[6]/CK 
                                                                                                                                                  9.986      0.000                  9.986      Clk(D)(P) *            Clk(C)(P) 
      9          Din[5] ^                                   fir_filter_din_r_reg[5]/D ^                MET Setup Check with Pin fir_filter_din_r_reg[5]/CK 
                                                                                                                                                  9.986      0.000                  9.986      Clk(D)(P) *            Clk(C)(P) 
      10         Din[0] ^                                   fir_filter_din_r_reg[0]/D ^                MET Setup Check with Pin fir_filter_din_r_reg[0]/CK 
                                                                                                                                                  9.986      0.000                  9.986      Clk(D)(P) *            Clk(C)(P) 
      11         Din[2] ^                                   fir_filter_din_r_reg[2]/D ^                MET Setup Check with Pin fir_filter_din_r_reg[2]/CK 
                                                                                                                                                  9.987      0.000                  9.987      Clk(D)(P) *            Clk(C)(P) 
      12         Din[4] ^                                   fir_filter_din_r_reg[4]/D ^                MET Setup Check with Pin fir_filter_din_r_reg[4]/CK 
                                                                                                                                                  9.987      0.000                  9.987      Clk(D)(P) *            Clk(C)(P) 
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Mon Dec  4 18:56:26 2023
#  Design:            filter_top
#  Command:           report_timing  -from [all_registers] -to [all_registers] -max_paths 12 -path_type summary >> pipe_allpaths.rpt
###############################################################
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
       Path No.   Begin Point                                End Point                                  Cause                                      Slack      Arrival                Required   Phase                  Other Phase            
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
      1          fir_filter_din_r_reg[1]/QN ^               fir_filter_sum_r_reg[29][22]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[29][22]/CK 
                                                                                                                                                  8.781      1.204                  9.985      Clk(D)(P) *            Clk(C)(P) 
      2          fir_filter_din_r_reg[1]/QN ^               fir_filter_sum_r_reg[0][22]/D ^            MET Setup Check with Pin fir_filter_sum_r_reg[0][22]/CK 
                                                                                                                                                  8.783      1.202                  9.985      Clk(D)(P) *            Clk(C)(P) 
      3          fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[15][22]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[15][22]/CK 
                                                                                                                                                  8.785      1.200                  9.985      Clk(D)(P) *            Clk(C)(P) 
      4          fir_filter_din_r_reg[1]/QN ^               fir_filter_sum_r_reg[3][22]/D ^            MET Setup Check with Pin fir_filter_sum_r_reg[3][22]/CK 
                                                                                                                                                  8.786      1.199                  9.985      Clk(D)(P) *            Clk(C)(P) 
      5          fir_filter_din_r_reg[1]/QN ^               fir_filter_sum_r_reg[29][21]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[29][21]/CK 
                                                                                                                                                  8.792      1.193                  9.985      Clk(D)(P) *            Clk(C)(P) 
      6          fir_filter_din_r_reg[1]/QN ^               fir_filter_sum_r_reg[0][21]/D ^            MET Setup Check with Pin fir_filter_sum_r_reg[0][21]/CK 
                                                                                                                                                  8.795      1.190                  9.985      Clk(D)(P) *            Clk(C)(P) 
      7          fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[15][21]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[15][21]/CK 
                                                                                                                                                  8.796      1.189                  9.985      Clk(D)(P) *            Clk(C)(P) 
      8          fir_filter_din_r_reg[1]/QN ^               fir_filter_sum_r_reg[3][21]/D ^            MET Setup Check with Pin fir_filter_sum_r_reg[3][21]/CK 
                                                                                                                                                  8.797      1.188                  9.985      Clk(D)(P) *            Clk(C)(P) 
      9          fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[4][22]/D ^            MET Setup Check with Pin fir_filter_sum_r_reg[4][22]/CK 
                                                                                                                                                  8.807      1.178                  9.985      Clk(D)(P) *            Clk(C)(P) 
      10         fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[13][22]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[13][22]/CK 
                                                                                                                                                  8.807      1.178                  9.985      Clk(D)(P) *            Clk(C)(P) 
      11         fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[20][22]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[20][22]/CK 
                                                                                                                                                  8.807      1.178                  9.985      Clk(D)(P) *            Clk(C)(P) 
      12         fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[21][22]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[21][22]/CK 
                                                                                                                                                  8.807      1.178                  9.985      Clk(D)(P) *            Clk(C)(P) 
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Mon Dec  4 18:56:27 2023
#  Design:            filter_top
#  Command:           report_timing  -from [all_registers] -to [all_outputs] -max_paths 12 -path_type summary >> pipe_allpaths.rpt
###############################################################
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
       Path No.   Begin Point                                End Point                                  Cause                                      Slack      Arrival                Required   Phase                  Other Phase            
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
      1          fir_filter_sum_r_reg[31][11]/Q v           Dout[0] v                                  MET Late External Delay Assertion          9.967      0.033                  10.000     Clk(D)(P) *            Clk(C)(P) 
      2          fir_filter_sum_r_reg[31][12]/Q v           Dout[1] v                                  MET Late External Delay Assertion          9.967      0.033                  10.000     Clk(D)(P) *            Clk(C)(P) 
      3          fir_filter_sum_r_reg[31][13]/Q v           Dout[2] v                                  MET Late External Delay Assertion          9.967      0.033                  10.000     Clk(D)(P) *            Clk(C)(P) 
      4          fir_filter_sum_r_reg[31][14]/Q v           Dout[3] v                                  MET Late External Delay Assertion          9.967      0.033                  10.000     Clk(D)(P) *            Clk(C)(P) 
      5          fir_filter_sum_r_reg[31][15]/Q v           Dout[4] v                                  MET Late External Delay Assertion          9.967      0.033                  10.000     Clk(D)(P) *            Clk(C)(P) 
      6          fir_filter_sum_r_reg[31][16]/Q v           Dout[5] v                                  MET Late External Delay Assertion          9.967      0.033                  10.000     Clk(D)(P) *            Clk(C)(P) 
      7          fir_filter_sum_r_reg[31][17]/Q v           Dout[6] v                                  MET Late External Delay Assertion          9.967      0.033                  10.000     Clk(D)(P) *            Clk(C)(P) 
      8          fir_filter_sum_r_reg[31][18]/Q v           Dout[7] v                                  MET Late External Delay Assertion          9.967      0.033                  10.000     Clk(D)(P) *            Clk(C)(P) 
      9          fir_filter_sum_r_reg[31][19]/Q v           Dout[8] v                                  MET Late External Delay Assertion          9.967      0.033                  10.000     Clk(D)(P) *            Clk(C)(P) 
      10         fir_filter_sum_r_reg[31][20]/Q v           Dout[9] v                                  MET Late External Delay Assertion          9.967      0.033                  10.000     Clk(D)(P) *            Clk(C)(P) 
      11         fir_filter_sum_r_reg[31][21]/Q v           Dout[10] v                                 MET Late External Delay Assertion          9.967      0.033                  10.000     Clk(D)(P) *            Clk(C)(P) 
      12         fir_filter_sum_r_reg[31][22]/Q v           Dout[11] v                                 MET Late External Delay Assertion          9.967      0.033                  10.000     Clk(D)(P) *            Clk(C)(P) 
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

