

================================================================
== Vitis HLS Report for 'run_inference'
================================================================
* Date:           Sun Mar  3 21:32:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   106538|   114732|  0.355 ms|  0.382 ms|  106538|  114732|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                  Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dataflow_in_loop_VITIS_LOOP_17_1_fu_40  |dataflow_in_loop_VITIS_LOOP_17_1  |       52|       55|  0.173 us|  0.183 us|   13|   14|  dataflow|
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |   106537|   114731|   55 ~ 58|          -|          -|  8192|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.cond.i.i"   --->   Operation 5 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i = phi i14 %add_ln17, void %for.inc.i.i, i14 0, void %entry" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 6 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.65ns)   --->   "%icmp_ln17 = icmp_eq  i14 %i, i14 8192" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 7 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln17 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i14 %i, i14 8192, i32 0" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 9 'specdataflowpipeline' 'specdataflowpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.76ns)   --->   "%add_ln17 = add i14 %i, i14 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 10 'add' 'add_ln17' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc.i.i, void %run_inference_for.cond.i.exit" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 11 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln21 = ret" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:21]   --->   Operation 12 'ret' 'ret_ln21' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 13 [2/2] (2.43ns)   --->   "%call_ln19 = call void @dataflow_in_loop_VITIS_LOOP_17_1, i128 %in_buf, i14 %i, i15 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 13 'call' 'call_ln19' <Predicate = (!icmp_ln17)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 14 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln19 = call void @dataflow_in_loop_VITIS_LOOP_17_1, i128 %in_buf, i14 %i, i15 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 15 'call' 'call_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.cond.i.i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 16 'br' 'br_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln0                    (br                  ) [ 01111]
i                         (phi                 ) [ 00111]
icmp_ln17                 (icmp                ) [ 00111]
empty                     (speclooptripcount   ) [ 00000]
specdataflowpipeline_ln17 (specdataflowpipeline) [ 00000]
add_ln17                  (add                 ) [ 01111]
br_ln17                   (br                  ) [ 00000]
ret_ln21                  (ret                 ) [ 00000]
specloopname_ln19         (specloopname        ) [ 00000]
call_ln19                 (call                ) [ 00000]
br_ln17                   (br                  ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_VITIS_LOOP_17_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1005" name="i_reg_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="14" slack="1"/>
<pin id="30" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="32" class="1004" name="i_phi_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="14" slack="0"/>
<pin id="34" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="35" dir="0" index="2" bw="1" slack="1"/>
<pin id="36" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="37" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_dataflow_in_loop_VITIS_LOOP_17_1_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="128" slack="0"/>
<pin id="43" dir="0" index="2" bw="14" slack="1"/>
<pin id="44" dir="0" index="3" bw="15" slack="0"/>
<pin id="45" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/3 "/>
</bind>
</comp>

<comp id="50" class="1004" name="icmp_ln17_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="14" slack="0"/>
<pin id="52" dir="0" index="1" bw="14" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="add_ln17_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="14" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/2 "/>
</bind>
</comp>

<comp id="62" class="1005" name="icmp_ln17_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="1"/>
<pin id="64" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="66" class="1005" name="add_ln17_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="14" slack="0"/>
<pin id="68" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="38"><net_src comp="28" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="39"><net_src comp="32" pin="4"/><net_sink comp="28" pin=0"/></net>

<net id="46"><net_src comp="22" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="48"><net_src comp="28" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="40" pin=3"/></net>

<net id="54"><net_src comp="32" pin="4"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="32" pin="4"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="50" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="56" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="70"><net_src comp="66" pin="1"/><net_sink comp="32" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_buf | {3 4 }
 - Input state : 
	Port: run_inference : in_buf | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln17 : 1
		specdataflowpipeline_ln17 : 1
		add_ln17 : 1
		br_ln17 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_VITIS_LOOP_17_1_fu_40 |  13.932 |  10748  |  16338  |
|----------|--------------------------------------------|---------|---------|---------|
|    add   |               add_ln17_fu_56               |    0    |    0    |    21   |
|----------|--------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln17_fu_50              |    0    |    0    |    12   |
|----------|--------------------------------------------|---------|---------|---------|
|   Total  |                                            |  13.932 |  10748  |  16371  |
|----------|--------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| add_ln17_reg_66|   14   |
|    i_reg_28    |   14   |
|icmp_ln17_reg_62|    1   |
+----------------+--------+
|      Total     |   29   |
+----------------+--------+

* Multiplexer (MUX) list: 
|----------|------|------|------|--------||---------||---------|
|   Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------|------|------|------|--------||---------||---------|
| i_reg_28 |  p0  |   2  |  14  |   28   ||    9    |
|----------|------|------|------|--------||---------||---------|
|   Total  |      |      |      |   28   ||  0.387  ||    9    |
|----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   13   |  10748 |  16371 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   29   |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |  10777 |  16380 |
+-----------+--------+--------+--------+
