#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: D:\pds\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: redmi314
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Wed Jun 12 17:23:51 2024
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD} D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/source/ABorCD.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/source/ABorCD.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/source/ABorCD.v(line number: 1)] Analyzing module ABorCD (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD} D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/source/ABorCD.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD} D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/gate74LS00.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/gate74LS00.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/gate74LS00.v(line number: 1)] Analyzing module gate74LS00 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD} D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/gate74LS00.v successfully.
I: Module "ABorCD" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 4.727s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
W: Verilog-2007: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/source/ABorCD.v(line number: 1)] Empty port in module declaration
W: Verilog-2009: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/source/ABorCD.v(line number: 1)] Create black box for empty module ABorCD
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/source/ABorCD.v(line number: 1)] Elaborating module ABorCD
W: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/source/ABorCD.v(line number: 1)] Top module ABorCD is set as a black box, ignoring black box
Executing : rtl-elaborate successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:3s
Action compile: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Jun 12 17:23:57 2024
Action compile: Peak memory pool usage is 188 MB
