

================================================================
== Vivado HLS Report for 'owcpa_enc'
================================================================
* Date:           Tue Aug 25 19:03:56 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru21
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  17412|  4056732|  17412|  4056732|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 2  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 3  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 4  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 5  |  1230|  1230|         3|          -|          -|   410|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond_i)
	5  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond_i5)
	10  / (exitcond_i5)
9 --> 
	8  / true
10 --> 
	11  / (!exitcond_i_i)
	12  / (exitcond_i_i)
11 --> 
	10  / true
12 --> 
	13  / (!exitcond)
	14  / (exitcond)
13 --> 
	12  / true
14 --> 
	15  / (!exitcond_i_i9)
15 --> 
	16  / true
16 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x1_coeffs = alloca [821 x i16], align 2" [owcpa.c:111]   --->   Operation 17 'alloca' 'x1_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x2_coeffs = alloca [821 x i16], align 2" [owcpa.c:111]   --->   Operation 18 'alloca' 'x2_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x3_coeffs = alloca [821 x i16], align 2" [owcpa.c:111]   --->   Operation 19 'alloca' 'x3_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "call fastcc void @poly_Rq_sum_zero_fro([821 x i16]* %x1_coeffs, [1230 x i8]* %pk)" [owcpa.c:116]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_frombytes([821 x i16]* %x2_coeffs, [328 x i8]* %rm, i10 0)" [owcpa.c:118]   --->   Operation 21 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_sum_zero_fro([821 x i16]* %x1_coeffs, [1230 x i8]* %pk)" [owcpa.c:116]   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_frombytes([821 x i16]* %x2_coeffs, [328 x i8]* %rm, i10 0)" [owcpa.c:118]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (1.35ns)   --->   "br label %1" [poly.c:25->owcpa.c:119]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ 0, %0 ], [ %i_15, %2 ]"   --->   Operation 25 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.43ns)   --->   "%exitcond_i = icmp eq i10 %i_i, -203" [poly.c:25->owcpa.c:119]   --->   Operation 26 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.74ns)   --->   "%i_15 = add i10 %i_i, 1" [poly.c:25->owcpa.c:119]   --->   Operation 28 'add' 'i_15' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_Z3_to_Zq.exit, label %2" [poly.c:25->owcpa.c:119]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_i = zext i10 %i_i to i64" [poly.c:26->owcpa.c:119]   --->   Operation 30 'zext' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%m_coeffs_addr = getelementptr [821 x i16]* %x2_coeffs, i64 0, i64 %tmp_i" [poly.c:26->owcpa.c:119]   --->   Operation 31 'getelementptr' 'm_coeffs_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.77ns)   --->   "%m_coeffs_load = load i16* %m_coeffs_addr, align 2" [poly.c:26->owcpa.c:119]   --->   Operation 32 'load' 'm_coeffs_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_3 : Operation 33 [2/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x3_coeffs, [821 x i16]* %x2_coeffs, [821 x i16]* %x1_coeffs) nounwind" [owcpa.c:121]   --->   Operation 33 'call' <Predicate = (exitcond_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.12>
ST_4 : Operation 34 [1/2] (2.77ns)   --->   "%m_coeffs_load = load i16* %m_coeffs_addr, align 2" [poly.c:26->owcpa.c:119]   --->   Operation 34 'load' 'm_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_28 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %m_coeffs_load, i32 1, i32 12)" [poly.c:26->owcpa.c:119]   --->   Operation 35 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.77ns)   --->   "%tmp_105_i_cast = sub i12 0, %tmp_28" [poly.c:26->owcpa.c:119]   --->   Operation 36 'sub' 'tmp_105_i_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i16 %m_coeffs_load to i12" [poly.c:26->owcpa.c:119]   --->   Operation 37 'trunc' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.80ns)   --->   "%tmp_30 = or i12 %tmp_76, %tmp_105_i_cast" [poly.c:26->owcpa.c:119]   --->   Operation 38 'or' 'tmp_30' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_31 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %m_coeffs_load, i32 12, i32 15)" [poly.c:26->owcpa.c:119]   --->   Operation 39 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_107_i = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %tmp_31, i12 %tmp_30)" [poly.c:26->owcpa.c:119]   --->   Operation 40 'bitconcatenate' 'tmp_107_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.77ns)   --->   "store i16 %tmp_107_i, i16* %m_coeffs_addr, align 2" [poly.c:26->owcpa.c:119]   --->   Operation 41 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [poly.c:25->owcpa.c:119]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x3_coeffs, [821 x i16]* %x2_coeffs, [821 x i16]* %x1_coeffs) nounwind" [owcpa.c:121]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 1.35>
ST_6 : Operation 44 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_frombytes([821 x i16]* %x2_coeffs, [328 x i8]* %rm, i10 164)" [owcpa.c:123]   --->   Operation 44 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 1.35>
ST_7 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_frombytes([821 x i16]* %x2_coeffs, [328 x i8]* %rm, i10 164)" [owcpa.c:123]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 46 [1/1] (1.35ns)   --->   "br label %3" [poly.c:91->owcpa.c:124]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.35>

State 8 <SV = 6> <Delay = 2.77>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%i_i4 = phi i10 [ 0, %poly_Z3_to_Zq.exit ], [ %i_16, %4 ]"   --->   Operation 47 'phi' 'i_i4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (1.43ns)   --->   "%exitcond_i5 = icmp eq i10 %i_i4, -203" [poly.c:91->owcpa.c:124]   --->   Operation 48 'icmp' 'exitcond_i5' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 49 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (1.74ns)   --->   "%i_16 = add i10 %i_i4, 1" [poly.c:91->owcpa.c:124]   --->   Operation 50 'add' 'i_16' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond_i5, label %.preheader12.preheader, label %4" [poly.c:91->owcpa.c:124]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_i6 = zext i10 %i_i4 to i64" [poly.c:92->owcpa.c:124]   --->   Operation 52 'zext' 'tmp_i6' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%m_coeffs_addr_1 = getelementptr [821 x i16]* %x2_coeffs, i64 0, i64 %tmp_i6" [poly.c:92->owcpa.c:124]   --->   Operation 53 'getelementptr' 'm_coeffs_addr_1' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_8 : Operation 54 [2/2] (2.77ns)   --->   "%m_coeffs_load_1 = load i16* %m_coeffs_addr_1, align 2" [poly.c:92->owcpa.c:124]   --->   Operation 54 'load' 'm_coeffs_load_1' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_8 : Operation 55 [1/1] (1.35ns)   --->   "br label %.preheader12" [poly.c:25->poly.c:93->owcpa.c:124]   --->   Operation 55 'br' <Predicate = (exitcond_i5)> <Delay = 1.35>

State 9 <SV = 7> <Delay = 5.54>
ST_9 : Operation 56 [1/2] (2.77ns)   --->   "%m_coeffs_load_1 = load i16* %m_coeffs_addr_1, align 2" [poly.c:92->owcpa.c:124]   --->   Operation 56 'load' 'm_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr = getelementptr [821 x i16]* %x1_coeffs, i64 0, i64 %tmp_i6" [poly.c:92->owcpa.c:124]   --->   Operation 57 'getelementptr' 'liftm_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (2.77ns)   --->   "store i16 %m_coeffs_load_1, i16* %liftm_coeffs_addr, align 2" [poly.c:92->owcpa.c:124]   --->   Operation 58 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "br label %3" [poly.c:91->owcpa.c:124]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 2.77>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%i_i_i = phi i10 [ %i_17, %5 ], [ 0, %.preheader12.preheader ]"   --->   Operation 60 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (1.43ns)   --->   "%exitcond_i_i = icmp eq i10 %i_i_i, -203" [poly.c:25->poly.c:93->owcpa.c:124]   --->   Operation 61 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 62 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (1.74ns)   --->   "%i_17 = add i10 %i_i_i, 1" [poly.c:25->poly.c:93->owcpa.c:124]   --->   Operation 63 'add' 'i_17' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %poly_lift.exit.preheader, label %5" [poly.c:25->poly.c:93->owcpa.c:124]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_i_i = zext i10 %i_i_i to i64" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 65 'zext' 'tmp_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr_1 = getelementptr [821 x i16]* %x1_coeffs, i64 0, i64 %tmp_i_i" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 66 'getelementptr' 'liftm_coeffs_addr_1' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_10 : Operation 67 [2/2] (2.77ns)   --->   "%liftm_coeffs_load = load i16* %liftm_coeffs_addr_1, align 2" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 67 'load' 'liftm_coeffs_load' <Predicate = (!exitcond_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_10 : Operation 68 [1/1] (1.35ns)   --->   "br label %poly_lift.exit" [owcpa.c:125]   --->   Operation 68 'br' <Predicate = (exitcond_i_i)> <Delay = 1.35>

State 11 <SV = 8> <Delay = 8.12>
ST_11 : Operation 69 [1/2] (2.77ns)   --->   "%liftm_coeffs_load = load i16* %liftm_coeffs_addr_1, align 2" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 69 'load' 'liftm_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_32 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %liftm_coeffs_load, i32 1, i32 12)" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 70 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (1.77ns)   --->   "%tmp_105_i_i_cast = sub i12 0, %tmp_32" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 71 'sub' 'tmp_105_i_i_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i16 %liftm_coeffs_load to i12" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 72 'trunc' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.80ns)   --->   "%tmp_34 = or i12 %tmp_77, %tmp_105_i_i_cast" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 73 'or' 'tmp_34' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_35 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %liftm_coeffs_load, i32 12, i32 15)" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 74 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_107_i_i = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %tmp_35, i12 %tmp_34)" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 75 'bitconcatenate' 'tmp_107_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (2.77ns)   --->   "store i16 %tmp_107_i_i, i16* %liftm_coeffs_addr_1, align 2" [poly.c:26->poly.c:93->owcpa.c:124]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader12" [poly.c:25->poly.c:93->owcpa.c:124]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 2.77>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_18, %6 ], [ 0, %poly_lift.exit.preheader ]"   --->   Operation 78 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %i, -203" [owcpa.c:125]   --->   Operation 79 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)"   --->   Operation 80 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.74ns)   --->   "%i_18 = add i10 %i, 1" [owcpa.c:125]   --->   Operation 81 'add' 'i_18' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %6" [owcpa.c:125]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = zext i10 %i to i64" [owcpa.c:126]   --->   Operation 83 'zext' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%ct_coeffs_addr = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp" [owcpa.c:126]   --->   Operation 84 'getelementptr' 'ct_coeffs_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 85 [2/2] (2.77ns)   --->   "%ct_coeffs_load = load i16* %ct_coeffs_addr, align 2" [owcpa.c:126]   --->   Operation 85 'load' 'ct_coeffs_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr_2 = getelementptr [821 x i16]* %x1_coeffs, i64 0, i64 %tmp" [owcpa.c:126]   --->   Operation 86 'getelementptr' 'liftm_coeffs_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 87 [2/2] (2.77ns)   --->   "%liftm_coeffs_load_1 = load i16* %liftm_coeffs_addr_2, align 2" [owcpa.c:126]   --->   Operation 87 'load' 'liftm_coeffs_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_12 : Operation 88 [1/1] (1.35ns)   --->   "br label %.preheader" [packq.c:7->packq.c:27->owcpa.c:128]   --->   Operation 88 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 13 <SV = 9> <Delay = 7.32>
ST_13 : Operation 89 [1/2] (2.77ns)   --->   "%ct_coeffs_load = load i16* %ct_coeffs_addr, align 2" [owcpa.c:126]   --->   Operation 89 'load' 'ct_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_13 : Operation 90 [1/2] (2.77ns)   --->   "%liftm_coeffs_load_1 = load i16* %liftm_coeffs_addr_2, align 2" [owcpa.c:126]   --->   Operation 90 'load' 'liftm_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_78 = trunc i16 %liftm_coeffs_load_1 to i12" [owcpa.c:126]   --->   Operation 91 'trunc' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i16 %ct_coeffs_load to i12" [owcpa.c:126]   --->   Operation 92 'trunc' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (1.77ns)   --->   "%tmp_cast = add i12 %tmp_79, %tmp_78" [owcpa.c:126]   --->   Operation 93 'add' 'tmp_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_161_cast = zext i12 %tmp_cast to i16" [owcpa.c:126]   --->   Operation 94 'zext' 'tmp_161_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (2.77ns)   --->   "store i16 %tmp_161_cast, i16* %ct_coeffs_addr, align 2" [owcpa.c:126]   --->   Operation 95 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "br label %poly_lift.exit" [owcpa.c:125]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 2.77>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%i_i_i8 = phi i9 [ %i_19, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 97 'phi' 'i_i_i8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%i_i_i8_cast2 = zext i9 %i_i_i8 to i12" [packq.c:7->packq.c:27->owcpa.c:128]   --->   Operation 98 'zext' 'i_i_i8_cast2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (1.34ns)   --->   "%exitcond_i_i9 = icmp eq i9 %i_i_i8, -102" [packq.c:7->packq.c:27->owcpa.c:128]   --->   Operation 99 'icmp' 'exitcond_i_i9' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 410, i64 410, i64 410)"   --->   Operation 100 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (1.73ns)   --->   "%i_19 = add i9 %i_i_i8, 1" [packq.c:7->packq.c:27->owcpa.c:128]   --->   Operation 101 'add' 'i_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i9, label %poly_Rq_sum_zero_tobytes.exit, label %7" [packq.c:7->packq.c:27->owcpa.c:128]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_i_i1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %i_i_i8, i1 false)" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 103 'bitconcatenate' 'tmp_i_i1' <Predicate = (!exitcond_i_i9)> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_i_i1_39 = zext i10 %tmp_i_i1 to i64" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 104 'zext' 'tmp_i_i1_39' <Predicate = (!exitcond_i_i9)> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%ct_coeffs_addr_1 = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_i_i1_39" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 105 'getelementptr' 'ct_coeffs_addr_1' <Predicate = (!exitcond_i_i9)> <Delay = 0.00>
ST_14 : Operation 106 [2/2] (2.77ns)   --->   "%ct_coeffs_load_1 = load i16* %ct_coeffs_addr_1, align 2" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 106 'load' 'ct_coeffs_load_1' <Predicate = (!exitcond_i_i9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl_i_i = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %i_i_i8, i2 0)" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 107 'bitconcatenate' 'p_shl_i_i' <Predicate = (!exitcond_i_i9)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl_i_i_cast = zext i11 %p_shl_i_i to i12" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 108 'zext' 'p_shl_i_i_cast' <Predicate = (!exitcond_i_i9)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (1.76ns)   --->   "%tmp_109_i_i = sub i12 %p_shl_i_i_cast, %i_i_i8_cast2" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 109 'sub' 'tmp_109_i_i' <Predicate = (!exitcond_i_i9)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_111_i_i = or i10 %tmp_i_i1, 1" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 110 'or' 'tmp_111_i_i' <Predicate = (!exitcond_i_i9)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_113_i_i = zext i10 %tmp_111_i_i to i64" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 111 'zext' 'tmp_113_i_i' <Predicate = (!exitcond_i_i9)> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%ct_coeffs_addr_2 = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_113_i_i" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 112 'getelementptr' 'ct_coeffs_addr_2' <Predicate = (!exitcond_i_i9)> <Delay = 0.00>
ST_14 : Operation 113 [2/2] (2.77ns)   --->   "%ct_coeffs_load_2 = load i16* %ct_coeffs_addr_2, align 2" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 113 'load' 'ct_coeffs_load_2' <Predicate = (!exitcond_i_i9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "ret void" [owcpa.c:129]   --->   Operation 114 'ret' <Predicate = (exitcond_i_i9)> <Delay = 0.00>

State 15 <SV = 10> <Delay = 6.34>
ST_15 : Operation 115 [1/2] (2.77ns)   --->   "%ct_coeffs_load_1 = load i16* %ct_coeffs_addr_1, align 2" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 115 'load' 'ct_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i16 %ct_coeffs_load_1 to i8" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 116 'trunc' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_109_i_i_cast = sext i12 %tmp_109_i_i to i32" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 117 'sext' 'tmp_109_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_110_i_i = zext i32 %tmp_109_i_i_cast to i64" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 118 'zext' 'tmp_110_i_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [1230 x i8]* %c, i64 0, i64 %tmp_110_i_i" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 119 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (2.77ns)   --->   "store i8 %tmp_80, i8* %c_addr, align 1" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_15 : Operation 121 [1/2] (2.77ns)   --->   "%ct_coeffs_load_2 = load i16* %ct_coeffs_addr_2, align 2" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 121 'load' 'ct_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i16 %ct_coeffs_load_2 to i4" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 122 'trunc' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_115_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_81, i4 0)" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 123 'bitconcatenate' 'tmp_115_i_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_5_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %ct_coeffs_load_1, i32 8, i32 15)" [packq.c:9->packq.c:27->owcpa.c:128]   --->   Operation 124 'partselect' 'tmp_5_i_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.80ns)   --->   "%tmp_116_i_i = or i8 %tmp_115_i_i, %tmp_5_i_i" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 125 'or' 'tmp_116_i_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 126 [1/1] (1.77ns)   --->   "%tmp_117_i_i = add i12 1, %tmp_109_i_i" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 126 'add' 'tmp_117_i_i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_117_i_i_cast = sext i12 %tmp_117_i_i to i32" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 127 'sext' 'tmp_117_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_118_i_i = zext i32 %tmp_117_i_i_cast to i64" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 128 'zext' 'tmp_118_i_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [1230 x i8]* %c, i64 0, i64 %tmp_118_i_i" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 129 'getelementptr' 'c_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (2.77ns)   --->   "store i8 %tmp_116_i_i, i8* %c_addr_1, align 1" [packq.c:10->packq.c:27->owcpa.c:128]   --->   Operation 130 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_120_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %ct_coeffs_load_2, i32 4, i32 11)" [packq.c:11->packq.c:27->owcpa.c:128]   --->   Operation 131 'partselect' 'tmp_120_i_i' <Predicate = true> <Delay = 0.00>

State 16 <SV = 11> <Delay = 4.55>
ST_16 : Operation 132 [1/1] (1.77ns)   --->   "%tmp_121_i_i = add i12 2, %tmp_109_i_i" [packq.c:11->packq.c:27->owcpa.c:128]   --->   Operation 132 'add' 'tmp_121_i_i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_121_i_i_cast = sext i12 %tmp_121_i_i to i32" [packq.c:11->packq.c:27->owcpa.c:128]   --->   Operation 133 'sext' 'tmp_121_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_122_i_i = zext i32 %tmp_121_i_i_cast to i64" [packq.c:11->packq.c:27->owcpa.c:128]   --->   Operation 134 'zext' 'tmp_122_i_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr [1230 x i8]* %c, i64 0, i64 %tmp_122_i_i" [packq.c:11->packq.c:27->owcpa.c:128]   --->   Operation 135 'getelementptr' 'c_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (2.77ns)   --->   "store i8 %tmp_120_i_i, i8* %c_addr_2, align 1" [packq.c:11->packq.c:27->owcpa.c:128]   --->   Operation 136 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1230> <RAM>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "br label %.preheader" [packq.c:7->packq.c:27->owcpa.c:128]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	'alloca' operation ('x2.coeffs', owcpa.c:111) [5]  (0 ns)
	'call' operation (owcpa.c:118) to 'poly_S3_frombytes' [8]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:25->owcpa.c:119) [11]  (1.35 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:25->owcpa.c:119) [11]  (0 ns)
	'getelementptr' operation ('m_coeffs_addr', poly.c:26->owcpa.c:119) [18]  (0 ns)
	'load' operation ('m_coeffs_load', poly.c:26->owcpa.c:119) on array 'x2.coeffs', owcpa.c:111 [19]  (2.77 ns)

 <State 4>: 8.12ns
The critical path consists of the following:
	'load' operation ('m_coeffs_load', poly.c:26->owcpa.c:119) on array 'x2.coeffs', owcpa.c:111 [19]  (2.77 ns)
	'sub' operation ('tmp_105_i_cast', poly.c:26->owcpa.c:119) [21]  (1.78 ns)
	'or' operation ('tmp_30', poly.c:26->owcpa.c:119) [23]  (0.8 ns)
	'store' operation (poly.c:26->owcpa.c:119) of variable 'tmp_107_i', poly.c:26->owcpa.c:119 on array 'x2.coeffs', owcpa.c:111 [26]  (2.77 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 1.35ns
The critical path consists of the following:
	'call' operation (owcpa.c:123) to 'poly_S3_frombytes' [30]  (1.35 ns)

 <State 7>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:91->owcpa.c:124) [33]  (1.35 ns)

 <State 8>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:91->owcpa.c:124) [33]  (0 ns)
	'getelementptr' operation ('m_coeffs_addr_1', poly.c:92->owcpa.c:124) [40]  (0 ns)
	'load' operation ('m_coeffs_load_1', poly.c:92->owcpa.c:124) on array 'x2.coeffs', owcpa.c:111 [41]  (2.77 ns)

 <State 9>: 5.54ns
The critical path consists of the following:
	'load' operation ('m_coeffs_load_1', poly.c:92->owcpa.c:124) on array 'x2.coeffs', owcpa.c:111 [41]  (2.77 ns)
	'store' operation (poly.c:92->owcpa.c:124) of variable 'm_coeffs_load_1', poly.c:92->owcpa.c:124 on array 'r.coeffs', owcpa.c:111 [43]  (2.77 ns)

 <State 10>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:25->poly.c:93->owcpa.c:124) [48]  (0 ns)
	'getelementptr' operation ('liftm_coeffs_addr_1', poly.c:26->poly.c:93->owcpa.c:124) [55]  (0 ns)
	'load' operation ('liftm_coeffs_load', poly.c:26->poly.c:93->owcpa.c:124) on array 'r.coeffs', owcpa.c:111 [56]  (2.77 ns)

 <State 11>: 8.12ns
The critical path consists of the following:
	'load' operation ('liftm_coeffs_load', poly.c:26->poly.c:93->owcpa.c:124) on array 'r.coeffs', owcpa.c:111 [56]  (2.77 ns)
	'sub' operation ('tmp_105_i_i_cast', poly.c:26->poly.c:93->owcpa.c:124) [58]  (1.78 ns)
	'or' operation ('tmp_34', poly.c:26->poly.c:93->owcpa.c:124) [60]  (0.8 ns)
	'store' operation (poly.c:26->poly.c:93->owcpa.c:124) of variable 'tmp_107_i_i', poly.c:26->poly.c:93->owcpa.c:124 on array 'r.coeffs', owcpa.c:111 [63]  (2.77 ns)

 <State 12>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', owcpa.c:125) [68]  (0 ns)
	'getelementptr' operation ('ct_coeffs_addr', owcpa.c:126) [75]  (0 ns)
	'load' operation ('ct_coeffs_load', owcpa.c:126) on array 'a.coeffs', owcpa.c:111 [76]  (2.77 ns)

 <State 13>: 7.32ns
The critical path consists of the following:
	'load' operation ('ct_coeffs_load', owcpa.c:126) on array 'a.coeffs', owcpa.c:111 [76]  (2.77 ns)
	'add' operation ('tmp_cast', owcpa.c:126) [81]  (1.78 ns)
	'store' operation (owcpa.c:126) of variable 'tmp_161_cast', owcpa.c:126 on array 'a.coeffs', owcpa.c:111 [83]  (2.77 ns)

 <State 14>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', packq.c:7->packq.c:27->owcpa.c:128) [88]  (0 ns)
	'getelementptr' operation ('ct_coeffs_addr_1', packq.c:9->packq.c:27->owcpa.c:128) [97]  (0 ns)
	'load' operation ('ct_coeffs_load_1', packq.c:9->packq.c:27->owcpa.c:128) on array 'a.coeffs', owcpa.c:111 [98]  (2.77 ns)

 <State 15>: 6.34ns
The critical path consists of the following:
	'load' operation ('ct_coeffs_load_1', packq.c:9->packq.c:27->owcpa.c:128) on array 'a.coeffs', owcpa.c:111 [98]  (2.77 ns)
	'or' operation ('tmp_116_i_i', packq.c:10->packq.c:27->owcpa.c:128) [114]  (0.8 ns)
	'store' operation (packq.c:10->packq.c:27->owcpa.c:128) of variable 'tmp_116_i_i', packq.c:10->packq.c:27->owcpa.c:128 on array 'c' [119]  (2.77 ns)

 <State 16>: 4.55ns
The critical path consists of the following:
	'add' operation ('tmp_121_i_i', packq.c:11->packq.c:27->owcpa.c:128) [121]  (1.78 ns)
	'getelementptr' operation ('c_addr_2', packq.c:11->packq.c:27->owcpa.c:128) [124]  (0 ns)
	'store' operation (packq.c:11->packq.c:27->owcpa.c:128) of variable 'tmp_120_i_i', packq.c:11->packq.c:27->owcpa.c:128 on array 'c' [125]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
