## ========= DQ[15:0]
set_property PACKAGE_PIN K5 [get_ports {ddr3_dq[0]}]   ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[0]}]
set_property PACKAGE_PIN L3 [get_ports {ddr3_dq[1]}]   ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[1]}]
set_property PACKAGE_PIN K3 [get_ports {ddr3_dq[2]}]   ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[2]}]
set_property PACKAGE_PIN L6 [get_ports {ddr3_dq[3]}]   ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[3]}]
set_property PACKAGE_PIN M3 [get_ports {ddr3_dq[4]}]   ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[4]}]
set_property PACKAGE_PIN M1 [get_ports {ddr3_dq[5]}]   ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[5]}]
set_property PACKAGE_PIN L4 [get_ports {ddr3_dq[6]}]   ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[6]}]
set_property PACKAGE_PIN M2 [get_ports {ddr3_dq[7]}]   ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[7]}]
set_property PACKAGE_PIN V4 [get_ports {ddr3_dq[8]}]   ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[8]}]
set_property PACKAGE_PIN T5 [get_ports {ddr3_dq[9]}]   ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[9]}]
set_property PACKAGE_PIN U4 [get_ports {ddr3_dq[10]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[10]}]
set_property PACKAGE_PIN V5 [get_ports {ddr3_dq[11]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[11]}]
set_property PACKAGE_PIN V1 [get_ports {ddr3_dq[12]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[12]}]
set_property PACKAGE_PIN T3 [get_ports {ddr3_dq[13]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[13]}]
set_property PACKAGE_PIN U3 [get_ports {ddr3_dq[14]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[14]}]
set_property PACKAGE_PIN R3 [get_ports {ddr3_dq[15]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dq[15]}]

## ========= DM[1:0]
set_property PACKAGE_PIN L1 [get_ports {ddr3_dm[0]}]   ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[0]}]
set_property PACKAGE_PIN U1 [get_ports {ddr3_dm[1]}]   ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[1]}]

## ========= DQS pairs
set_property PACKAGE_PIN N2 [get_ports {ddr3_dqs_p[0]}] ; set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddr3_dqs_p[0]}]
set_property PACKAGE_PIN N1 [get_ports {ddr3_dqs_n[0]}] ; set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddr3_dqs_n[0]}]
set_property PACKAGE_PIN U2 [get_ports {ddr3_dqs_p[1]}] ; set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddr3_dqs_p[1]}]
set_property PACKAGE_PIN V2 [get_ports {ddr3_dqs_n[1]}] ; set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddr3_dqs_n[1]}]

## ========= Address bus A[13:0]
set_property PACKAGE_PIN T8 [get_ports {ddr3_addr[13]}] ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[13]}]
set_property PACKAGE_PIN T6 [get_ports {ddr3_addr[12]}] ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[12]}]
set_property PACKAGE_PIN U6 [get_ports {ddr3_addr[11]}] ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[11]}]
set_property PACKAGE_PIN R6 [get_ports {ddr3_addr[10]}] ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[10]}]
set_property PACKAGE_PIN V7 [get_ports {ddr3_addr[9]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[9]}]
set_property PACKAGE_PIN R8 [get_ports {ddr3_addr[8]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[8]}]
set_property PACKAGE_PIN U7 [get_ports {ddr3_addr[7]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[7]}]
set_property PACKAGE_PIN V6 [get_ports {ddr3_addr[6]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[6]}]
set_property PACKAGE_PIN R7 [get_ports {ddr3_addr[5]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[5]}]
set_property PACKAGE_PIN N6 [get_ports {ddr3_addr[4]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[4]}]
set_property PACKAGE_PIN T1 [get_ports {ddr3_addr[3]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[3]}]
set_property PACKAGE_PIN N4 [get_ports {ddr3_addr[2]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[2]}]
set_property PACKAGE_PIN M6 [get_ports {ddr3_addr[1]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[1]}]
set_property PACKAGE_PIN R2 [get_ports {ddr3_addr[0]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_addr[0]}]

## ========= Bank Address BA[2:0]
set_property PACKAGE_PIN P2 [get_ports {ddr3_ba[2]}]   ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_ba[2]}]
set_property PACKAGE_PIN P4 [get_ports {ddr3_ba[1]}]   ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_ba[1]}]
set_property PACKAGE_PIN R1 [get_ports {ddr3_ba[0]}]   ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_ba[0]}]

## ========= CK pair to DRAM
set_property PACKAGE_PIN U9 [get_ports {ddr3_ck_p[0]}] ; set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddr3_ck_p[0]}]
set_property PACKAGE_PIN V9 [get_ports {ddr3_ck_n[0]}] ; set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddr3_ck_n[0]}]

# --- Enable internal VREF for DDR banks (so VREF pins become GPIO) ---
# Use conditionals so this file works across variants; it only sets VREF on banks that exist.

# Enable internal Vref on the DDR banks so VREF pins aren't reserved
set_property INTERNAL_VREF 0.750 [get_iobanks 34]
set_property INTERNAL_VREF 0.750 [get_iobanks 35]

# Auto-enable INTERNAL_VREF=0.750 on whatever banks your DDR ports occupy
set ddr_ports [list {ddr3_dq[*]} {ddr3_addr[*]} {ddr3_ba[*]} {ddr3_dqs_p[*]} {ddr3_dqs_n[*]} \
                       {ddr3_dm[*]} {ddr3_ck_p[*]} {ddr3_ck_n[*]} {ddr3_cke[*]} {ddr3_odt[*]} \
                       {ddr3_cs_n[*]} ddr3_ras_n ddr3_cas_n ddr3_we_n]
set ddr_banks [lsort -unique [get_iobanks -of_objects [get_ports $ddr_ports]]]
foreach b $ddr_banks { set_property INTERNAL_VREF 0.750 [get_iobanks $b] }



if {[llength [get_iobanks 34]]} { set_property INTERNAL_VREF 0.75 [get_iobanks 34] }
if {[llength [get_iobanks 35]]} { set_property INTERNAL_VREF 0.75 [get_iobanks 35] }


## ========= Control signals
set_property PACKAGE_PIN P3 [get_ports ddr3_ras_n]     ; set_property IOSTANDARD SSTL15 [get_ports ddr3_ras_n]
set_property PACKAGE_PIN M4 [get_ports ddr3_cas_n]     ; set_property IOSTANDARD SSTL15 [get_ports ddr3_cas_n]
set_property PACKAGE_PIN P5 [get_ports ddr3_we_n]      ; set_property IOSTANDARD SSTL15 [get_ports ddr3_we_n]
set_property PACKAGE_PIN K6 [get_ports ddr3_reset_n]   ; set_property IOSTANDARD LVCMOS15 [get_ports ddr3_reset_n]
set_property PACKAGE_PIN N5 [get_ports {ddr3_cke[0]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_cke[0]}]
set_property PACKAGE_PIN R5 [get_ports {ddr3_odt[0]}]  ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_odt[0]}]
set_property PACKAGE_PIN U8 [get_ports {ddr3_cs_n[0]}] ; set_property IOSTANDARD SSTL15 [get_ports {ddr3_cs_n[0]}]

