irun(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s039: Started on Nov 06, 2020 at 22:11:27 CST
irun
	/home/eric/Documents/VLSI/Hw2/N26091530/./sim/top_tb.sv
	-sdf_file /home/eric/Documents/VLSI/Hw2/N26091530/./syn/top_syn.sdf
	+incdir+/home/eric/Documents/VLSI/Hw2/N26091530/./syn+/home/eric/Documents/VLSI/Hw2/N26091530/./include+/home/eric/Documents/VLSI/Hw2/N26091530/./sim
	+define+SYN+prog0
	-define CYCLE=10.0
	-define MAX=600000
	+access+r
	+prog_path=/home/eric/Documents/VLSI/Hw2/N26091530/./sim/prog0

   User defined plus("+") options:
	+prog_path=/home/eric/Documents/VLSI/Hw2/N26091530/./sim/prog0

ncvlog: *W,NOTIND: unable to access -INCDIR /home/eric/Documents/VLSI/Hw2/N26091530/./syn (No such file or directory).
file: /home/eric/Documents/VLSI/Hw2/N26091530/./sim/top_tb.sv
`define CYCLE 10.0 // Cycle time
                                |
ncvlog: *W,MACNDF (/home/eric/Documents/VLSI/Hw2/N26091530/./sim/top_tb.sv,2|32): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 300000 // Max cycle number
                                      |
ncvlog: *W,MACNDF (/home/eric/Documents/VLSI/Hw2/N26091530/./sim/top_tb.sv,3|38): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`include "top_syn.v"
                   |
ncvlog: *E,COFILX (/home/eric/Documents/VLSI/Hw2/N26091530/./sim/top_tb.sv,5|19): cannot open include file 'top_syn.v'.
	module worklib.SRAM:v
		errors: 0, warnings: 0
`include "/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib"
                                                                                                                                      |
ncvlog: *E,COFILX (/home/eric/Documents/VLSI/Hw2/N26091530/./sim/top_tb.sv,8|134): cannot open include file '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib'.
    $value$plusargs("prog_path=%s", prog_path);
                  |
ncvlog: *W,NOSYST (/home/eric/Documents/VLSI/Hw2/N26091530/./sim/top_tb.sv,43|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
      $fscanf(gf, "%h\n", GOLDEN[num]);
            |
ncvlog: *W,NOSYST (/home/eric/Documents/VLSI/Hw2/N26091530/./sim/top_tb.sv,65|12): System function '$fscanf' invoked as a task. Return value will be ignored.
	module worklib.top_tb:sv
		errors: 0, warnings: 2
ncvlog: *W,SPDUSD: Include directory /home/eric/Documents/VLSI/Hw2/N26091530/./include given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 1, warnings: 4
irun: *E,VLGERR: An error occurred during parsing.  Review the log file for errors with the code *E and fix those identified problems to proceed.  Exiting with code (status 1).
TOOL:	irun(64)	15.20-s039: Exiting on Nov 06, 2020 at 22:11:27 CST  (total: 00:00:00)
