#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x11ce60990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11ce74990 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x11ce73ba0 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x120050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11ceb3080_0 .net "in", 31 0, o0x120050010;  0 drivers
v0x11cebc500_0 .var "out", 31 0;
S_0x11cea8e00 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1200500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11cebc5c0_0 .net "clk", 0 0, o0x1200500d0;  0 drivers
o0x120050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11cebc660_0 .net "data_address", 31 0, o0x120050100;  0 drivers
o0x120050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x11cebc710_0 .net "data_read", 0 0, o0x120050130;  0 drivers
v0x11cebc7c0_0 .var "data_readdata", 31 0;
o0x120050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x11cebc870_0 .net "data_write", 0 0, o0x120050190;  0 drivers
o0x1200501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11cebc950_0 .net "data_writedata", 31 0, o0x1200501c0;  0 drivers
S_0x11cea7b90 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x120050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x11cebca90_0 .net "clk", 0 0, o0x120050310;  0 drivers
v0x11cebcb40_0 .var "curr_addr", 31 0;
o0x120050370 .functor BUFZ 1, C4<z>; HiZ drive
v0x11cebcbf0_0 .net "enable", 0 0, o0x120050370;  0 drivers
o0x1200503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11cebcca0_0 .net "next_addr", 31 0, o0x1200503a0;  0 drivers
o0x1200503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11cebcd50_0 .net "reset", 0 0, o0x1200503d0;  0 drivers
E_0x11ce93c10 .event posedge, v0x11cebca90_0;
S_0x11ce99760 .scope module, "srl_tb" "srl_tb" 7 1;
 .timescale 0 0;
v0x11cec9b80_0 .net "active", 0 0, L_0x11ced24c0;  1 drivers
v0x11cec9c30_0 .var "clk", 0 0;
v0x11cec9d40_0 .var "clk_enable", 0 0;
v0x11cec9dd0_0 .net "data_address", 31 0, v0x11cec7960_0;  1 drivers
v0x11cec9e60_0 .net "data_read", 0 0, L_0x11ced1c20;  1 drivers
v0x11cec9ef0_0 .var "data_readdata", 31 0;
v0x11cec9f80_0 .net "data_write", 0 0, L_0x11ced15d0;  1 drivers
v0x11ceca010_0 .net "data_writedata", 31 0, v0x11cec0600_0;  1 drivers
v0x11ceca0e0_0 .net "instr_address", 31 0, L_0x11ced25f0;  1 drivers
v0x11ceca1f0_0 .var "instr_readdata", 31 0;
v0x11ceca280_0 .net "register_v0", 31 0, L_0x11ced0040;  1 drivers
v0x11ceca350_0 .var "reset", 0 0;
S_0x11cebceb0 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x11ce99760;
 .timescale 0 0;
v0x11cebd080_0 .var "expected", 31 0;
v0x11cebd140_0 .var "funct", 5 0;
v0x11cebd1f0_0 .var "i", 4 0;
v0x11cebd2b0_0 .var "imm", 15 0;
v0x11cebd360_0 .var "imm_instr", 31 0;
v0x11cebd450_0 .var "opcode", 5 0;
v0x11cebd500_0 .var "r_instr", 31 0;
v0x11cebd5b0_0 .var "rd", 4 0;
v0x11cebd660_0 .var "rs", 4 0;
v0x11cebd770_0 .var "rt", 4 0;
v0x11cebd820_0 .var "shamt", 4 0;
v0x11cebd8d0_0 .var "test", 31 0;
E_0x11cea65c0 .event posedge, v0x11cec0970_0;
S_0x11cebd980 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x11ce99760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x11cecafb0 .functor OR 1, L_0x11cecac60, L_0x11cecae70, C4<0>, C4<0>;
L_0x11cecb0a0 .functor BUFZ 1, L_0x11ceca750, C4<0>, C4<0>, C4<0>;
L_0x11cecb430 .functor BUFZ 1, L_0x11ceca870, C4<0>, C4<0>, C4<0>;
L_0x11cecb580 .functor AND 1, L_0x11ceca750, L_0x11cecb6d0, C4<1>, C4<1>;
L_0x11cecb870 .functor OR 1, L_0x11cecb580, L_0x11cecb5f0, C4<0>, C4<0>;
L_0x11cecb9b0 .functor OR 1, L_0x11cecb870, L_0x11cecb350, C4<0>, C4<0>;
L_0x11cecbaa0 .functor OR 1, L_0x11cecb9b0, L_0x11ceccd40, C4<0>, C4<0>;
L_0x11cecbb90 .functor OR 1, L_0x11cecbaa0, L_0x11cecc820, C4<0>, C4<0>;
L_0x11cecc6e0 .functor AND 1, L_0x11cecc1f0, L_0x11cecc310, C4<1>, C4<1>;
L_0x11cecc820 .functor OR 1, L_0x11cecbf90, L_0x11cecc6e0, C4<0>, C4<0>;
L_0x11ceccd40 .functor AND 1, L_0x11cecc4c0, L_0x11cecc9b0, C4<1>, C4<1>;
L_0x11cecd2c0 .functor OR 1, L_0x11ceccbe0, L_0x11ceccf70, C4<0>, C4<0>;
L_0x11ceca500 .functor OR 1, L_0x11cecd650, L_0x11cecd900, C4<0>, C4<0>;
L_0x11cecdce0 .functor AND 1, L_0x11cecb250, L_0x11ceca500, C4<1>, C4<1>;
L_0x11cecde70 .functor OR 1, L_0x11cecdac0, L_0x11cecdfb0, C4<0>, C4<0>;
L_0x11cecdc70 .functor OR 1, L_0x11cecde70, L_0x11cece260, C4<0>, C4<0>;
L_0x11cece3c0 .functor AND 1, L_0x11ceca750, L_0x11cecdc70, C4<1>, C4<1>;
L_0x11cece090 .functor AND 1, L_0x11ceca750, L_0x11cece580, C4<1>, C4<1>;
L_0x11cecc600 .functor AND 1, L_0x11ceca750, L_0x11cece100, C4<1>, C4<1>;
L_0x11cecefd0 .functor AND 1, v0x11cec7840_0, v0x11cec9880_0, C4<1>, C4<1>;
L_0x11cecf040 .functor AND 1, L_0x11cecefd0, L_0x11cecbb90, C4<1>, C4<1>;
L_0x11cecf340 .functor OR 1, L_0x11cecc820, L_0x11ceccd40, C4<0>, C4<0>;
L_0x11ced00b0 .functor BUFZ 32, L_0x11cecfce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11ced0260 .functor BUFZ 32, L_0x11cecff90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11ced0f00 .functor AND 1, v0x11cec9d40_0, L_0x11cece3c0, C4<1>, C4<1>;
L_0x11ced1040 .functor AND 1, L_0x11ced0f00, v0x11cec7840_0, C4<1>, C4<1>;
L_0x11cecfa00 .functor AND 1, L_0x11ced1040, L_0x11ced1190, C4<1>, C4<1>;
L_0x11ced1560 .functor AND 1, v0x11cec7840_0, v0x11cec9880_0, C4<1>, C4<1>;
L_0x11ced15d0 .functor AND 1, L_0x11ced1560, L_0x11cecbd20, C4<1>, C4<1>;
L_0x11ced12b0 .functor OR 1, L_0x11ced1480, L_0x11ced1770, C4<0>, C4<0>;
L_0x11ced1ab0 .functor AND 1, L_0x11ced12b0, L_0x11ced13a0, C4<1>, C4<1>;
L_0x11ced1c20 .functor OR 1, L_0x11cecb350, L_0x11ced1ab0, C4<0>, C4<0>;
L_0x11ced24c0 .functor BUFZ 1, v0x11cec7840_0, C4<0>, C4<0>, C4<0>;
L_0x11ced25f0 .functor BUFZ 32, v0x11cec78d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11cec29b0_0 .net *"_ivl_102", 31 0, L_0x11cecc910;  1 drivers
L_0x1200884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11cec2a40_0 .net *"_ivl_105", 25 0, L_0x1200884d8;  1 drivers
L_0x120088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11cec2ad0_0 .net/2u *"_ivl_106", 31 0, L_0x120088520;  1 drivers
v0x11cec2b60_0 .net *"_ivl_108", 0 0, L_0x11cecc4c0;  1 drivers
v0x11cec2bf0_0 .net *"_ivl_111", 5 0, L_0x11ceccb40;  1 drivers
L_0x120088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x11cec2c90_0 .net/2u *"_ivl_112", 5 0, L_0x120088568;  1 drivers
v0x11cec2d40_0 .net *"_ivl_114", 0 0, L_0x11cecc9b0;  1 drivers
v0x11cec2de0_0 .net *"_ivl_118", 31 0, L_0x11cecced0;  1 drivers
L_0x1200880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x11cec2e90_0 .net/2u *"_ivl_12", 5 0, L_0x1200880a0;  1 drivers
L_0x1200885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11cec2fa0_0 .net *"_ivl_121", 25 0, L_0x1200885b0;  1 drivers
L_0x1200885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x11cec3050_0 .net/2u *"_ivl_122", 31 0, L_0x1200885f8;  1 drivers
v0x11cec3100_0 .net *"_ivl_124", 0 0, L_0x11ceccbe0;  1 drivers
v0x11cec31a0_0 .net *"_ivl_126", 31 0, L_0x11cecd0a0;  1 drivers
L_0x120088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11cec3250_0 .net *"_ivl_129", 25 0, L_0x120088640;  1 drivers
L_0x120088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x11cec3300_0 .net/2u *"_ivl_130", 31 0, L_0x120088688;  1 drivers
v0x11cec33b0_0 .net *"_ivl_132", 0 0, L_0x11ceccf70;  1 drivers
v0x11cec3450_0 .net *"_ivl_136", 31 0, L_0x11cecd3b0;  1 drivers
L_0x1200886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11cec35e0_0 .net *"_ivl_139", 25 0, L_0x1200886d0;  1 drivers
L_0x120088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11cec3670_0 .net/2u *"_ivl_140", 31 0, L_0x120088718;  1 drivers
v0x11cec3720_0 .net *"_ivl_142", 0 0, L_0x11cecb250;  1 drivers
v0x11cec37c0_0 .net *"_ivl_145", 5 0, L_0x11cecd760;  1 drivers
L_0x120088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x11cec3870_0 .net/2u *"_ivl_146", 5 0, L_0x120088760;  1 drivers
v0x11cec3920_0 .net *"_ivl_148", 0 0, L_0x11cecd650;  1 drivers
v0x11cec39c0_0 .net *"_ivl_151", 5 0, L_0x11cecda20;  1 drivers
L_0x1200887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x11cec3a70_0 .net/2u *"_ivl_152", 5 0, L_0x1200887a8;  1 drivers
v0x11cec3b20_0 .net *"_ivl_154", 0 0, L_0x11cecd900;  1 drivers
v0x11cec3bc0_0 .net *"_ivl_157", 0 0, L_0x11ceca500;  1 drivers
L_0x1200880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x11cec3c60_0 .net/2u *"_ivl_16", 5 0, L_0x1200880e8;  1 drivers
v0x11cec3d10_0 .net *"_ivl_161", 1 0, L_0x11cecdd90;  1 drivers
L_0x1200887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x11cec3dc0_0 .net/2u *"_ivl_162", 1 0, L_0x1200887f0;  1 drivers
v0x11cec3e70_0 .net *"_ivl_164", 0 0, L_0x11cecdac0;  1 drivers
L_0x120088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x11cec3f10_0 .net/2u *"_ivl_166", 5 0, L_0x120088838;  1 drivers
v0x11cec3fc0_0 .net *"_ivl_168", 0 0, L_0x11cecdfb0;  1 drivers
v0x11cec34f0_0 .net *"_ivl_171", 0 0, L_0x11cecde70;  1 drivers
L_0x120088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x11cec4250_0 .net/2u *"_ivl_172", 5 0, L_0x120088880;  1 drivers
v0x11cec42e0_0 .net *"_ivl_174", 0 0, L_0x11cece260;  1 drivers
v0x11cec4370_0 .net *"_ivl_177", 0 0, L_0x11cecdc70;  1 drivers
L_0x1200888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x11cec4400_0 .net/2u *"_ivl_180", 5 0, L_0x1200888c8;  1 drivers
v0x11cec44a0_0 .net *"_ivl_182", 0 0, L_0x11cece580;  1 drivers
L_0x120088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x11cec4540_0 .net/2u *"_ivl_186", 5 0, L_0x120088910;  1 drivers
v0x11cec45f0_0 .net *"_ivl_188", 0 0, L_0x11cece100;  1 drivers
L_0x120088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x11cec4690_0 .net/2u *"_ivl_196", 4 0, L_0x120088958;  1 drivers
v0x11cec4740_0 .net *"_ivl_199", 4 0, L_0x11cece6c0;  1 drivers
v0x11cec47f0_0 .net *"_ivl_20", 31 0, L_0x11cecaac0;  1 drivers
v0x11cec48a0_0 .net *"_ivl_201", 4 0, L_0x11cecec80;  1 drivers
v0x11cec4950_0 .net *"_ivl_202", 4 0, L_0x11ceced20;  1 drivers
v0x11cec4a00_0 .net *"_ivl_207", 0 0, L_0x11cecefd0;  1 drivers
v0x11cec4aa0_0 .net *"_ivl_211", 0 0, L_0x11cecf340;  1 drivers
L_0x1200889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11cec4b40_0 .net/2u *"_ivl_212", 31 0, L_0x1200889a0;  1 drivers
v0x11cec4bf0_0 .net *"_ivl_214", 31 0, L_0x11cecf430;  1 drivers
v0x11cec4ca0_0 .net *"_ivl_216", 31 0, L_0x11cecedc0;  1 drivers
v0x11cec4d50_0 .net *"_ivl_218", 31 0, L_0x11cecf6d0;  1 drivers
v0x11cec4e00_0 .net *"_ivl_220", 31 0, L_0x11cecf590;  1 drivers
v0x11cec4eb0_0 .net *"_ivl_229", 0 0, L_0x11ced0f00;  1 drivers
L_0x120088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11cec4f50_0 .net *"_ivl_23", 25 0, L_0x120088130;  1 drivers
v0x11cec5000_0 .net *"_ivl_231", 0 0, L_0x11ced1040;  1 drivers
v0x11cec50a0_0 .net *"_ivl_232", 31 0, L_0x11ced10b0;  1 drivers
L_0x120088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11cec5150_0 .net *"_ivl_235", 30 0, L_0x120088ac0;  1 drivers
L_0x120088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x11cec5200_0 .net/2u *"_ivl_236", 31 0, L_0x120088b08;  1 drivers
v0x11cec52b0_0 .net *"_ivl_238", 0 0, L_0x11ced1190;  1 drivers
L_0x120088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x11cec5350_0 .net/2u *"_ivl_24", 31 0, L_0x120088178;  1 drivers
v0x11cec5400_0 .net *"_ivl_243", 0 0, L_0x11ced1560;  1 drivers
L_0x120088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x11cec54a0_0 .net/2u *"_ivl_246", 5 0, L_0x120088b50;  1 drivers
L_0x120088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x11cec5550_0 .net/2u *"_ivl_250", 5 0, L_0x120088b98;  1 drivers
v0x11cec5600_0 .net *"_ivl_257", 0 0, L_0x11ced13a0;  1 drivers
v0x11cec4060_0 .net *"_ivl_259", 0 0, L_0x11ced1ab0;  1 drivers
v0x11cec4100_0 .net *"_ivl_26", 0 0, L_0x11cecac60;  1 drivers
L_0x120088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x11cec41a0_0 .net/2u *"_ivl_262", 5 0, L_0x120088be0;  1 drivers
L_0x120088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x11cec5690_0 .net/2u *"_ivl_266", 5 0, L_0x120088c28;  1 drivers
v0x11cec5740_0 .net *"_ivl_271", 15 0, L_0x11ced2160;  1 drivers
v0x11cec57f0_0 .net *"_ivl_272", 17 0, L_0x11ced1d10;  1 drivers
L_0x120088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11cec58a0_0 .net *"_ivl_275", 1 0, L_0x120088cb8;  1 drivers
v0x11cec5950_0 .net *"_ivl_278", 15 0, L_0x11ced2420;  1 drivers
v0x11cec5a00_0 .net *"_ivl_28", 31 0, L_0x11cecad80;  1 drivers
L_0x120088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11cec5ab0_0 .net *"_ivl_280", 1 0, L_0x120088d00;  1 drivers
v0x11cec5b60_0 .net *"_ivl_283", 0 0, L_0x11ced2340;  1 drivers
L_0x120088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x11cec5c10_0 .net/2u *"_ivl_284", 13 0, L_0x120088d48;  1 drivers
L_0x120088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x11cec5cc0_0 .net/2u *"_ivl_286", 13 0, L_0x120088d90;  1 drivers
v0x11cec5d70_0 .net *"_ivl_288", 13 0, L_0x11ced26e0;  1 drivers
L_0x1200881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11cec5e20_0 .net *"_ivl_31", 25 0, L_0x1200881c0;  1 drivers
L_0x120088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x11cec5ed0_0 .net/2u *"_ivl_32", 31 0, L_0x120088208;  1 drivers
v0x11cec5f80_0 .net *"_ivl_34", 0 0, L_0x11cecae70;  1 drivers
v0x11cec6020_0 .net *"_ivl_4", 31 0, L_0x11ceca620;  1 drivers
v0x11cec60d0_0 .net *"_ivl_41", 2 0, L_0x11cecb150;  1 drivers
L_0x120088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x11cec6180_0 .net/2u *"_ivl_42", 2 0, L_0x120088250;  1 drivers
v0x11cec6230_0 .net *"_ivl_49", 2 0, L_0x11cecb4e0;  1 drivers
L_0x120088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x11cec62e0_0 .net/2u *"_ivl_50", 2 0, L_0x120088298;  1 drivers
v0x11cec6390_0 .net *"_ivl_55", 0 0, L_0x11cecb6d0;  1 drivers
v0x11cec6430_0 .net *"_ivl_57", 0 0, L_0x11cecb580;  1 drivers
v0x11cec64d0_0 .net *"_ivl_59", 0 0, L_0x11cecb870;  1 drivers
v0x11cec6570_0 .net *"_ivl_61", 0 0, L_0x11cecb9b0;  1 drivers
v0x11cec6610_0 .net *"_ivl_63", 0 0, L_0x11cecbaa0;  1 drivers
v0x11cec66b0_0 .net *"_ivl_67", 2 0, L_0x11cecbc60;  1 drivers
L_0x1200882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x11cec6760_0 .net/2u *"_ivl_68", 2 0, L_0x1200882e0;  1 drivers
L_0x120088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11cec6810_0 .net *"_ivl_7", 25 0, L_0x120088010;  1 drivers
v0x11cec68c0_0 .net *"_ivl_72", 31 0, L_0x11cecbef0;  1 drivers
L_0x120088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11cec6970_0 .net *"_ivl_75", 25 0, L_0x120088328;  1 drivers
L_0x120088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x11cec6a20_0 .net/2u *"_ivl_76", 31 0, L_0x120088370;  1 drivers
v0x11cec6ad0_0 .net *"_ivl_78", 0 0, L_0x11cecbf90;  1 drivers
L_0x120088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11cec6b70_0 .net/2u *"_ivl_8", 31 0, L_0x120088058;  1 drivers
v0x11cec6c20_0 .net *"_ivl_80", 31 0, L_0x11cecc150;  1 drivers
L_0x1200883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11cec6cd0_0 .net *"_ivl_83", 25 0, L_0x1200883b8;  1 drivers
L_0x120088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x11cec6d80_0 .net/2u *"_ivl_84", 31 0, L_0x120088400;  1 drivers
v0x11cec6e30_0 .net *"_ivl_86", 0 0, L_0x11cecc1f0;  1 drivers
v0x11cec6ed0_0 .net *"_ivl_89", 0 0, L_0x11cecc0b0;  1 drivers
v0x11cec6f80_0 .net *"_ivl_90", 31 0, L_0x11cecc3c0;  1 drivers
L_0x120088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11cec7030_0 .net *"_ivl_93", 30 0, L_0x120088448;  1 drivers
L_0x120088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x11cec70e0_0 .net/2u *"_ivl_94", 31 0, L_0x120088490;  1 drivers
v0x11cec7190_0 .net *"_ivl_96", 0 0, L_0x11cecc310;  1 drivers
v0x11cec7230_0 .net *"_ivl_99", 0 0, L_0x11cecc6e0;  1 drivers
v0x11cec72d0_0 .net "active", 0 0, L_0x11ced24c0;  alias, 1 drivers
v0x11cec7370_0 .net "alu_op1", 31 0, L_0x11ced00b0;  1 drivers
v0x11cec7410_0 .net "alu_op2", 31 0, L_0x11ced0260;  1 drivers
v0x11cec74b0_0 .net "alui_instr", 0 0, L_0x11cecb5f0;  1 drivers
v0x11cec7550_0 .net "b_flag", 0 0, v0x11cebe5e0_0;  1 drivers
v0x11cec7600_0 .net "b_imm", 17 0, L_0x11ced2220;  1 drivers
v0x11cec7690_0 .net "b_offset", 31 0, L_0x11ced2860;  1 drivers
v0x11cec7720_0 .net "clk", 0 0, v0x11cec9c30_0;  1 drivers
v0x11cec77b0_0 .net "clk_enable", 0 0, v0x11cec9d40_0;  1 drivers
v0x11cec7840_0 .var "cpu_active", 0 0;
v0x11cec78d0_0 .var "curr_addr", 31 0;
v0x11cec7960_0 .var "data_address", 31 0;
v0x11cec7a00_0 .net "data_read", 0 0, L_0x11ced1c20;  alias, 1 drivers
v0x11cec7aa0_0 .net "data_readdata", 31 0, v0x11cec9ef0_0;  1 drivers
v0x11cec7b80_0 .net "data_write", 0 0, L_0x11ced15d0;  alias, 1 drivers
v0x11cec7c20_0 .net "data_writedata", 31 0, v0x11cec0600_0;  alias, 1 drivers
v0x11cec7cc0_0 .var "delay_slot", 31 0;
v0x11cec7d60_0 .net "effective_addr", 31 0, v0x11cebe9a0_0;  1 drivers
v0x11cec7e00_0 .net "funct_code", 5 0, L_0x11ceca580;  1 drivers
v0x11cec7eb0_0 .net "hi_out", 31 0, v0x11cec0a00_0;  1 drivers
v0x11cec7f70_0 .net "hl_reg_enable", 0 0, L_0x11cecfa00;  1 drivers
v0x11cec8040_0 .net "instr_address", 31 0, L_0x11ced25f0;  alias, 1 drivers
v0x11cec80e0_0 .net "instr_opcode", 5 0, L_0x11ceca460;  1 drivers
v0x11cec8180_0 .net "instr_readdata", 31 0, v0x11ceca1f0_0;  1 drivers
v0x11cec8250_0 .net "j_imm", 0 0, L_0x11cecd2c0;  1 drivers
v0x11cec82f0_0 .net "j_reg", 0 0, L_0x11cecdce0;  1 drivers
v0x11cec8390_0 .net "link_const", 0 0, L_0x11cecc820;  1 drivers
v0x11cec8430_0 .net "link_reg", 0 0, L_0x11ceccd40;  1 drivers
v0x11cec84d0_0 .net "lo_out", 31 0, v0x11cec1110_0;  1 drivers
v0x11cec8570_0 .net "load_data", 31 0, v0x11cebfa50_0;  1 drivers
v0x11cec8620_0 .net "load_instr", 0 0, L_0x11cecb350;  1 drivers
v0x11cec86b0_0 .net "lw", 0 0, L_0x11ceca870;  1 drivers
v0x11cec8750_0 .net "lwl", 0 0, L_0x11ced16c0;  1 drivers
v0x11cec87f0_0 .net "lwr", 0 0, L_0x11ced1850;  1 drivers
v0x11cec8890_0 .net "mem_to_reg", 0 0, L_0x11cecb430;  1 drivers
v0x11cec8930_0 .net "mfhi", 0 0, L_0x11cece090;  1 drivers
v0x11cec89d0_0 .net "mflo", 0 0, L_0x11cecc600;  1 drivers
v0x11cec8a70_0 .net "movefrom", 0 0, L_0x11cecafb0;  1 drivers
v0x11cec8b10_0 .net "muldiv", 0 0, L_0x11cece3c0;  1 drivers
v0x11cec8bb0_0 .var "next_delay_slot", 31 0;
v0x11cec8c60_0 .net "partial_store", 0 0, L_0x11ced12b0;  1 drivers
v0x11cec8d00_0 .net "r_format", 0 0, L_0x11ceca750;  1 drivers
v0x11cec8da0_0 .net "reg_a_read_data", 31 0, L_0x11cecfce0;  1 drivers
v0x11cec8e60_0 .net "reg_a_read_index", 4 0, L_0x11cecea20;  1 drivers
v0x11cec8f10_0 .net "reg_b_read_data", 31 0, L_0x11cecff90;  1 drivers
v0x11cec8fe0_0 .net "reg_b_read_index", 4 0, L_0x11cece620;  1 drivers
v0x11cec9080_0 .net "reg_dst", 0 0, L_0x11cecb0a0;  1 drivers
v0x11cec9110_0 .net "reg_write", 0 0, L_0x11cecbb90;  1 drivers
v0x11cec91b0_0 .net "reg_write_data", 31 0, L_0x11cecf960;  1 drivers
v0x11cec9270_0 .net "reg_write_enable", 0 0, L_0x11cecf040;  1 drivers
v0x11cec9320_0 .net "reg_write_index", 4 0, L_0x11ceceb80;  1 drivers
v0x11cec93d0_0 .net "register_v0", 31 0, L_0x11ced0040;  alias, 1 drivers
v0x11cec9480_0 .net "reset", 0 0, v0x11ceca350_0;  1 drivers
v0x11cec9510_0 .net "result", 31 0, v0x11cebedf0_0;  1 drivers
v0x11cec95c0_0 .net "result_hi", 31 0, v0x11cebe790_0;  1 drivers
v0x11cec9690_0 .net "result_lo", 31 0, v0x11cebe8f0_0;  1 drivers
v0x11cec9760_0 .net "sb", 0 0, L_0x11ced1480;  1 drivers
v0x11cec97f0_0 .net "sh", 0 0, L_0x11ced1770;  1 drivers
v0x11cec9880_0 .var "state", 0 0;
v0x11cec9920_0 .net "store_instr", 0 0, L_0x11cecbd20;  1 drivers
v0x11cec99c0_0 .net "sw", 0 0, L_0x11ceca9e0;  1 drivers
E_0x11cebd3f0/0 .event edge, v0x11cebe5e0_0, v0x11cec7cc0_0, v0x11cec7690_0, v0x11cec8250_0;
E_0x11cebd3f0/1 .event edge, v0x11cebe840_0, v0x11cec82f0_0, v0x11cec1dd0_0, v0x11cec78d0_0;
E_0x11cebd3f0 .event/or E_0x11cebd3f0/0, E_0x11cebd3f0/1;
E_0x11cebdd10 .event edge, v0x11cec8750_0, v0x11cec87f0_0, v0x11cec0300_0, v0x11cebe9a0_0;
L_0x11ceca460 .part v0x11ceca1f0_0, 26, 6;
L_0x11ceca580 .part v0x11ceca1f0_0, 0, 6;
L_0x11ceca620 .concat [ 6 26 0 0], L_0x11ceca460, L_0x120088010;
L_0x11ceca750 .cmp/eq 32, L_0x11ceca620, L_0x120088058;
L_0x11ceca870 .cmp/eq 6, L_0x11ceca460, L_0x1200880a0;
L_0x11ceca9e0 .cmp/eq 6, L_0x11ceca460, L_0x1200880e8;
L_0x11cecaac0 .concat [ 6 26 0 0], L_0x11ceca460, L_0x120088130;
L_0x11cecac60 .cmp/eq 32, L_0x11cecaac0, L_0x120088178;
L_0x11cecad80 .concat [ 6 26 0 0], L_0x11ceca460, L_0x1200881c0;
L_0x11cecae70 .cmp/eq 32, L_0x11cecad80, L_0x120088208;
L_0x11cecb150 .part L_0x11ceca460, 3, 3;
L_0x11cecb350 .cmp/eq 3, L_0x11cecb150, L_0x120088250;
L_0x11cecb4e0 .part L_0x11ceca460, 3, 3;
L_0x11cecb5f0 .cmp/eq 3, L_0x11cecb4e0, L_0x120088298;
L_0x11cecb6d0 .reduce/nor L_0x11cece3c0;
L_0x11cecbc60 .part L_0x11ceca460, 3, 3;
L_0x11cecbd20 .cmp/eq 3, L_0x11cecbc60, L_0x1200882e0;
L_0x11cecbef0 .concat [ 6 26 0 0], L_0x11ceca460, L_0x120088328;
L_0x11cecbf90 .cmp/eq 32, L_0x11cecbef0, L_0x120088370;
L_0x11cecc150 .concat [ 6 26 0 0], L_0x11ceca460, L_0x1200883b8;
L_0x11cecc1f0 .cmp/eq 32, L_0x11cecc150, L_0x120088400;
L_0x11cecc0b0 .part v0x11ceca1f0_0, 20, 1;
L_0x11cecc3c0 .concat [ 1 31 0 0], L_0x11cecc0b0, L_0x120088448;
L_0x11cecc310 .cmp/eq 32, L_0x11cecc3c0, L_0x120088490;
L_0x11cecc910 .concat [ 6 26 0 0], L_0x11ceca460, L_0x1200884d8;
L_0x11cecc4c0 .cmp/eq 32, L_0x11cecc910, L_0x120088520;
L_0x11ceccb40 .part v0x11ceca1f0_0, 0, 6;
L_0x11cecc9b0 .cmp/eq 6, L_0x11ceccb40, L_0x120088568;
L_0x11cecced0 .concat [ 6 26 0 0], L_0x11ceca460, L_0x1200885b0;
L_0x11ceccbe0 .cmp/eq 32, L_0x11cecced0, L_0x1200885f8;
L_0x11cecd0a0 .concat [ 6 26 0 0], L_0x11ceca460, L_0x120088640;
L_0x11ceccf70 .cmp/eq 32, L_0x11cecd0a0, L_0x120088688;
L_0x11cecd3b0 .concat [ 6 26 0 0], L_0x11ceca460, L_0x1200886d0;
L_0x11cecb250 .cmp/eq 32, L_0x11cecd3b0, L_0x120088718;
L_0x11cecd760 .part v0x11ceca1f0_0, 0, 6;
L_0x11cecd650 .cmp/eq 6, L_0x11cecd760, L_0x120088760;
L_0x11cecda20 .part v0x11ceca1f0_0, 0, 6;
L_0x11cecd900 .cmp/eq 6, L_0x11cecda20, L_0x1200887a8;
L_0x11cecdd90 .part L_0x11ceca580, 3, 2;
L_0x11cecdac0 .cmp/eq 2, L_0x11cecdd90, L_0x1200887f0;
L_0x11cecdfb0 .cmp/eq 6, L_0x11ceca580, L_0x120088838;
L_0x11cece260 .cmp/eq 6, L_0x11ceca580, L_0x120088880;
L_0x11cece580 .cmp/eq 6, L_0x11ceca580, L_0x1200888c8;
L_0x11cece100 .cmp/eq 6, L_0x11ceca580, L_0x120088910;
L_0x11cecea20 .part v0x11ceca1f0_0, 21, 5;
L_0x11cece620 .part v0x11ceca1f0_0, 16, 5;
L_0x11cece6c0 .part v0x11ceca1f0_0, 11, 5;
L_0x11cecec80 .part v0x11ceca1f0_0, 16, 5;
L_0x11ceced20 .functor MUXZ 5, L_0x11cecec80, L_0x11cece6c0, L_0x11cecb0a0, C4<>;
L_0x11ceceb80 .functor MUXZ 5, L_0x11ceced20, L_0x120088958, L_0x11cecc820, C4<>;
L_0x11cecf430 .arith/sum 32, v0x11cec7cc0_0, L_0x1200889a0;
L_0x11cecedc0 .functor MUXZ 32, v0x11cebedf0_0, v0x11cebfa50_0, L_0x11cecb430, C4<>;
L_0x11cecf6d0 .functor MUXZ 32, L_0x11cecedc0, v0x11cec1110_0, L_0x11cecc600, C4<>;
L_0x11cecf590 .functor MUXZ 32, L_0x11cecf6d0, v0x11cec0a00_0, L_0x11cece090, C4<>;
L_0x11cecf960 .functor MUXZ 32, L_0x11cecf590, L_0x11cecf430, L_0x11cecf340, C4<>;
L_0x11ced10b0 .concat [ 1 31 0 0], v0x11cec9880_0, L_0x120088ac0;
L_0x11ced1190 .cmp/eq 32, L_0x11ced10b0, L_0x120088b08;
L_0x11ced1480 .cmp/eq 6, L_0x11ceca460, L_0x120088b50;
L_0x11ced1770 .cmp/eq 6, L_0x11ceca460, L_0x120088b98;
L_0x11ced13a0 .reduce/nor v0x11cec9880_0;
L_0x11ced16c0 .cmp/eq 6, L_0x11ceca460, L_0x120088be0;
L_0x11ced1850 .cmp/eq 6, L_0x11ceca460, L_0x120088c28;
L_0x11ced2160 .part v0x11ceca1f0_0, 0, 16;
L_0x11ced1d10 .concat [ 16 2 0 0], L_0x11ced2160, L_0x120088cb8;
L_0x11ced2420 .part L_0x11ced1d10, 0, 16;
L_0x11ced2220 .concat [ 2 16 0 0], L_0x120088d00, L_0x11ced2420;
L_0x11ced2340 .part L_0x11ced2220, 17, 1;
L_0x11ced26e0 .functor MUXZ 14, L_0x120088d90, L_0x120088d48, L_0x11ced2340, C4<>;
L_0x11ced2860 .concat [ 18 14 0 0], L_0x11ced2220, L_0x11ced26e0;
S_0x11cebdd60 .scope module, "cpu_alu" "alu" 8 149, 9 1 0, S_0x11cebd980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x11cebe0b0_0 .net *"_ivl_10", 15 0, L_0x11ced0b40;  1 drivers
L_0x120088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11cebe170_0 .net/2u *"_ivl_14", 15 0, L_0x120088a78;  1 drivers
v0x11cebe220_0 .net *"_ivl_17", 15 0, L_0x11ced0c80;  1 drivers
v0x11cebe2e0_0 .net *"_ivl_5", 0 0, L_0x11cecd800;  1 drivers
v0x11cebe390_0 .net *"_ivl_6", 15 0, L_0x11ced0690;  1 drivers
v0x11cebe480_0 .net *"_ivl_9", 15 0, L_0x11ced0840;  1 drivers
v0x11cebe530_0 .net "addr_rt", 4 0, L_0x11ced0e60;  1 drivers
v0x11cebe5e0_0 .var "b_flag", 0 0;
v0x11cebe680_0 .net "funct", 5 0, L_0x11ced03f0;  1 drivers
v0x11cebe790_0 .var "hi", 31 0;
v0x11cebe840_0 .net "instructionword", 31 0, v0x11ceca1f0_0;  alias, 1 drivers
v0x11cebe8f0_0 .var "lo", 31 0;
v0x11cebe9a0_0 .var "memaddroffset", 31 0;
v0x11cebea50_0 .var "multresult", 63 0;
v0x11cebeb00_0 .net "op1", 31 0, L_0x11ced00b0;  alias, 1 drivers
v0x11cebebb0_0 .net "op2", 31 0, L_0x11ced0260;  alias, 1 drivers
v0x11cebec60_0 .net "opcode", 5 0, L_0x11ced0350;  1 drivers
v0x11cebedf0_0 .var "result", 31 0;
v0x11cebee80_0 .net "shamt", 4 0, L_0x11ced0dc0;  1 drivers
v0x11cebef30_0 .net/s "sign_op1", 31 0, L_0x11ced00b0;  alias, 1 drivers
v0x11cebeff0_0 .net/s "sign_op2", 31 0, L_0x11ced0260;  alias, 1 drivers
v0x11cebf080_0 .net "simmediatedata", 31 0, L_0x11ced0be0;  1 drivers
v0x11cebf110_0 .net "simmediatedatas", 31 0, L_0x11ced0be0;  alias, 1 drivers
v0x11cebf1a0_0 .net "uimmediatedata", 31 0, L_0x11ced0d20;  1 drivers
v0x11cebf230_0 .net "unsign_op1", 31 0, L_0x11ced00b0;  alias, 1 drivers
v0x11cebf300_0 .net "unsign_op2", 31 0, L_0x11ced0260;  alias, 1 drivers
v0x11cebf3e0_0 .var "unsigned_result", 31 0;
E_0x11cebe020/0 .event edge, v0x11cebec60_0, v0x11cebe680_0, v0x11cebebb0_0, v0x11cebee80_0;
E_0x11cebe020/1 .event edge, v0x11cebeb00_0, v0x11cebea50_0, v0x11cebe530_0, v0x11cebf080_0;
E_0x11cebe020/2 .event edge, v0x11cebf1a0_0, v0x11cebf3e0_0;
E_0x11cebe020 .event/or E_0x11cebe020/0, E_0x11cebe020/1, E_0x11cebe020/2;
L_0x11ced0350 .part v0x11ceca1f0_0, 26, 6;
L_0x11ced03f0 .part v0x11ceca1f0_0, 0, 6;
L_0x11cecd800 .part v0x11ceca1f0_0, 15, 1;
LS_0x11ced0690_0_0 .concat [ 1 1 1 1], L_0x11cecd800, L_0x11cecd800, L_0x11cecd800, L_0x11cecd800;
LS_0x11ced0690_0_4 .concat [ 1 1 1 1], L_0x11cecd800, L_0x11cecd800, L_0x11cecd800, L_0x11cecd800;
LS_0x11ced0690_0_8 .concat [ 1 1 1 1], L_0x11cecd800, L_0x11cecd800, L_0x11cecd800, L_0x11cecd800;
LS_0x11ced0690_0_12 .concat [ 1 1 1 1], L_0x11cecd800, L_0x11cecd800, L_0x11cecd800, L_0x11cecd800;
L_0x11ced0690 .concat [ 4 4 4 4], LS_0x11ced0690_0_0, LS_0x11ced0690_0_4, LS_0x11ced0690_0_8, LS_0x11ced0690_0_12;
L_0x11ced0840 .part v0x11ceca1f0_0, 0, 16;
L_0x11ced0b40 .concat [ 16 0 0 0], L_0x11ced0840;
L_0x11ced0be0 .concat [ 16 16 0 0], L_0x11ced0b40, L_0x11ced0690;
L_0x11ced0c80 .part v0x11ceca1f0_0, 0, 16;
L_0x11ced0d20 .concat [ 16 16 0 0], L_0x11ced0c80, L_0x120088a78;
L_0x11ced0dc0 .part v0x11ceca1f0_0, 6, 5;
L_0x11ced0e60 .part v0x11ceca1f0_0, 16, 5;
S_0x11cebf530 .scope module, "cpu_load_block" "load_block" 8 107, 10 1 0, S_0x11cebd980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x11cebf780_0 .net "address", 31 0, v0x11cebe9a0_0;  alias, 1 drivers
v0x11cebf840_0 .net "datafromMem", 31 0, v0x11cec9ef0_0;  alias, 1 drivers
v0x11cebf8e0_0 .net "instr_word", 31 0, v0x11ceca1f0_0;  alias, 1 drivers
v0x11cebf9b0_0 .net "opcode", 5 0, L_0x11cece980;  1 drivers
v0x11cebfa50_0 .var "out_transformed", 31 0;
v0x11cebfb40_0 .net "whichbyte", 1 0, L_0x11cecf220;  1 drivers
E_0x11cebf750 .event edge, v0x11cebf9b0_0, v0x11cebf840_0, v0x11cebfb40_0, v0x11cebe840_0;
L_0x11cece980 .part v0x11ceca1f0_0, 26, 6;
L_0x11cecf220 .part v0x11cebe9a0_0, 0, 2;
S_0x11cebfc30 .scope module, "dut" "store_block" 8 216, 11 1 0, S_0x11cebd980;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x11cebff00_0 .net *"_ivl_1", 1 0, L_0x11ced1930;  1 drivers
L_0x120088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11cebffc0_0 .net *"_ivl_5", 0 0, L_0x120088c70;  1 drivers
v0x11cec0070_0 .net "bytenum", 2 0, L_0x11ced1f00;  1 drivers
v0x11cec0130_0 .net "dataword", 31 0, v0x11cec9ef0_0;  alias, 1 drivers
v0x11cec01f0_0 .net "eff_addr", 31 0, v0x11cebe9a0_0;  alias, 1 drivers
v0x11cec0300_0 .net "opcode", 5 0, L_0x11ceca460;  alias, 1 drivers
v0x11cec0390_0 .net "regbyte", 7 0, L_0x11ced1fe0;  1 drivers
v0x11cec0440_0 .net "reghalfword", 15 0, L_0x11ced20a0;  1 drivers
v0x11cec04f0_0 .net "regword", 31 0, L_0x11cecff90;  alias, 1 drivers
v0x11cec0600_0 .var "storedata", 31 0;
E_0x11cebfea0/0 .event edge, v0x11cec0300_0, v0x11cec04f0_0, v0x11cec0070_0, v0x11cec0390_0;
E_0x11cebfea0/1 .event edge, v0x11cebf840_0, v0x11cec0440_0;
E_0x11cebfea0 .event/or E_0x11cebfea0/0, E_0x11cebfea0/1;
L_0x11ced1930 .part v0x11cebe9a0_0, 0, 2;
L_0x11ced1f00 .concat [ 2 1 0 0], L_0x11ced1930, L_0x120088c70;
L_0x11ced1fe0 .part L_0x11cecff90, 0, 8;
L_0x11ced20a0 .part L_0x11cecff90, 0, 16;
S_0x11cec0730 .scope module, "hi" "hl_reg" 8 176, 12 1 0, S_0x11cebd980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x11cec0970_0 .net "clk", 0 0, v0x11cec9c30_0;  alias, 1 drivers
v0x11cec0a00_0 .var "data", 31 0;
v0x11cec0a90_0 .net "data_in", 31 0, v0x11cebe790_0;  alias, 1 drivers
v0x11cec0b60_0 .net "data_out", 31 0, v0x11cec0a00_0;  alias, 1 drivers
v0x11cec0c00_0 .net "enable", 0 0, L_0x11cecfa00;  alias, 1 drivers
v0x11cec0ce0_0 .net "reset", 0 0, v0x11ceca350_0;  alias, 1 drivers
S_0x11cec0e00 .scope module, "lo" "hl_reg" 8 168, 12 1 0, S_0x11cebd980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x11cec1080_0 .net "clk", 0 0, v0x11cec9c30_0;  alias, 1 drivers
v0x11cec1110_0 .var "data", 31 0;
v0x11cec11a0_0 .net "data_in", 31 0, v0x11cebe8f0_0;  alias, 1 drivers
v0x11cec1270_0 .net "data_out", 31 0, v0x11cec1110_0;  alias, 1 drivers
v0x11cec1310_0 .net "enable", 0 0, L_0x11cecfa00;  alias, 1 drivers
v0x11cec13e0_0 .net "reset", 0 0, v0x11ceca350_0;  alias, 1 drivers
S_0x11cec14f0 .scope module, "register" "regfile" 8 120, 13 1 0, S_0x11cebd980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x11cecfce0 .functor BUFZ 32, L_0x11cecf870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11cecff90 .functor BUFZ 32, L_0x11cecfdd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11cec2150_2 .array/port v0x11cec2150, 2;
L_0x11ced0040 .functor BUFZ 32, v0x11cec2150_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11cec1820_0 .net *"_ivl_0", 31 0, L_0x11cecf870;  1 drivers
v0x11cec18e0_0 .net *"_ivl_10", 6 0, L_0x11cecfe70;  1 drivers
L_0x120088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11cec1980_0 .net *"_ivl_13", 1 0, L_0x120088a30;  1 drivers
v0x11cec1a20_0 .net *"_ivl_2", 6 0, L_0x11cecfbc0;  1 drivers
L_0x1200889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11cec1ad0_0 .net *"_ivl_5", 1 0, L_0x1200889e8;  1 drivers
v0x11cec1bc0_0 .net *"_ivl_8", 31 0, L_0x11cecfdd0;  1 drivers
v0x11cec1c70_0 .net "r_clk", 0 0, v0x11cec9c30_0;  alias, 1 drivers
v0x11cec1d40_0 .net "r_clk_enable", 0 0, v0x11cec9d40_0;  alias, 1 drivers
v0x11cec1dd0_0 .net "read_data1", 31 0, L_0x11cecfce0;  alias, 1 drivers
v0x11cec1ee0_0 .net "read_data2", 31 0, L_0x11cecff90;  alias, 1 drivers
v0x11cec1f90_0 .net "read_reg1", 4 0, L_0x11cecea20;  alias, 1 drivers
v0x11cec2020_0 .net "read_reg2", 4 0, L_0x11cece620;  alias, 1 drivers
v0x11cec20b0_0 .net "register_v0", 31 0, L_0x11ced0040;  alias, 1 drivers
v0x11cec2150 .array "registers", 0 31, 31 0;
v0x11cec24f0_0 .net "reset", 0 0, v0x11ceca350_0;  alias, 1 drivers
v0x11cec25c0_0 .net "write_control", 0 0, L_0x11cecf040;  alias, 1 drivers
v0x11cec2660_0 .net "write_data", 31 0, L_0x11cecf960;  alias, 1 drivers
v0x11cec27f0_0 .net "write_reg", 4 0, L_0x11ceceb80;  alias, 1 drivers
L_0x11cecf870 .array/port v0x11cec2150, L_0x11cecfbc0;
L_0x11cecfbc0 .concat [ 5 2 0 0], L_0x11cecea20, L_0x1200889e8;
L_0x11cecfdd0 .array/port v0x11cec2150, L_0x11cecfe70;
L_0x11cecfe70 .concat [ 5 2 0 0], L_0x11cece620, L_0x120088a30;
    .scope S_0x11cea7b90;
T_0 ;
    %wait E_0x11ce93c10;
    %load/vec4 v0x11cebcd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x11cebcb40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x11cebcbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x11cebcca0_0;
    %assign/vec4 v0x11cebcb40_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x11cebf530;
T_1 ;
    %wait E_0x11cebf750;
    %load/vec4 v0x11cebf9b0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x11cebf840_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x11cebf840_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11cebf840_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11cebf840_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cebfa50_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x11cebfb40_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x11cebf840_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x11cebf840_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cebfa50_0, 0, 32;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x11cebf840_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x11cebf840_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cebfa50_0, 0, 32;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x11cebf840_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x11cebf840_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cebfa50_0, 0, 32;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x11cebf840_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x11cebf840_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cebfa50_0, 0, 32;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x11cebfb40_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x11cebf840_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cebfa50_0, 0, 32;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x11cebf840_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cebfa50_0, 0, 32;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x11cebf840_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cebfa50_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x11cebf840_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cebfa50_0, 0, 32;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x11cebfb40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %jmp T_1.19;
T_1.17 ;
    %load/vec4 v0x11cebf840_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x11cebf840_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cebfa50_0, 0, 32;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0x11cebf840_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x11cebf840_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cebfa50_0, 0, 32;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x11cebfb40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x11cebf840_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cebfa50_0, 0, 32;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x11cebf840_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cebfa50_0, 0, 32;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x11cebf8e0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x11cebfa50_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x11cec14f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11cec2150, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x11cec14f0;
T_3 ;
    %wait E_0x11cea65c0;
    %load/vec4 v0x11cec24f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x11cec1d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x11cec25c0_0;
    %load/vec4 v0x11cec27f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x11cec2660_0;
    %load/vec4 v0x11cec27f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11cec2150, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x11cebdd60;
T_4 ;
    %wait E_0x11cebe020;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11cebe5e0_0, 0, 1;
    %load/vec4 v0x11cebec60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x11cebe680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x11cebeff0_0;
    %ix/getv 4, v0x11cebee80_0;
    %shiftl 4;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x11cebeff0_0;
    %ix/getv 4, v0x11cebee80_0;
    %shiftr 4;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x11cebeff0_0;
    %ix/getv 4, v0x11cebee80_0;
    %shiftr/s 4;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x11cebeff0_0;
    %load/vec4 v0x11cebf230_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x11cebeff0_0;
    %load/vec4 v0x11cebf230_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x11cebeff0_0;
    %load/vec4 v0x11cebf230_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x11cebef30_0;
    %pad/s 64;
    %load/vec4 v0x11cebeff0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x11cebea50_0, 0, 64;
    %load/vec4 v0x11cebea50_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x11cebe790_0, 0, 32;
    %load/vec4 v0x11cebea50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x11cebe8f0_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x11cebf230_0;
    %pad/u 64;
    %load/vec4 v0x11cebf300_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x11cebea50_0, 0, 64;
    %load/vec4 v0x11cebea50_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x11cebe790_0, 0, 32;
    %load/vec4 v0x11cebea50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x11cebe8f0_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x11cebef30_0;
    %load/vec4 v0x11cebeff0_0;
    %mod/s;
    %store/vec4 v0x11cebe790_0, 0, 32;
    %load/vec4 v0x11cebef30_0;
    %load/vec4 v0x11cebeff0_0;
    %div/s;
    %store/vec4 v0x11cebe8f0_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x11cebf230_0;
    %load/vec4 v0x11cebf300_0;
    %mod;
    %store/vec4 v0x11cebe790_0, 0, 32;
    %load/vec4 v0x11cebf230_0;
    %load/vec4 v0x11cebf300_0;
    %div;
    %store/vec4 v0x11cebe8f0_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x11cebeb00_0;
    %store/vec4 v0x11cebe790_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x11cebeb00_0;
    %store/vec4 v0x11cebe8f0_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x11cebef30_0;
    %load/vec4 v0x11cebeff0_0;
    %add;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x11cebf230_0;
    %load/vec4 v0x11cebf300_0;
    %add;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x11cebf230_0;
    %load/vec4 v0x11cebf300_0;
    %sub;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x11cebf230_0;
    %load/vec4 v0x11cebf300_0;
    %and;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x11cebf230_0;
    %load/vec4 v0x11cebf300_0;
    %or;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x11cebf230_0;
    %load/vec4 v0x11cebf300_0;
    %xor;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x11cebf230_0;
    %load/vec4 v0x11cebf300_0;
    %or;
    %inv;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x11cebef30_0;
    %load/vec4 v0x11cebeff0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x11cebf230_0;
    %load/vec4 v0x11cebf300_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x11cebe530_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x11cebef30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11cebe5e0_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11cebe5e0_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x11cebef30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11cebe5e0_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11cebe5e0_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x11cebef30_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11cebe5e0_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11cebe5e0_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x11cebef30_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11cebe5e0_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11cebe5e0_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x11cebef30_0;
    %load/vec4 v0x11cebeff0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11cebe5e0_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11cebe5e0_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x11cebef30_0;
    %load/vec4 v0x11cebebb0_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11cebe5e0_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11cebe5e0_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x11cebef30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11cebe5e0_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11cebe5e0_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x11cebef30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11cebe5e0_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11cebe5e0_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x11cebef30_0;
    %load/vec4 v0x11cebf080_0;
    %add;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x11cebf230_0;
    %load/vec4 v0x11cebf080_0;
    %add;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x11cebef30_0;
    %load/vec4 v0x11cebf080_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x11cebf230_0;
    %load/vec4 v0x11cebf110_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x11cebf230_0;
    %load/vec4 v0x11cebf1a0_0;
    %and;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x11cebf230_0;
    %load/vec4 v0x11cebf1a0_0;
    %or;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x11cebf230_0;
    %load/vec4 v0x11cebf1a0_0;
    %xor;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x11cebf1a0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x11cebf3e0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x11cebef30_0;
    %load/vec4 v0x11cebf080_0;
    %add;
    %store/vec4 v0x11cebe9a0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x11cebef30_0;
    %load/vec4 v0x11cebf080_0;
    %add;
    %store/vec4 v0x11cebe9a0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x11cebef30_0;
    %load/vec4 v0x11cebf080_0;
    %add;
    %store/vec4 v0x11cebe9a0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x11cebef30_0;
    %load/vec4 v0x11cebf080_0;
    %add;
    %store/vec4 v0x11cebe9a0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x11cebef30_0;
    %load/vec4 v0x11cebf080_0;
    %add;
    %store/vec4 v0x11cebe9a0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x11cebef30_0;
    %load/vec4 v0x11cebf080_0;
    %add;
    %store/vec4 v0x11cebe9a0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x11cebef30_0;
    %load/vec4 v0x11cebf080_0;
    %add;
    %store/vec4 v0x11cebe9a0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x11cebef30_0;
    %load/vec4 v0x11cebf080_0;
    %add;
    %store/vec4 v0x11cebe9a0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x11cebf3e0_0;
    %store/vec4 v0x11cebedf0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x11cec0e00;
T_5 ;
    %wait E_0x11cea65c0;
    %load/vec4 v0x11cec13e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11cec1110_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x11cec1310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x11cec11a0_0;
    %assign/vec4 v0x11cec1110_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11cec0730;
T_6 ;
    %wait E_0x11cea65c0;
    %load/vec4 v0x11cec0ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11cec0a00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x11cec0c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x11cec0a90_0;
    %assign/vec4 v0x11cec0a00_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x11cebfc30;
T_7 ;
    %wait E_0x11cebfea0;
    %load/vec4 v0x11cec0300_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x11cec04f0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11cec0600_0, 4, 8;
    %load/vec4 v0x11cec04f0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11cec0600_0, 4, 8;
    %load/vec4 v0x11cec04f0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11cec0600_0, 4, 8;
    %load/vec4 v0x11cec04f0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11cec0600_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x11cec0300_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x11cec0070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x11cec0390_0;
    %load/vec4 v0x11cec0130_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cec0600_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x11cec0130_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x11cec0390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11cec0130_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x11cec0600_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x11cec0130_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x11cec0390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11cec0130_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cec0600_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x11cec0130_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x11cec0390_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cec0600_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x11cec0300_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x11cec0070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x11cec0440_0;
    %load/vec4 v0x11cec0130_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cec0600_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x11cec0130_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x11cec0440_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cec0600_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x11cebd980;
T_8 ;
    %wait E_0x11cebdd10;
    %load/vec4 v0x11cec8750_0;
    %flag_set/vec4 8;
    %load/vec4 v0x11cec87f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x11cec80e0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x11cec7d60_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x11cec7960_0, 0, 32;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x11cebd980;
T_9 ;
    %wait E_0x11cebd3f0;
    %load/vec4 v0x11cec7550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x11cec7cc0_0;
    %load/vec4 v0x11cec7690_0;
    %add;
    %store/vec4 v0x11cec8bb0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x11cec8250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x11cec7cc0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x11cec8180_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x11cec8bb0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x11cec82f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x11cec8da0_0;
    %store/vec4 v0x11cec8bb0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x11cec78d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x11cec8bb0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x11cebd980;
T_10 ;
    %wait E_0x11cea65c0;
    %load/vec4 v0x11cec77b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x11cec9480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x11cec78d0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x11cec7cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11cec7840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11cec9880_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x11cec7840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x11cec9880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11cec9880_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x11cec9880_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11cec9880_0, 0;
    %load/vec4 v0x11cec7cc0_0;
    %assign/vec4 v0x11cec78d0_0, 0;
    %load/vec4 v0x11cec8bb0_0;
    %assign/vec4 v0x11cec7cc0_0, 0;
T_10.8 ;
T_10.7 ;
    %load/vec4 v0x11cec7cc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11cec7840_0, 0;
T_10.10 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x11ce99760;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11cec9c30_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x11cec9c30_0;
    %inv;
    %store/vec4 v0x11cec9c30_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x11ce99760;
T_12 ;
    %fork t_1, S_0x11cebceb0;
    %jmp t_0;
    .scope S_0x11cebceb0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11ceca350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11cec9d40_0, 0, 1;
    %wait E_0x11cea65c0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11ceca350_0, 0, 1;
    %wait E_0x11cea65c0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x11cebd1f0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x11cec9ef0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x11cebd450_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11cebd660_0, 0, 5;
    %load/vec4 v0x11cebd1f0_0;
    %store/vec4 v0x11cebd770_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11cebd2b0_0, 0, 16;
    %load/vec4 v0x11cebd450_0;
    %load/vec4 v0x11cebd660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11cebd770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11cebd2b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cebd360_0, 0, 32;
    %load/vec4 v0x11cebd360_0;
    %store/vec4 v0x11ceca1f0_0, 0, 32;
    %load/vec4 v0x11cec9ef0_0;
    %load/vec4 v0x11cebd1f0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x11cec9ef0_0, 0, 32;
    %wait E_0x11cea65c0;
    %delay 2, 0;
    %load/vec4 v0x11cec9f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x11cec9e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x11cebd1f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x11cebd1f0_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x11cebd1f0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x11cebd450_0, 0, 6;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x11cebd140_0, 0, 6;
    %pushi/vec4 33, 0, 7;
    %load/vec4 v0x11cebd1f0_0;
    %pad/u 7;
    %sub;
    %pad/u 5;
    %store/vec4 v0x11cebd820_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11cebd660_0, 0, 5;
    %load/vec4 v0x11cebd1f0_0;
    %store/vec4 v0x11cebd770_0, 0, 5;
    %load/vec4 v0x11cebd1f0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x11cebd5b0_0, 0, 5;
    %load/vec4 v0x11cebd450_0;
    %load/vec4 v0x11cebd660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11cebd770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11cebd5b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11cebd820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11cebd140_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cebd500_0, 0, 32;
    %load/vec4 v0x11cebd500_0;
    %store/vec4 v0x11ceca1f0_0, 0, 32;
    %wait E_0x11cea65c0;
    %delay 2, 0;
    %load/vec4 v0x11cebd1f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x11cebd1f0_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x11cebd1f0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x11cebd8d0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x11cebd450_0, 0, 6;
    %load/vec4 v0x11cebd1f0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x11cebd660_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x11cebd770_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11cebd2b0_0, 0, 16;
    %load/vec4 v0x11cebd450_0;
    %load/vec4 v0x11cebd660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11cebd770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11cebd2b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11cebd360_0, 0, 32;
    %load/vec4 v0x11cebd360_0;
    %store/vec4 v0x11ceca1f0_0, 0, 32;
    %wait E_0x11cea65c0;
    %delay 2, 0;
    %load/vec4 v0x11cebd8d0_0;
    %load/vec4 v0x11cebd1f0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x11cebd8d0_0, 0, 32;
    %load/vec4 v0x11cebd8d0_0;
    %pushi/vec4 33, 0, 32;
    %load/vec4 v0x11cebd1f0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x11cebd080_0, 0, 32;
    %load/vec4 v0x11ceca280_0;
    %load/vec4 v0x11cebd080_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x11cebd080_0, v0x11ceca280_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x11cebd1f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x11cebd1f0_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x11ce99760;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/srl_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
