module partsel_00829(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire [2:31] x4;
  wire [1:28] x5;
  wire signed [30:7] x6;
  wire signed [1:26] x7;
  wire [25:4] x8;
  wire signed [24:4] x9;
  wire [0:30] x10;
  wire signed [5:31] x11;
  wire signed [26:7] x12;
  wire [31:5] x13;
  wire signed [0:29] x14;
  wire signed [31:2] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [26:3] p0 = 153366944;
  localparam [28:6] p1 = 613347346;
  localparam signed [25:7] p2 = 964010543;
  localparam [28:3] p3 = 509497044;
  assign x4 = p2;
  assign x5 = (ctrl[3] && !ctrl[1] || !ctrl[3] ? (!ctrl[2] || ctrl[2] && !ctrl[3] ? (!ctrl[3] || !ctrl[0] || !ctrl[2] ? p2 : x3[13]) : x1[4 + s1 -: 7]) : x4[12 -: 3]);
  assign x6 = p0;
  assign x7 = (x6[21] ^ x2[16 + s3]);
  assign x8 = p2[11];
  assign x9 = x0[13 +: 3];
  assign x10 = x9[17 -: 2];
  assign x11 = (({2{((p1[31 + s0 +: 5] - x4) | x8[21 -: 3])}} | (x5[4 + s2 +: 8] | p1[13 -: 1])) + (!ctrl[0] && !ctrl[2] && !ctrl[2] ? x1[19 -: 4] : x1[14 + s0 -: 6]));
  assign x12 = ({{2{{2{(x7[17 + s3] | x8[23])}}}}, (p2[13 + s0 -: 7] | ((ctrl[3] && ctrl[3] || !ctrl[3] ? x3[12 -: 3] : p3[18 -: 3]) - p3))} ^ {2{x2[19 +: 4]}});
  assign x13 = (x11[15 + s3 -: 7] & (p3 + (({p3[15 + s3 -: 6], x0[10]} - x4[18 + s2]) | {{x0[9], x4[9 + s3 +: 1]}, ((p2 + p0) & x4[10 + s1 +: 6])})));
  assign x14 = p2[10];
  assign x15 = {2{({({x0[9 + s2 +: 8], (p3[12 -: 2] | p0[16 -: 3])} - {x0, p0}), p0[13]} ^ ((x5[19 + s1] + {x14[19], p3[16]}) ^ ((ctrl[3] || !ctrl[1] && ctrl[1] ? x6 : p0) - (p3[15 + s3] - p0[21 -: 2]))))}};
  assign y0 = p2[18 +: 3];
  assign y1 = x15[10];
  assign y2 = p3[22];
  assign y3 = ((ctrl[1] || !ctrl[0] || ctrl[3] ? {(!ctrl[3] && !ctrl[0] && ctrl[1] ? p0[1 + s0 -: 2] : (p1 | p3[8 + s0])), x14[5 + s0 -: 6]} : x2[16 + s1 -: 1]) + (x4[5 + s2] & ((p1 - x10[8 +: 2]) & (x8[9] & x4))));
endmodule
