// Seed: 4014913527
`define pp_5 0
module module_0 (
    output id_0,
    output uwire id_1,
    input logic id_2,
    input logic id_3,
    input id_4
);
  type_14 id_5 (
      .id_0(id_2),
      .id_1(1),
      .id_2(id_1)
  );
  type_15(
      1, id_6
  );
  always @(posedge 1) id_6 <= id_4;
  assign id_1[1] = 1;
  logic id_7;
  wor   id_8;
  logic id_9;
  assign id_8[1] = 1;
  logic id_10;
endmodule
module module_1 (
    output id_0,
    input logic id_1,
    input id_2
);
  assign id_0 = (1);
endmodule
