#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Wed Nov 14 12:14:38 2018
# Process ID: 9852
# Current directory: E:/Conception de systemes VLSI/Laboratoire 4/ZYBO_HDMI_MGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3816 E:\Conception de systemes VLSI\Laboratoire 4\ZYBO_HDMI_MGA\project_1\project_1.xpr
# Log file: E:/Conception de systemes VLSI/Laboratoire 4/ZYBO_HDMI_MGA/project_1/vivado.log
# Journal file: E:/Conception de systemes VLSI/Laboratoire 4/ZYBO_HDMI_MGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Conception de systemes VLSI/Laboratoire 4/ZYBO_HDMI_MGA/project_1/project_1.xpr}
update_compile_order -fileset sources_1
open_bd_design {E:/Conception de systemes VLSI/Laboratoire 4/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
add_files -norecurse -scan_for_includes {{E:/Conception de systemes VLSI/Laboratoire 4/filtrage/filtrage.srcs/sources_1/new/Top_level.vhd}}
import_files -norecurse {{E:/Conception de systemes VLSI/Laboratoire 4/filtrage/filtrage.srcs/sources_1/new/Top_level.vhd}}
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {{E:/Conception de systemes VLSI/Laboratoire 4/filtrage/filtrage.srcs/sources_1/new/Derivee_horizontale_3x1.vhd} {E:/Conception de systemes VLSI/Laboratoire 4/filtrage/filtrage.srcs/sources_1/new/RDC_16bits_parallele.vhd} {E:/Conception de systemes VLSI/Laboratoire 4/filtrage/filtrage.srcs/sources_1/new/Right_shift_8bits.vhd} {E:/Conception de systemes VLSI/Laboratoire 4/filtrage/filtrage.srcs/sources_1/new/rdc_8bits_parallele.vhd} {E:/Conception de systemes VLSI/Laboratoire 4/filtrage/filtrage.srcs/sources_1/new/RGB_to_Y.vhd} {E:/Conception de systemes VLSI/Laboratoire 4/filtrage/filtrage.srcs/sources_1/imports/new/rdc_1bit.vhd}}
import_files -norecurse {{E:/Conception de systemes VLSI/Laboratoire 4/filtrage/filtrage.srcs/sources_1/new/Derivee_horizontale_3x1.vhd} {E:/Conception de systemes VLSI/Laboratoire 4/filtrage/filtrage.srcs/sources_1/new/RDC_16bits_parallele.vhd} {E:/Conception de systemes VLSI/Laboratoire 4/filtrage/filtrage.srcs/sources_1/new/Right_shift_8bits.vhd} {E:/Conception de systemes VLSI/Laboratoire 4/filtrage/filtrage.srcs/sources_1/new/rdc_8bits_parallele.vhd} {E:/Conception de systemes VLSI/Laboratoire 4/filtrage/filtrage.srcs/sources_1/new/RGB_to_Y.vhd} {E:/Conception de systemes VLSI/Laboratoire 4/filtrage/filtrage.srcs/sources_1/imports/new/rdc_1bit.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{E:/Conception de systemes VLSI/Laboratoire 4/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/new/RDC_16bits_parallele.vhd}}] -no_script -reset -force -quiet
remove_files  {{E:/Conception de systemes VLSI/Laboratoire 4/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/new/RDC_16bits_parallele.vhd}}
create_bd_cell -type module -reference Top_level Top_level_0
set_property location {2.5 433 346} [get_bd_cells Top_level_0]
connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins Top_level_0/CLK]
delete_bd_objs [get_bd_intf_nets dvi2rgb_0_RGB]
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pHSync] [get_bd_pins rgb2dvi_0/vid_pHSync]
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pVSync] [get_bd_pins rgb2dvi_0/vid_pVSync]
update_module_reference HDMI_bd_Top_level_0_0
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pData] [get_bd_pins Top_level_0/RGB]
update_module_reference HDMI_bd_Top_level_0_0
connect_bd_net [get_bd_pins Top_level_0/output] [get_bd_pins rgb2dvi_0/vid_pData]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins Top_level_0/EN]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
endgroup
set_property -dict [list CONFIG.CONST_VAL {1}] [get_bd_cells xlconstant_1]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins Top_level_0/RESET]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins Top_level_0/EN]
regenerate_bd_layout
save_bd_design
launch_runs synth_1 -jobs 8
wait_on_run synth_1
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pVDE] [get_bd_pins rgb2dvi_0/vid_pVDE]
reset_run synth_1
reset_run HDMI_bd_rgb2dvi_0_1_synth_1
reset_run HDMI_bd_Top_level_0_0_synth_1
reset_run HDMI_bd_xlconstant_0_0_synth_1
update_module_reference HDMI_bd_Top_level_0_0
connect_bd_net [get_bd_pins Top_level_0/outputD] [get_bd_pins rgb2dvi_0/vid_pData]
save_bd_design
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/Conception de systemes VLSI/Laboratoire 4/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Conception de systemes VLSI/Laboratoire 4/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/HDMI_bd_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
open_bd_design {E:/Conception de systemes VLSI/Laboratoire 4/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
