{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 19:06:22 2024 " "Info: Processing started: Thu May 09 19:06:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_parallel_8b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU_parallel_8b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_parallel_8b " "Info: Found entity 1: ALU_parallel_8b" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/ALU_parallel_8b.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine_v1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file machine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 machine_v1 " "Info: Found entity 1: machine_v1" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "machine_v1 " "Info: Elaborating entity \"machine_v1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst5 " "Warning: Block or symbol \"NOT\" of instance \"inst5\" overlaps another block or symbol" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1784 -232 -184 -1752 "inst5" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "24_decoder.bdf 1 1 " "Warning: Using design file 24_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 24_decoder " "Info: Found entity 1: 24_decoder" {  } { { "24_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/24_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "24_decoder 24_decoder:inst2 " "Info: Elaborating entity \"24_decoder\" for hierarchy \"24_decoder:inst2\"" {  } { { "machine_v1.bdf" "inst2" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1816 -352 -256 -1688 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-8_with_CLR.bdf 1 1 " "Warning: Using design file register-8_with_CLR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-8_with_CLR " "Info: Found entity 1: register-8_with_CLR" {  } { { "register-8_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-8_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-8_with_CLR register-8_with_CLR:MAR " "Info: Elaborating entity \"register-8_with_CLR\" for hierarchy \"register-8_with_CLR:MAR\"" {  } { { "machine_v1.bdf" "MAR" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -968 2368 2592 -872 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-4_with_CLR.bdf 1 1 " "Warning: Using design file register-4_with_CLR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-4_with_CLR " "Info: Found entity 1: register-4_with_CLR" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-4_with_CLR register-8_with_CLR:MAR\|register-4_with_CLR:inst2 " "Info: Elaborating entity \"register-4_with_CLR\" for hierarchy \"register-8_with_CLR:MAR\|register-4_with_CLR:inst2\"" {  } { { "register-8_with_CLR.bdf" "inst2" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-8_with_CLR.bdf" { { 8 272 368 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "38_decoder.bdf 1 1 " "Warning: Using design file 38_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 38_decoder " "Info: Found entity 1: 38_decoder" {  } { { "38_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/38_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "38_decoder 38_decoder:inst11 " "Info: Elaborating entity \"38_decoder\" for hierarchy \"38_decoder:inst11\"" {  } { { "machine_v1.bdf" "inst11" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1664 1624 1816 -1568 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "start_stop_selection.bdf 1 1 " "Warning: Using design file start_stop_selection.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 start_stop_selection " "Info: Found entity 1: start_stop_selection" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_stop_selection start_stop_selection:inst19 " "Info: Elaborating entity \"start_stop_selection\" for hierarchy \"start_stop_selection:inst19\"" {  } { { "machine_v1.bdf" "inst19" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1472 -560 -400 -1344 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_parallel_8b ALU_parallel_8b:inst4 " "Info: Elaborating entity \"ALU_parallel_8b\" for hierarchy \"ALU_parallel_8b:inst4\"" {  } { { "machine_v1.bdf" "inst4" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -960 744 1160 -864 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU_parallel_8b:inst4\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU_parallel_8b:inst4\|74181:inst\"" {  } { { "ALU_parallel_8b.bdf" "inst" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/ALU_parallel_8b.bdf" { { 80 408 528 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_parallel_8b:inst4\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU_parallel_8b:inst4\|74181:inst\"" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/ALU_parallel_8b.bdf" { { 80 408 528 336 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU_parallel_8b:inst4\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU_parallel_8b:inst4\|74182:inst2\"" {  } { { "ALU_parallel_8b.bdf" "inst2" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/ALU_parallel_8b.bdf" { { 296 624 728 472 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_parallel_8b:inst4\|74182:inst2 " "Info: Elaborated megafunction instantiation \"ALU_parallel_8b:inst4\|74182:inst2\"" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/ALU_parallel_8b.bdf" { { 296 624 728 472 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux2-8.bdf 1 1 " "Warning: Using design file mux2-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2-8 " "Info: Found entity 1: mux2-8" {  } { { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2-8 mux2-8:A_selector " "Info: Elaborating entity \"mux2-8\" for hierarchy \"mux2-8:A_selector\"" {  } { { "machine_v1.bdf" "A_selector" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -464 536 888 -368 "A_selector" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ripple_counter_256_advanced.bdf 1 1 " "Warning: Using design file ripple_counter_256_advanced.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter_256_advanced " "Info: Found entity 1: ripple_counter_256_advanced" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/ripple_counter_256_advanced.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_counter_256_advanced ripple_counter_256_advanced:pc " "Info: Elaborating entity \"ripple_counter_256_advanced\" for hierarchy \"ripple_counter_256_advanced:pc\"" {  } { { "machine_v1.bdf" "pc" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -968 1720 1976 -872 "pc" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "ripple_counter_256_advanced.bdf" "inst1" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "e:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "e:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:pc\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst\"" {  } { { "ripple_counter_256_advanced.bdf" "inst" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:pc\|74161:inst " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst\"" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register_4x.bdf 1 1 " "Warning: Using design file register_4x.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register_4x " "Info: Found entity 1: register_4x" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4x register_4x:inst8 " "Info: Elaborating entity \"register_4x\" for hierarchy \"register_4x:inst8\"" {  } { { "machine_v1.bdf" "inst8" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -968 1336 1656 -808 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux4-8.bdf 1 1 " "Warning: Using design file mux4-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4-8 " "Info: Found entity 1: mux4-8" {  } { { "mux4-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4-8 register_4x:inst8\|mux4-8:inst6 " "Info: Elaborating entity \"mux4-8\" for hierarchy \"register_4x:inst8\|mux4-8:inst6\"" {  } { { "register_4x.bdf" "inst6" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 440 2112 2208 1048 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "MBR_NEW.bdf 1 1 " "Warning: Using design file MBR_NEW.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_NEW " "Info: Found entity 1: MBR_NEW" {  } { { "MBR_NEW.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/MBR_NEW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR_NEW MBR_NEW:MDR " "Info: Elaborating entity \"MBR_NEW\" for hierarchy \"MBR_NEW:MDR\"" {  } { { "machine_v1.bdf" "MDR" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -944 2848 3168 -808 "MDR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "micro_address_generator.bdf 1 1 " "Warning: Using design file micro_address_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 micro_address_generator " "Info: Found entity 1: micro_address_generator" {  } { { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/micro_address_generator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_address_generator micro_address_generator:inst22 " "Info: Elaborating entity \"micro_address_generator\" for hierarchy \"micro_address_generator:inst22\"" {  } { { "machine_v1.bdf" "inst22" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { 256 2328 2456 640 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux4-8_4inputs.bdf 1 1 " "Warning: Using design file mux4-8_4inputs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4-8_4inputs " "Info: Found entity 1: mux4-8_4inputs" {  } { { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4-8_4inputs micro_address_generator:inst22\|mux4-8_4inputs:inst23 " "Info: Elaborating entity \"mux4-8_4inputs\" for hierarchy \"micro_address_generator:inst22\|mux4-8_4inputs:inst23\"" {  } { { "micro_address_generator.bdf" "inst23" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/micro_address_generator.bdf" { { -216 2624 2720 424 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "46 " "Info: Ignored 46 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "16 " "Info: Ignored 16 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "start_stop_selection:inst19\|inst24 start_stop_selection:inst19\|inst24~_emulated start_stop_selection:inst19\|inst24~latch " "Warning (13310): Register \"start_stop_selection:inst19\|inst24\" is converted into an equivalent circuit using register \"start_stop_selection:inst19\|inst24~_emulated\" and latch \"start_stop_selection:inst19\|inst24~latch\"" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "283 " "Info: Implemented 283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Info: Implemented 60 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Info: Implemented 192 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 19:06:24 2024 " "Info: Processing ended: Thu May 09 19:06:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 19:06:25 2024 " "Info: Processing started: Thu May 09 19:06:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "machine_v1 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"machine_v1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 91 " "Warning: No exact pin location assignment(s) for 2 pins of 91 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CK_Single " "Info: Pin CK_Single not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { CK_Single } } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 -744 -576 -1368 "CK_Single" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CK_Consistant " "Info: Pin CK_Consistant not assigned to an exact location on the device" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { CK_Consistant } } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1448 -744 -576 -1432 "CK_Consistant" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst15  " "Info: Automatically promoted node inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst17  " "Info: Automatically promoted node inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst18  " "Info: Automatically promoted node inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst5  " "Info: Automatically promoted node register_4x:inst8\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst7  " "Info: Automatically promoted node register_4x:inst8\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst8  " "Info: Automatically promoted node register_4x:inst8\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst8 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst9  " "Info: Automatically promoted node register_4x:inst8\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst9 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "start_stop_selection:inst19\|inst3  " "Info: Automatically promoted node start_stop_selection:inst19\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst17 " "Info: Destination node inst17" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst16 " "Info: Destination node inst16" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst18 " "Info: Destination node inst18" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "38_decoder:inst11\|inst11~107 " "Info: Destination node 38_decoder:inst11\|inst11~107" {  } { { "38_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 38_decoder:inst11|inst11~107 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst15 " "Info: Destination node inst15" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_4x:inst8\|inst5 " "Info: Destination node register_4x:inst8\|inst5" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPuIR " "Info: Destination node CPuIR" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { CPuIR } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPuIR" } } } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1536 -152 24 -1520 "CPuIR" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPuIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uRD " "Info: Destination node uRD" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { uRD } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1552 -152 24 -1536 "uRD" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_stop_selection:inst19|inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 18 14 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 31 4 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 29 6 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 13 23 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CP " "Warning: Node \"CP\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "load_lr " "Warning: Node \"load_lr\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "load_lr" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.409 ns register register " "Info: Estimated most critical path is register to register delay of 13.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 1 REG LAB_X8_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X8_Y11; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.370 ns) 0.881 ns mux2-8:B_sclector\|inst18~145 2 COMB LAB_X8_Y11 1 " "Info: 2: + IC(0.511 ns) + CELL(0.370 ns) = 0.881 ns; Loc. = LAB_X8_Y11; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~145'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~145 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 1.999 ns mux2-8:B_sclector\|inst18~146 3 COMB LAB_X9_Y11 1 " "Info: 3: + IC(0.912 ns) + CELL(0.206 ns) = 1.999 ns; Loc. = LAB_X9_Y11; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~146'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { mux2-8:B_sclector|inst18~145 mux2-8:B_sclector|inst18~146 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.206 ns) 3.902 ns mux2-8:B_sclector\|inst18~147 4 COMB LAB_X7_Y12 3 " "Info: 4: + IC(1.697 ns) + CELL(0.206 ns) = 3.902 ns; Loc. = LAB_X7_Y12; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst18~147'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 5.020 ns ALU_parallel_8b:inst4\|74181:inst\|52~197 5 COMB LAB_X8_Y12 4 " "Info: 5: + IC(0.912 ns) + CELL(0.206 ns) = 5.020 ns; Loc. = LAB_X8_Y12; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~197'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.616 ns) 6.130 ns ALU_parallel_8b:inst4\|74181:inst1\|69~4 6 COMB LAB_X7_Y12 1 " "Info: 6: + IC(0.494 ns) + CELL(0.616 ns) = 6.130 ns; Loc. = LAB_X7_Y12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.206 ns) 7.624 ns ALU_parallel_8b:inst4\|74181:inst1\|69~5 7 COMB LAB_X9_Y12 2 " "Info: 7: + IC(1.288 ns) + CELL(0.206 ns) = 7.624 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 8.435 ns ALU_parallel_8b:inst4\|74181:inst1\|75 8 COMB LAB_X9_Y12 1 " "Info: 8: + IC(0.160 ns) + CELL(0.651 ns) = 8.435 ns; Loc. = LAB_X9_Y12; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|75'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 9.246 ns ALU_parallel_8b:inst4\|74181:inst1\|82 9 COMB LAB_X9_Y12 8 " "Info: 9: + IC(0.441 ns) + CELL(0.370 ns) = 9.246 ns; Loc. = LAB_X9_Y12; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 10.057 ns inst10~107 10 COMB LAB_X9_Y12 1 " "Info: 10: + IC(0.605 ns) + CELL(0.206 ns) = 10.057 ns; Loc. = LAB_X9_Y12; Fanout = 1; COMB Node = 'inst10~107'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst4|74181:inst1|82 inst10~107 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1120 320 384 -976 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 10.868 ns micro_address_generator:inst22\|inst10~33 11 COMB LAB_X9_Y12 2 " "Info: 11: + IC(0.441 ns) + CELL(0.370 ns) = 10.868 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|inst10~33'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst10~107 micro_address_generator:inst22|inst10~33 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/micro_address_generator.bdf" { { 768 928 992 848 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 11.679 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17 12 COMB LAB_X9_Y12 2 " "Info: 12: + IC(0.605 ns) + CELL(0.206 ns) = 11.679 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 12.490 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~18 13 COMB LAB_X9_Y12 2 " "Info: 13: + IC(0.160 ns) + CELL(0.651 ns) = 12.490 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~18'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 13.301 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|102~92 14 COMB LAB_X9_Y12 1 " "Info: 14: + IC(0.160 ns) + CELL(0.651 ns) = 13.301 ns; Loc. = LAB_X9_Y12; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|102~92'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 528 592 584 "102" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.409 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99 15 REG LAB_X9_Y12 4 " "Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 13.409 ns; Loc. = LAB_X9_Y12; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.023 ns ( 37.46 % ) " "Info: Total cell delay = 5.023 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.386 ns ( 62.54 % ) " "Info: Total interconnect delay = 8.386 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.409 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~145 mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "2 621 " "Info: 2 (of 621) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y10 X10_Y19 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y10 to location X10_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "68 " "Warning: Found 68 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D7 0 " "Info: Pin \"D7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D6 0 " "Info: Pin \"D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D5 0 " "Info: Pin \"D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D4 0 " "Info: Pin \"D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D3 0 " "Info: Pin \"D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D2 0 " "Info: Pin \"D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D1 0 " "Info: Pin \"D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D0 0 " "Info: Pin \"D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD_OUT 0 " "Info: Pin \"RD_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE_OUT 0 " "Info: Pin \"WE_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0 0 " "Info: Pin \"A0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1 0 " "Info: Pin \"A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2 0 " "Info: Pin \"A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3 0 " "Info: Pin \"A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4 0 " "Info: Pin \"A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A5 0 " "Info: Pin \"A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A6 0 " "Info: Pin \"A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A7 0 " "Info: Pin \"A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD0 0 " "Info: Pin \"AD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD1 0 " "Info: Pin \"AD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD2 0 " "Info: Pin \"AD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD3 0 " "Info: Pin \"AD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD4 0 " "Info: Pin \"AD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD5 0 " "Info: Pin \"AD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD6 0 " "Info: Pin \"AD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD7 0 " "Info: Pin \"AD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR8 0 " "Info: Pin \"LR8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR9 0 " "Info: Pin \"LR9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR10 0 " "Info: Pin \"LR10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR11 0 " "Info: Pin \"LR11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR12 0 " "Info: Pin \"LR12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR13 0 " "Info: Pin \"LR13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR14 0 " "Info: Pin \"LR14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR15 0 " "Info: Pin \"LR15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD0 0 " "Info: Pin \"LD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD1 0 " "Info: Pin \"LD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD2 0 " "Info: Pin \"LD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD3 0 " "Info: Pin \"LD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD4 0 " "Info: Pin \"LD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD5 0 " "Info: Pin \"LD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD6 0 " "Info: Pin \"LD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD7 0 " "Info: Pin \"LD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD8 0 " "Info: Pin \"LD8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD9 0 " "Info: Pin \"LD9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD10 0 " "Info: Pin \"LD10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD11 0 " "Info: Pin \"LD11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD12 0 " "Info: Pin \"LD12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD13 0 " "Info: Pin \"LD13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD14 0 " "Info: Pin \"LD14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD15 0 " "Info: Pin \"LD15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA8 0 " "Info: Pin \"LA8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA9 0 " "Info: Pin \"LA9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA10 0 " "Info: Pin \"LA10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA11 0 " "Info: Pin \"LA11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA12 0 " "Info: Pin \"LA12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA13 0 " "Info: Pin \"LA13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA14 0 " "Info: Pin \"LA14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA15 0 " "Info: Pin \"LA15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR0 0 " "Info: Pin \"LR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR1 0 " "Info: Pin \"LR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR2 0 " "Info: Pin \"LR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR3 0 " "Info: Pin \"LR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR4 0 " "Info: Pin \"LR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR5 0 " "Info: Pin \"LR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR6 0 " "Info: Pin \"LR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR7 0 " "Info: Pin \"LR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "EN " "Info: Following pins have the same output enable: EN" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D7 3.3-V LVTTL " "Info: Type bi-directional pin D7 uses the 3.3-V LVTTL I/O standard" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { D7 } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D7" } } } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -528 2872 2888 -352 "D7" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D6 3.3-V LVTTL " "Info: Type bi-directional pin D6 uses the 3.3-V LVTTL I/O standard" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { D6 } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D6" } } } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -528 2904 2920 -352 "D6" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D5 3.3-V LVTTL " "Info: Type bi-directional pin D5 uses the 3.3-V LVTTL I/O standard" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { D5 } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D5" } } } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -528 2936 2952 -352 "D5" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D4 3.3-V LVTTL " "Info: Type bi-directional pin D4 uses the 3.3-V LVTTL I/O standard" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { D4 } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D4" } } } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -528 2968 2984 -352 "D4" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D3 3.3-V LVTTL " "Info: Type bi-directional pin D3 uses the 3.3-V LVTTL I/O standard" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { D3 } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D3" } } } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -528 3000 3016 -352 "D3" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D2 3.3-V LVTTL " "Info: Type bi-directional pin D2 uses the 3.3-V LVTTL I/O standard" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { D2 } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D2" } } } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -528 3032 3048 -352 "D2" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D1 3.3-V LVTTL " "Info: Type bi-directional pin D1 uses the 3.3-V LVTTL I/O standard" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { D1 } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D1" } } } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -528 3064 3080 -352 "D1" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D0 3.3-V LVTTL " "Info: Type bi-directional pin D0 uses the 3.3-V LVTTL I/O standard" {  } { { "e:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/81/quartus/bin/pin_planner.ppl" { D0 } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D0" } } } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -528 3096 3112 -352 "D0" "" } } } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 19:06:27 2024 " "Info: Processing ended: Thu May 09 19:06:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 19:06:28 2024 " "Info: Processing started: Thu May 09 19:06:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 19:06:28 2024 " "Info: Processing ended: Thu May 09 19:06:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 19:06:29 2024 " "Info: Processing started: Thu May 09 19:06:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "start_stop_selection:inst19\|inst24~latch " "Warning: Node \"start_stop_selection:inst19\|inst24~latch\" is a latch" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK_Consistant " "Info: Assuming node \"CK_Consistant\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1448 -744 -576 -1432 "CK_Consistant" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK_Consistant" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1400 -744 -576 -1384 "START" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1432 -744 -576 -1416 "CLR" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CK_Single " "Info: Assuming node \"CK_Single\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 -744 -576 -1368 "CK_Single" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK_Single" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR4 " "Info: Assuming node \"uIR4\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR6 " "Info: Assuming node \"uIR6\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR5 " "Info: Assuming node \"uIR5\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "start_stop_selection:inst19\|inst24~latch " "Info: Detected ripple clock \"start_stop_selection:inst19\|inst24~latch\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst19\|inst24~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "38_decoder:inst11\|inst11~107 " "Info: Detected gated clock \"38_decoder:inst11\|inst11~107\" as buffer" {  } { { "38_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "38_decoder:inst11\|inst11~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst9 " "Info: Detected gated clock \"register_4x:inst8\|inst9\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst7 " "Info: Detected gated clock \"register_4x:inst8\|inst7\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst8 " "Info: Detected gated clock \"register_4x:inst8\|inst8\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5~28 " "Info: Detected gated clock \"register_4x:inst8\|inst5~28\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5 " "Info: Detected gated clock \"register_4x:inst8\|inst5\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "start_stop_selection:inst19\|inst24~_emulated " "Info: Detected ripple clock \"start_stop_selection:inst19\|inst24~_emulated\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst19\|inst24~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop_selection:inst19\|inst24~head_lut " "Info: Detected gated clock \"start_stop_selection:inst19\|inst24~head_lut\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst19\|inst24~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop_selection:inst19\|inst31 " "Info: Detected gated clock \"start_stop_selection:inst19\|inst31\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst19\|inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop_selection:inst19\|inst3 " "Info: Detected gated clock \"start_stop_selection:inst19\|inst3\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst19\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK_Consistant register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 71.02 MHz 14.081 ns Internal " "Info: Clock \"CK_Consistant\" has Internal fmax of 71.02 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" (period= 14.081 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.910 ns + Longest register register " "Info: + Longest register to register delay is 6.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst 1 REG LCFF_X9_Y11_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N29; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.616 ns) 1.056 ns mux2-8:B_sclector\|inst18~146 2 COMB LCCOMB_X9_Y11_N18 1 " "Info: 2: + IC(0.440 ns) + CELL(0.616 ns) = 1.056 ns; Loc. = LCCOMB_X9_Y11_N18; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~146'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.206 ns) 2.652 ns mux2-8:B_sclector\|inst18~147 3 COMB LCCOMB_X7_Y12_N12 3 " "Info: 3: + IC(1.390 ns) + CELL(0.206 ns) = 2.652 ns; Loc. = LCCOMB_X7_Y12_N12; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst18~147'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.206 ns) 3.532 ns ALU_parallel_8b:inst4\|74181:inst\|52~197 4 COMB LCCOMB_X8_Y12_N18 4 " "Info: 4: + IC(0.674 ns) + CELL(0.206 ns) = 3.532 ns; Loc. = LCCOMB_X8_Y12_N18; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~197'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.206 ns) 4.414 ns ALU_parallel_8b:inst4\|74181:inst1\|69~4 5 COMB LCCOMB_X7_Y12_N6 1 " "Info: 5: + IC(0.676 ns) + CELL(0.206 ns) = 4.414 ns; Loc. = LCCOMB_X7_Y12_N6; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.206 ns) 5.645 ns ALU_parallel_8b:inst4\|74181:inst1\|69~5 6 COMB LCCOMB_X9_Y12_N22 2 " "Info: 6: + IC(1.025 ns) + CELL(0.206 ns) = 5.645 ns; Loc. = LCCOMB_X9_Y12_N22; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 6.223 ns ALU_parallel_8b:inst4\|74181:inst1\|75 7 COMB LCCOMB_X9_Y12_N18 1 " "Info: 7: + IC(0.372 ns) + CELL(0.206 ns) = 6.223 ns; Loc. = LCCOMB_X9_Y12_N18; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|75'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 6.802 ns ALU_parallel_8b:inst4\|74181:inst1\|82 8 COMB LCCOMB_X9_Y12_N2 8 " "Info: 8: + IC(0.373 ns) + CELL(0.206 ns) = 6.802 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.910 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 9 REG LCFF_X9_Y12_N3 5 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.910 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 28.36 % ) " "Info: Total cell delay = 1.960 ns ( 28.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.950 ns ( 71.64 % ) " "Info: Total interconnect delay = 4.950 ns ( 71.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.440ns 1.390ns 0.674ns 0.676ns 1.025ns 0.372ns 0.373ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.907 ns - Smallest " "Info: - Smallest clock skew is -6.907 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant destination 6.380 ns + Shortest register " "Info: + Shortest clock path from clock \"CK_Consistant\" to destination register is 6.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CK_Consistant 1 CLK PIN_69 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_69; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1448 -744 -576 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.206 ns) 3.468 ns start_stop_selection:inst19\|inst31 2 COMB LCCOMB_X8_Y9_N22 2 " "Info: 2: + IC(2.268 ns) + CELL(0.206 ns) = 3.468 ns; Loc. = LCCOMB_X8_Y9_N22; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CK_Consistant start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 4.042 ns start_stop_selection:inst19\|inst3 3 COMB LCCOMB_X8_Y9_N28 9 " "Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 4.042 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 4.634 ns inst16 4 COMB LCCOMB_X8_Y9_N24 8 " "Info: 4: + IC(0.386 ns) + CELL(0.206 ns) = 4.634 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.666 ns) 6.380 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 5 REG LCFF_X9_Y12_N3 5 " "Info: 5: + IC(1.080 ns) + CELL(0.666 ns) = 6.380 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.278 ns ( 35.71 % ) " "Info: Total cell delay = 2.278 ns ( 35.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.102 ns ( 64.29 % ) " "Info: Total interconnect delay = 4.102 ns ( 64.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.380 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.380 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.268ns 0.368ns 0.386ns 1.080ns } { 0.000ns 0.994ns 0.206ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant source 13.287 ns - Longest register " "Info: - Longest clock path from clock \"CK_Consistant\" to source register is 13.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CK_Consistant 1 CLK PIN_69 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_69; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1448 -744 -576 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.206 ns) 3.468 ns start_stop_selection:inst19\|inst31 2 COMB LCCOMB_X8_Y9_N22 2 " "Info: 2: + IC(2.268 ns) + CELL(0.206 ns) = 3.468 ns; Loc. = LCCOMB_X8_Y9_N22; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CK_Consistant start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 4.042 ns start_stop_selection:inst19\|inst3 3 COMB LCCOMB_X8_Y9_N28 9 " "Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 4.042 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 4.634 ns inst16 4 COMB LCCOMB_X8_Y9_N24 8 " "Info: 4: + IC(0.386 ns) + CELL(0.206 ns) = 4.634 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.970 ns) 6.684 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 5 REG LCFF_X9_Y12_N21 18 " "Info: 5: + IC(1.080 ns) + CELL(0.970 ns) = 6.684 ns; Loc. = LCFF_X9_Y12_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.650 ns) 8.587 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X8_Y11_N28 1 " "Info: 6: + IC(1.253 ns) + CELL(0.650 ns) = 8.587 ns; Loc. = LCCOMB_X8_Y11_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.580 ns) 9.524 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X8_Y11_N22 1 " "Info: 7: + IC(0.357 ns) + CELL(0.580 ns) = 9.524 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.210 ns) + CELL(0.000 ns) 11.734 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G5 8 " "Info: 8: + IC(2.210 ns) + CELL(0.000 ns) = 11.734 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 13.287 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst 9 REG LCFF_X9_Y11_N29 2 " "Info: 9: + IC(0.887 ns) + CELL(0.666 ns) = 13.287 ns; Loc. = LCFF_X9_Y11_N29; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.478 ns ( 33.70 % ) " "Info: Total cell delay = 4.478 ns ( 33.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.809 ns ( 66.30 % ) " "Info: Total interconnect delay = 8.809 ns ( 66.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.287 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.287 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.268ns 0.368ns 0.386ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 0.994ns 0.206ns 0.206ns 0.206ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.380 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.380 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.268ns 0.368ns 0.386ns 1.080ns } { 0.000ns 0.994ns 0.206ns 0.206ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.287 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.287 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.268ns 0.368ns 0.386ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 0.994ns 0.206ns 0.206ns 0.206ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.440ns 1.390ns 0.674ns 0.676ns 1.025ns 0.372ns 0.373ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.380 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.380 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.268ns 0.368ns 0.386ns 1.080ns } { 0.000ns 0.994ns 0.206ns 0.206ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.287 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.287 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.268ns 0.368ns 0.386ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 0.994ns 0.206ns 0.206ns 0.206ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 67.13 MHz 14.897 ns Internal " "Info: Clock \"START\" has Internal fmax of 67.13 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" (period= 14.897 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.910 ns + Longest register register " "Info: + Longest register to register delay is 6.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst 1 REG LCFF_X9_Y11_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N29; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.616 ns) 1.056 ns mux2-8:B_sclector\|inst18~146 2 COMB LCCOMB_X9_Y11_N18 1 " "Info: 2: + IC(0.440 ns) + CELL(0.616 ns) = 1.056 ns; Loc. = LCCOMB_X9_Y11_N18; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~146'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.206 ns) 2.652 ns mux2-8:B_sclector\|inst18~147 3 COMB LCCOMB_X7_Y12_N12 3 " "Info: 3: + IC(1.390 ns) + CELL(0.206 ns) = 2.652 ns; Loc. = LCCOMB_X7_Y12_N12; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst18~147'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.206 ns) 3.532 ns ALU_parallel_8b:inst4\|74181:inst\|52~197 4 COMB LCCOMB_X8_Y12_N18 4 " "Info: 4: + IC(0.674 ns) + CELL(0.206 ns) = 3.532 ns; Loc. = LCCOMB_X8_Y12_N18; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~197'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.206 ns) 4.414 ns ALU_parallel_8b:inst4\|74181:inst1\|69~4 5 COMB LCCOMB_X7_Y12_N6 1 " "Info: 5: + IC(0.676 ns) + CELL(0.206 ns) = 4.414 ns; Loc. = LCCOMB_X7_Y12_N6; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.206 ns) 5.645 ns ALU_parallel_8b:inst4\|74181:inst1\|69~5 6 COMB LCCOMB_X9_Y12_N22 2 " "Info: 6: + IC(1.025 ns) + CELL(0.206 ns) = 5.645 ns; Loc. = LCCOMB_X9_Y12_N22; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 6.223 ns ALU_parallel_8b:inst4\|74181:inst1\|75 7 COMB LCCOMB_X9_Y12_N18 1 " "Info: 7: + IC(0.372 ns) + CELL(0.206 ns) = 6.223 ns; Loc. = LCCOMB_X9_Y12_N18; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|75'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 6.802 ns ALU_parallel_8b:inst4\|74181:inst1\|82 8 COMB LCCOMB_X9_Y12_N2 8 " "Info: 8: + IC(0.373 ns) + CELL(0.206 ns) = 6.802 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.910 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 9 REG LCFF_X9_Y12_N3 5 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.910 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 28.36 % ) " "Info: Total cell delay = 1.960 ns ( 28.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.950 ns ( 71.64 % ) " "Info: Total interconnect delay = 4.950 ns ( 71.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.440ns 1.390ns 0.674ns 0.676ns 1.025ns 0.372ns 0.373ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.723 ns - Smallest " "Info: - Smallest clock skew is -7.723 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 6.249 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 6.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1400 -744 -576 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.615 ns) 3.911 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X8_Y9_N28 9 " "Info: 2: + IC(2.146 ns) + CELL(0.615 ns) = 3.911 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { START start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 4.503 ns inst16 3 COMB LCCOMB_X8_Y9_N24 8 " "Info: 3: + IC(0.386 ns) + CELL(0.206 ns) = 4.503 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.666 ns) 6.249 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 4 REG LCFF_X9_Y12_N3 5 " "Info: 4: + IC(1.080 ns) + CELL(0.666 ns) = 6.249 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.637 ns ( 42.20 % ) " "Info: Total cell delay = 2.637 ns ( 42.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.612 ns ( 57.80 % ) " "Info: Total interconnect delay = 3.612 ns ( 57.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.249 ns" { START start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.249 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.146ns 0.386ns 1.080ns } { 0.000ns 1.150ns 0.615ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 13.972 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 13.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1400 -744 -576 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.113 ns) + CELL(0.206 ns) 3.469 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X8_Y9_N8 1 " "Info: 2: + IC(2.113 ns) + CELL(0.206 ns) = 3.469 ns; Loc. = LCCOMB_X8_Y9_N8; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { START start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.319 ns) 4.153 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X8_Y9_N22 2 " "Info: 3: + IC(0.365 ns) + CELL(0.319 ns) = 4.153 ns; Loc. = LCCOMB_X8_Y9_N22; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 4.727 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X8_Y9_N28 9 " "Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 4.727 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 5.319 ns inst16 5 COMB LCCOMB_X8_Y9_N24 8 " "Info: 5: + IC(0.386 ns) + CELL(0.206 ns) = 5.319 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.970 ns) 7.369 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 6 REG LCFF_X9_Y12_N21 18 " "Info: 6: + IC(1.080 ns) + CELL(0.970 ns) = 7.369 ns; Loc. = LCFF_X9_Y12_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.650 ns) 9.272 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X8_Y11_N28 1 " "Info: 7: + IC(1.253 ns) + CELL(0.650 ns) = 9.272 ns; Loc. = LCCOMB_X8_Y11_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.580 ns) 10.209 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X8_Y11_N22 1 " "Info: 8: + IC(0.357 ns) + CELL(0.580 ns) = 10.209 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.210 ns) + CELL(0.000 ns) 12.419 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G5 8 " "Info: 9: + IC(2.210 ns) + CELL(0.000 ns) = 12.419 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 13.972 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst 10 REG LCFF_X9_Y11_N29 2 " "Info: 10: + IC(0.887 ns) + CELL(0.666 ns) = 13.972 ns; Loc. = LCFF_X9_Y11_N29; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.953 ns ( 35.45 % ) " "Info: Total cell delay = 4.953 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.019 ns ( 64.55 % ) " "Info: Total interconnect delay = 9.019 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.972 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.972 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.113ns 0.365ns 0.368ns 0.386ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.206ns 0.206ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.249 ns" { START start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.249 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.146ns 0.386ns 1.080ns } { 0.000ns 1.150ns 0.615ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.972 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.972 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.113ns 0.365ns 0.368ns 0.386ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.206ns 0.206ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.440ns 1.390ns 0.674ns 0.676ns 1.025ns 0.372ns 0.373ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.249 ns" { START start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.249 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.146ns 0.386ns 1.080ns } { 0.000ns 1.150ns 0.615ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.972 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.972 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.113ns 0.365ns 0.368ns 0.386ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.206ns 0.206ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 71.02 MHz 14.081 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 71.02 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" (period= 14.081 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.910 ns + Longest register register " "Info: + Longest register to register delay is 6.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst 1 REG LCFF_X9_Y11_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N29; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.616 ns) 1.056 ns mux2-8:B_sclector\|inst18~146 2 COMB LCCOMB_X9_Y11_N18 1 " "Info: 2: + IC(0.440 ns) + CELL(0.616 ns) = 1.056 ns; Loc. = LCCOMB_X9_Y11_N18; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~146'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.206 ns) 2.652 ns mux2-8:B_sclector\|inst18~147 3 COMB LCCOMB_X7_Y12_N12 3 " "Info: 3: + IC(1.390 ns) + CELL(0.206 ns) = 2.652 ns; Loc. = LCCOMB_X7_Y12_N12; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst18~147'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.206 ns) 3.532 ns ALU_parallel_8b:inst4\|74181:inst\|52~197 4 COMB LCCOMB_X8_Y12_N18 4 " "Info: 4: + IC(0.674 ns) + CELL(0.206 ns) = 3.532 ns; Loc. = LCCOMB_X8_Y12_N18; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~197'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.206 ns) 4.414 ns ALU_parallel_8b:inst4\|74181:inst1\|69~4 5 COMB LCCOMB_X7_Y12_N6 1 " "Info: 5: + IC(0.676 ns) + CELL(0.206 ns) = 4.414 ns; Loc. = LCCOMB_X7_Y12_N6; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.206 ns) 5.645 ns ALU_parallel_8b:inst4\|74181:inst1\|69~5 6 COMB LCCOMB_X9_Y12_N22 2 " "Info: 6: + IC(1.025 ns) + CELL(0.206 ns) = 5.645 ns; Loc. = LCCOMB_X9_Y12_N22; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 6.223 ns ALU_parallel_8b:inst4\|74181:inst1\|75 7 COMB LCCOMB_X9_Y12_N18 1 " "Info: 7: + IC(0.372 ns) + CELL(0.206 ns) = 6.223 ns; Loc. = LCCOMB_X9_Y12_N18; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|75'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 6.802 ns ALU_parallel_8b:inst4\|74181:inst1\|82 8 COMB LCCOMB_X9_Y12_N2 8 " "Info: 8: + IC(0.373 ns) + CELL(0.206 ns) = 6.802 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.910 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 9 REG LCFF_X9_Y12_N3 5 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.910 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 28.36 % ) " "Info: Total cell delay = 1.960 ns ( 28.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.950 ns ( 71.64 % ) " "Info: Total interconnect delay = 4.950 ns ( 71.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.440ns 1.390ns 0.674ns 0.676ns 1.025ns 0.372ns 0.373ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.907 ns - Smallest " "Info: - Smallest clock skew is -6.907 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 7.222 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 7.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1432 -744 -576 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.252 ns) + CELL(0.370 ns) 3.626 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X8_Y9_N8 1 " "Info: 2: + IC(2.252 ns) + CELL(0.370 ns) = 3.626 ns; Loc. = LCCOMB_X8_Y9_N8; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.319 ns) 4.310 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X8_Y9_N22 2 " "Info: 3: + IC(0.365 ns) + CELL(0.319 ns) = 4.310 ns; Loc. = LCCOMB_X8_Y9_N22; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 4.884 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X8_Y9_N28 9 " "Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 4.884 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 5.476 ns inst16 5 COMB LCCOMB_X8_Y9_N24 8 " "Info: 5: + IC(0.386 ns) + CELL(0.206 ns) = 5.476 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.666 ns) 7.222 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 6 REG LCFF_X9_Y12_N3 5 " "Info: 6: + IC(1.080 ns) + CELL(0.666 ns) = 7.222 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.771 ns ( 38.37 % ) " "Info: Total cell delay = 2.771 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.451 ns ( 61.63 % ) " "Info: Total interconnect delay = 4.451 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.252ns 0.365ns 0.368ns 0.386ns 1.080ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 14.129 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 14.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1432 -744 -576 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.252 ns) + CELL(0.370 ns) 3.626 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X8_Y9_N8 1 " "Info: 2: + IC(2.252 ns) + CELL(0.370 ns) = 3.626 ns; Loc. = LCCOMB_X8_Y9_N8; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.319 ns) 4.310 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X8_Y9_N22 2 " "Info: 3: + IC(0.365 ns) + CELL(0.319 ns) = 4.310 ns; Loc. = LCCOMB_X8_Y9_N22; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 4.884 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X8_Y9_N28 9 " "Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 4.884 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 5.476 ns inst16 5 COMB LCCOMB_X8_Y9_N24 8 " "Info: 5: + IC(0.386 ns) + CELL(0.206 ns) = 5.476 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.970 ns) 7.526 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 6 REG LCFF_X9_Y12_N21 18 " "Info: 6: + IC(1.080 ns) + CELL(0.970 ns) = 7.526 ns; Loc. = LCFF_X9_Y12_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.650 ns) 9.429 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X8_Y11_N28 1 " "Info: 7: + IC(1.253 ns) + CELL(0.650 ns) = 9.429 ns; Loc. = LCCOMB_X8_Y11_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.580 ns) 10.366 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X8_Y11_N22 1 " "Info: 8: + IC(0.357 ns) + CELL(0.580 ns) = 10.366 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.210 ns) + CELL(0.000 ns) 12.576 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G5 8 " "Info: 9: + IC(2.210 ns) + CELL(0.000 ns) = 12.576 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 14.129 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst 10 REG LCFF_X9_Y11_N29 2 " "Info: 10: + IC(0.887 ns) + CELL(0.666 ns) = 14.129 ns; Loc. = LCFF_X9_Y11_N29; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.971 ns ( 35.18 % ) " "Info: Total cell delay = 4.971 ns ( 35.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.158 ns ( 64.82 % ) " "Info: Total interconnect delay = 9.158 ns ( 64.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.129 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.129 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.252ns 0.365ns 0.368ns 0.386ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.206ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.252ns 0.365ns 0.368ns 0.386ns 1.080ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.129 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.129 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.252ns 0.365ns 0.368ns 0.386ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.206ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.440ns 1.390ns 0.674ns 0.676ns 1.025ns 0.372ns 0.373ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.252ns 0.365ns 0.368ns 0.386ns 1.080ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.129 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.129 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.252ns 0.365ns 0.368ns 0.386ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.206ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK_Single register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 71.02 MHz 14.081 ns Internal " "Info: Clock \"CK_Single\" has Internal fmax of 71.02 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" (period= 14.081 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.910 ns + Longest register register " "Info: + Longest register to register delay is 6.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst 1 REG LCFF_X9_Y11_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N29; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.616 ns) 1.056 ns mux2-8:B_sclector\|inst18~146 2 COMB LCCOMB_X9_Y11_N18 1 " "Info: 2: + IC(0.440 ns) + CELL(0.616 ns) = 1.056 ns; Loc. = LCCOMB_X9_Y11_N18; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~146'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.206 ns) 2.652 ns mux2-8:B_sclector\|inst18~147 3 COMB LCCOMB_X7_Y12_N12 3 " "Info: 3: + IC(1.390 ns) + CELL(0.206 ns) = 2.652 ns; Loc. = LCCOMB_X7_Y12_N12; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst18~147'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.206 ns) 3.532 ns ALU_parallel_8b:inst4\|74181:inst\|52~197 4 COMB LCCOMB_X8_Y12_N18 4 " "Info: 4: + IC(0.674 ns) + CELL(0.206 ns) = 3.532 ns; Loc. = LCCOMB_X8_Y12_N18; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~197'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.206 ns) 4.414 ns ALU_parallel_8b:inst4\|74181:inst1\|69~4 5 COMB LCCOMB_X7_Y12_N6 1 " "Info: 5: + IC(0.676 ns) + CELL(0.206 ns) = 4.414 ns; Loc. = LCCOMB_X7_Y12_N6; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.206 ns) 5.645 ns ALU_parallel_8b:inst4\|74181:inst1\|69~5 6 COMB LCCOMB_X9_Y12_N22 2 " "Info: 6: + IC(1.025 ns) + CELL(0.206 ns) = 5.645 ns; Loc. = LCCOMB_X9_Y12_N22; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 6.223 ns ALU_parallel_8b:inst4\|74181:inst1\|75 7 COMB LCCOMB_X9_Y12_N18 1 " "Info: 7: + IC(0.372 ns) + CELL(0.206 ns) = 6.223 ns; Loc. = LCCOMB_X9_Y12_N18; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|75'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 6.802 ns ALU_parallel_8b:inst4\|74181:inst1\|82 8 COMB LCCOMB_X9_Y12_N2 8 " "Info: 8: + IC(0.373 ns) + CELL(0.206 ns) = 6.802 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.910 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 9 REG LCFF_X9_Y12_N3 5 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.910 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 28.36 % ) " "Info: Total cell delay = 1.960 ns ( 28.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.950 ns ( 71.64 % ) " "Info: Total interconnect delay = 4.950 ns ( 71.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.440ns 1.390ns 0.674ns 0.676ns 1.025ns 0.372ns 0.373ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.907 ns - Smallest " "Info: - Smallest clock skew is -6.907 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single destination 5.801 ns + Shortest register " "Info: + Shortest clock path from clock \"CK_Single\" to destination register is 5.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CK_Single 1 CLK PIN_67 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 -744 -576 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.589 ns) 3.463 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X8_Y9_N28 9 " "Info: 2: + IC(1.880 ns) + CELL(0.589 ns) = 3.463 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { CK_Single start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 4.055 ns inst16 3 COMB LCCOMB_X8_Y9_N24 8 " "Info: 3: + IC(0.386 ns) + CELL(0.206 ns) = 4.055 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.666 ns) 5.801 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 4 REG LCFF_X9_Y12_N3 5 " "Info: 4: + IC(1.080 ns) + CELL(0.666 ns) = 5.801 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.455 ns ( 42.32 % ) " "Info: Total cell delay = 2.455 ns ( 42.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.346 ns ( 57.68 % ) " "Info: Total interconnect delay = 3.346 ns ( 57.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.801 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.801 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.880ns 0.386ns 1.080ns } { 0.000ns 0.994ns 0.589ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single source 12.708 ns - Longest register " "Info: - Longest clock path from clock \"CK_Single\" to source register is 12.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CK_Single 1 CLK PIN_67 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 -744 -576 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.589 ns) 3.463 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X8_Y9_N28 9 " "Info: 2: + IC(1.880 ns) + CELL(0.589 ns) = 3.463 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { CK_Single start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 4.055 ns inst16 3 COMB LCCOMB_X8_Y9_N24 8 " "Info: 3: + IC(0.386 ns) + CELL(0.206 ns) = 4.055 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.970 ns) 6.105 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 4 REG LCFF_X9_Y12_N21 18 " "Info: 4: + IC(1.080 ns) + CELL(0.970 ns) = 6.105 ns; Loc. = LCFF_X9_Y12_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.650 ns) 8.008 ns register_4x:inst8\|inst5~28 5 COMB LCCOMB_X8_Y11_N28 1 " "Info: 5: + IC(1.253 ns) + CELL(0.650 ns) = 8.008 ns; Loc. = LCCOMB_X8_Y11_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.580 ns) 8.945 ns register_4x:inst8\|inst5 6 COMB LCCOMB_X8_Y11_N22 1 " "Info: 6: + IC(0.357 ns) + CELL(0.580 ns) = 8.945 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.210 ns) + CELL(0.000 ns) 11.155 ns register_4x:inst8\|inst5~clkctrl 7 COMB CLKCTRL_G5 8 " "Info: 7: + IC(2.210 ns) + CELL(0.000 ns) = 11.155 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 12.708 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst 8 REG LCFF_X9_Y11_N29 2 " "Info: 8: + IC(0.887 ns) + CELL(0.666 ns) = 12.708 ns; Loc. = LCFF_X9_Y11_N29; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.655 ns ( 36.63 % ) " "Info: Total cell delay = 4.655 ns ( 36.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.053 ns ( 63.37 % ) " "Info: Total interconnect delay = 8.053 ns ( 63.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.708 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.708 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.880ns 0.386ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 0.994ns 0.589ns 0.206ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.801 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.801 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.880ns 0.386ns 1.080ns } { 0.000ns 0.994ns 0.589ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.708 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.708 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.880ns 0.386ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 0.994ns 0.589ns 0.206ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.440ns 1.390ns 0.674ns 0.676ns 1.025ns 0.372ns 0.373ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.801 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.801 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.880ns 0.386ns 1.080ns } { 0.000ns 0.994ns 0.589ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.708 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.708 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.880ns 0.386ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 0.994ns 0.589ns 0.206ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR4 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 71.02 MHz 14.081 ns Internal " "Info: Clock \"uIR4\" has Internal fmax of 71.02 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" (period= 14.081 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.910 ns + Longest register register " "Info: + Longest register to register delay is 6.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst 1 REG LCFF_X9_Y11_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N29; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.616 ns) 1.056 ns mux2-8:B_sclector\|inst18~146 2 COMB LCCOMB_X9_Y11_N18 1 " "Info: 2: + IC(0.440 ns) + CELL(0.616 ns) = 1.056 ns; Loc. = LCCOMB_X9_Y11_N18; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~146'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.206 ns) 2.652 ns mux2-8:B_sclector\|inst18~147 3 COMB LCCOMB_X7_Y12_N12 3 " "Info: 3: + IC(1.390 ns) + CELL(0.206 ns) = 2.652 ns; Loc. = LCCOMB_X7_Y12_N12; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst18~147'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.206 ns) 3.532 ns ALU_parallel_8b:inst4\|74181:inst\|52~197 4 COMB LCCOMB_X8_Y12_N18 4 " "Info: 4: + IC(0.674 ns) + CELL(0.206 ns) = 3.532 ns; Loc. = LCCOMB_X8_Y12_N18; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~197'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.206 ns) 4.414 ns ALU_parallel_8b:inst4\|74181:inst1\|69~4 5 COMB LCCOMB_X7_Y12_N6 1 " "Info: 5: + IC(0.676 ns) + CELL(0.206 ns) = 4.414 ns; Loc. = LCCOMB_X7_Y12_N6; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.206 ns) 5.645 ns ALU_parallel_8b:inst4\|74181:inst1\|69~5 6 COMB LCCOMB_X9_Y12_N22 2 " "Info: 6: + IC(1.025 ns) + CELL(0.206 ns) = 5.645 ns; Loc. = LCCOMB_X9_Y12_N22; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 6.223 ns ALU_parallel_8b:inst4\|74181:inst1\|75 7 COMB LCCOMB_X9_Y12_N18 1 " "Info: 7: + IC(0.372 ns) + CELL(0.206 ns) = 6.223 ns; Loc. = LCCOMB_X9_Y12_N18; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|75'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 6.802 ns ALU_parallel_8b:inst4\|74181:inst1\|82 8 COMB LCCOMB_X9_Y12_N2 8 " "Info: 8: + IC(0.373 ns) + CELL(0.206 ns) = 6.802 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.910 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 9 REG LCFF_X9_Y12_N3 5 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.910 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 28.36 % ) " "Info: Total cell delay = 1.960 ns ( 28.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.950 ns ( 71.64 % ) " "Info: Total interconnect delay = 4.950 ns ( 71.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.440ns 1.390ns 0.674ns 0.676ns 1.025ns 0.372ns 0.373ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.907 ns - Smallest " "Info: - Smallest clock skew is -6.907 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 5.855 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR4\" to destination register is 5.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.631 ns) + CELL(0.494 ns) 4.109 ns inst16 2 COMB LCCOMB_X8_Y9_N24 8 " "Info: 2: + IC(2.631 ns) + CELL(0.494 ns) = 4.109 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.125 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.666 ns) 5.855 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 3 REG LCFF_X9_Y12_N3 5 " "Info: 3: + IC(1.080 ns) + CELL(0.666 ns) = 5.855 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 36.62 % ) " "Info: Total cell delay = 2.144 ns ( 36.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.711 ns ( 63.38 % ) " "Info: Total interconnect delay = 3.711 ns ( 63.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.855 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.855 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.631ns 1.080ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 12.762 ns - Longest register " "Info: - Longest clock path from clock \"uIR4\" to source register is 12.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.631 ns) + CELL(0.494 ns) 4.109 ns inst16 2 COMB LCCOMB_X8_Y9_N24 8 " "Info: 2: + IC(2.631 ns) + CELL(0.494 ns) = 4.109 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.125 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.970 ns) 6.159 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X9_Y12_N21 18 " "Info: 3: + IC(1.080 ns) + CELL(0.970 ns) = 6.159 ns; Loc. = LCFF_X9_Y12_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.650 ns) 8.062 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X8_Y11_N28 1 " "Info: 4: + IC(1.253 ns) + CELL(0.650 ns) = 8.062 ns; Loc. = LCCOMB_X8_Y11_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.580 ns) 8.999 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X8_Y11_N22 1 " "Info: 5: + IC(0.357 ns) + CELL(0.580 ns) = 8.999 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.210 ns) + CELL(0.000 ns) 11.209 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G5 8 " "Info: 6: + IC(2.210 ns) + CELL(0.000 ns) = 11.209 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 12.762 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst 7 REG LCFF_X9_Y11_N29 2 " "Info: 7: + IC(0.887 ns) + CELL(0.666 ns) = 12.762 ns; Loc. = LCFF_X9_Y11_N29; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.344 ns ( 34.04 % ) " "Info: Total cell delay = 4.344 ns ( 34.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.418 ns ( 65.96 % ) " "Info: Total interconnect delay = 8.418 ns ( 65.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.762 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.762 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.631ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 0.984ns 0.494ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.855 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.855 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.631ns 1.080ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.762 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.762 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.631ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 0.984ns 0.494ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.440ns 1.390ns 0.674ns 0.676ns 1.025ns 0.372ns 0.373ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.855 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.855 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.631ns 1.080ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.762 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.762 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.631ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 0.984ns 0.494ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR6 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 71.02 MHz 14.081 ns Internal " "Info: Clock \"uIR6\" has Internal fmax of 71.02 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" (period= 14.081 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.910 ns + Longest register register " "Info: + Longest register to register delay is 6.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst 1 REG LCFF_X9_Y11_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N29; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.616 ns) 1.056 ns mux2-8:B_sclector\|inst18~146 2 COMB LCCOMB_X9_Y11_N18 1 " "Info: 2: + IC(0.440 ns) + CELL(0.616 ns) = 1.056 ns; Loc. = LCCOMB_X9_Y11_N18; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~146'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.206 ns) 2.652 ns mux2-8:B_sclector\|inst18~147 3 COMB LCCOMB_X7_Y12_N12 3 " "Info: 3: + IC(1.390 ns) + CELL(0.206 ns) = 2.652 ns; Loc. = LCCOMB_X7_Y12_N12; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst18~147'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.206 ns) 3.532 ns ALU_parallel_8b:inst4\|74181:inst\|52~197 4 COMB LCCOMB_X8_Y12_N18 4 " "Info: 4: + IC(0.674 ns) + CELL(0.206 ns) = 3.532 ns; Loc. = LCCOMB_X8_Y12_N18; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~197'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.206 ns) 4.414 ns ALU_parallel_8b:inst4\|74181:inst1\|69~4 5 COMB LCCOMB_X7_Y12_N6 1 " "Info: 5: + IC(0.676 ns) + CELL(0.206 ns) = 4.414 ns; Loc. = LCCOMB_X7_Y12_N6; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.206 ns) 5.645 ns ALU_parallel_8b:inst4\|74181:inst1\|69~5 6 COMB LCCOMB_X9_Y12_N22 2 " "Info: 6: + IC(1.025 ns) + CELL(0.206 ns) = 5.645 ns; Loc. = LCCOMB_X9_Y12_N22; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 6.223 ns ALU_parallel_8b:inst4\|74181:inst1\|75 7 COMB LCCOMB_X9_Y12_N18 1 " "Info: 7: + IC(0.372 ns) + CELL(0.206 ns) = 6.223 ns; Loc. = LCCOMB_X9_Y12_N18; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|75'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 6.802 ns ALU_parallel_8b:inst4\|74181:inst1\|82 8 COMB LCCOMB_X9_Y12_N2 8 " "Info: 8: + IC(0.373 ns) + CELL(0.206 ns) = 6.802 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.910 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 9 REG LCFF_X9_Y12_N3 5 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.910 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 28.36 % ) " "Info: Total cell delay = 1.960 ns ( 28.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.950 ns ( 71.64 % ) " "Info: Total interconnect delay = 4.950 ns ( 71.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.440ns 1.390ns 0.674ns 0.676ns 1.025ns 0.372ns 0.373ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.907 ns - Smallest " "Info: - Smallest clock skew is -6.907 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 5.729 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR6\" to destination register is 5.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.619 ns) + CELL(0.370 ns) 3.983 ns inst16 2 COMB LCCOMB_X8_Y9_N24 8 " "Info: 2: + IC(2.619 ns) + CELL(0.370 ns) = 3.983 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.666 ns) 5.729 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 3 REG LCFF_X9_Y12_N3 5 " "Info: 3: + IC(1.080 ns) + CELL(0.666 ns) = 5.729 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 35.43 % ) " "Info: Total cell delay = 2.030 ns ( 35.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.699 ns ( 64.57 % ) " "Info: Total interconnect delay = 3.699 ns ( 64.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.729 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.729 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.619ns 1.080ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 12.636 ns - Longest register " "Info: - Longest clock path from clock \"uIR6\" to source register is 12.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.619 ns) + CELL(0.370 ns) 3.983 ns inst16 2 COMB LCCOMB_X8_Y9_N24 8 " "Info: 2: + IC(2.619 ns) + CELL(0.370 ns) = 3.983 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.970 ns) 6.033 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X9_Y12_N21 18 " "Info: 3: + IC(1.080 ns) + CELL(0.970 ns) = 6.033 ns; Loc. = LCFF_X9_Y12_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.650 ns) 7.936 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X8_Y11_N28 1 " "Info: 4: + IC(1.253 ns) + CELL(0.650 ns) = 7.936 ns; Loc. = LCCOMB_X8_Y11_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.580 ns) 8.873 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X8_Y11_N22 1 " "Info: 5: + IC(0.357 ns) + CELL(0.580 ns) = 8.873 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.210 ns) + CELL(0.000 ns) 11.083 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G5 8 " "Info: 6: + IC(2.210 ns) + CELL(0.000 ns) = 11.083 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 12.636 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst 7 REG LCFF_X9_Y11_N29 2 " "Info: 7: + IC(0.887 ns) + CELL(0.666 ns) = 12.636 ns; Loc. = LCFF_X9_Y11_N29; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.230 ns ( 33.48 % ) " "Info: Total cell delay = 4.230 ns ( 33.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.406 ns ( 66.52 % ) " "Info: Total interconnect delay = 8.406 ns ( 66.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.636 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.636 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.619ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.729 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.729 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.619ns 1.080ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.636 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.636 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.619ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.440ns 1.390ns 0.674ns 0.676ns 1.025ns 0.372ns 0.373ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.729 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.729 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.619ns 1.080ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.636 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.636 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.619ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR5 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 71.02 MHz 14.081 ns Internal " "Info: Clock \"uIR5\" has Internal fmax of 71.02 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" (period= 14.081 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.910 ns + Longest register register " "Info: + Longest register to register delay is 6.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst 1 REG LCFF_X9_Y11_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N29; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.616 ns) 1.056 ns mux2-8:B_sclector\|inst18~146 2 COMB LCCOMB_X9_Y11_N18 1 " "Info: 2: + IC(0.440 ns) + CELL(0.616 ns) = 1.056 ns; Loc. = LCCOMB_X9_Y11_N18; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~146'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.206 ns) 2.652 ns mux2-8:B_sclector\|inst18~147 3 COMB LCCOMB_X7_Y12_N12 3 " "Info: 3: + IC(1.390 ns) + CELL(0.206 ns) = 2.652 ns; Loc. = LCCOMB_X7_Y12_N12; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst18~147'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.206 ns) 3.532 ns ALU_parallel_8b:inst4\|74181:inst\|52~197 4 COMB LCCOMB_X8_Y12_N18 4 " "Info: 4: + IC(0.674 ns) + CELL(0.206 ns) = 3.532 ns; Loc. = LCCOMB_X8_Y12_N18; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~197'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.206 ns) 4.414 ns ALU_parallel_8b:inst4\|74181:inst1\|69~4 5 COMB LCCOMB_X7_Y12_N6 1 " "Info: 5: + IC(0.676 ns) + CELL(0.206 ns) = 4.414 ns; Loc. = LCCOMB_X7_Y12_N6; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.206 ns) 5.645 ns ALU_parallel_8b:inst4\|74181:inst1\|69~5 6 COMB LCCOMB_X9_Y12_N22 2 " "Info: 6: + IC(1.025 ns) + CELL(0.206 ns) = 5.645 ns; Loc. = LCCOMB_X9_Y12_N22; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 6.223 ns ALU_parallel_8b:inst4\|74181:inst1\|75 7 COMB LCCOMB_X9_Y12_N18 1 " "Info: 7: + IC(0.372 ns) + CELL(0.206 ns) = 6.223 ns; Loc. = LCCOMB_X9_Y12_N18; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|75'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 6.802 ns ALU_parallel_8b:inst4\|74181:inst1\|82 8 COMB LCCOMB_X9_Y12_N2 8 " "Info: 8: + IC(0.373 ns) + CELL(0.206 ns) = 6.802 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.910 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 9 REG LCFF_X9_Y12_N3 5 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.910 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 28.36 % ) " "Info: Total cell delay = 1.960 ns ( 28.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.950 ns ( 71.64 % ) " "Info: Total interconnect delay = 4.950 ns ( 71.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.440ns 1.390ns 0.674ns 0.676ns 1.025ns 0.372ns 0.373ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.907 ns - Smallest " "Info: - Smallest clock skew is -6.907 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 5.908 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR5\" to destination register is 5.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.679 ns) + CELL(0.499 ns) 4.162 ns inst16 2 COMB LCCOMB_X8_Y9_N24 8 " "Info: 2: + IC(2.679 ns) + CELL(0.499 ns) = 4.162 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.666 ns) 5.908 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 3 REG LCFF_X9_Y12_N3 5 " "Info: 3: + IC(1.080 ns) + CELL(0.666 ns) = 5.908 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.149 ns ( 36.37 % ) " "Info: Total cell delay = 2.149 ns ( 36.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.759 ns ( 63.63 % ) " "Info: Total interconnect delay = 3.759 ns ( 63.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.908 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.679ns 1.080ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 12.815 ns - Longest register " "Info: - Longest clock path from clock \"uIR5\" to source register is 12.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.679 ns) + CELL(0.499 ns) 4.162 ns inst16 2 COMB LCCOMB_X8_Y9_N24 8 " "Info: 2: + IC(2.679 ns) + CELL(0.499 ns) = 4.162 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.970 ns) 6.212 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X9_Y12_N21 18 " "Info: 3: + IC(1.080 ns) + CELL(0.970 ns) = 6.212 ns; Loc. = LCFF_X9_Y12_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.650 ns) 8.115 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X8_Y11_N28 1 " "Info: 4: + IC(1.253 ns) + CELL(0.650 ns) = 8.115 ns; Loc. = LCCOMB_X8_Y11_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.580 ns) 9.052 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X8_Y11_N22 1 " "Info: 5: + IC(0.357 ns) + CELL(0.580 ns) = 9.052 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.210 ns) + CELL(0.000 ns) 11.262 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G5 8 " "Info: 6: + IC(2.210 ns) + CELL(0.000 ns) = 11.262 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 12.815 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst 7 REG LCFF_X9_Y11_N29 2 " "Info: 7: + IC(0.887 ns) + CELL(0.666 ns) = 12.815 ns; Loc. = LCFF_X9_Y11_N29; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.349 ns ( 33.94 % ) " "Info: Total cell delay = 4.349 ns ( 33.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.466 ns ( 66.06 % ) " "Info: Total interconnect delay = 8.466 ns ( 66.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.815 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.815 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.679ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.908 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.679ns 1.080ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.815 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.815 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.679ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.910 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.440ns 1.390ns 0.674ns 0.676ns 1.025ns 0.372ns 0.373ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.908 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.679ns 1.080ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.815 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.815 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.679ns 1.080ns 1.253ns 0.357ns 2.210ns 0.887ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CK_Consistant 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"CK_Consistant\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99 CK_Consistant 3.044 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99\" for clock \"CK_Consistant\" (Hold time is 3.044 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.543 ns + Largest " "Info: + Largest clock skew is 5.543 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant destination 11.923 ns + Longest register " "Info: + Longest clock path from clock \"CK_Consistant\" to destination register is 11.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CK_Consistant 1 CLK PIN_69 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_69; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1448 -744 -576 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.206 ns) 3.468 ns start_stop_selection:inst19\|inst31 2 COMB LCCOMB_X8_Y9_N22 2 " "Info: 2: + IC(2.268 ns) + CELL(0.206 ns) = 3.468 ns; Loc. = LCCOMB_X8_Y9_N22; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CK_Consistant start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 4.042 ns start_stop_selection:inst19\|inst3 3 COMB LCCOMB_X8_Y9_N28 9 " "Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 4.042 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.319 ns) + CELL(0.000 ns) 10.361 ns start_stop_selection:inst19\|inst3~clkctrl 4 COMB CLKCTRL_G3 8 " "Info: 4: + IC(6.319 ns) + CELL(0.000 ns) = 10.361 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop_selection:inst19\|inst3~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.319 ns" { start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 11.923 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99 5 REG LCFF_X9_Y12_N9 4 " "Info: 5: + IC(0.896 ns) + CELL(0.666 ns) = 11.923 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.072 ns ( 17.38 % ) " "Info: Total cell delay = 2.072 ns ( 17.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.851 ns ( 82.62 % ) " "Info: Total interconnect delay = 9.851 ns ( 82.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.923 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.923 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.268ns 0.368ns 6.319ns 0.896ns } { 0.000ns 0.994ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant source 6.380 ns - Shortest register " "Info: - Shortest clock path from clock \"CK_Consistant\" to source register is 6.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CK_Consistant 1 CLK PIN_69 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_69; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1448 -744 -576 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.206 ns) 3.468 ns start_stop_selection:inst19\|inst31 2 COMB LCCOMB_X8_Y9_N22 2 " "Info: 2: + IC(2.268 ns) + CELL(0.206 ns) = 3.468 ns; Loc. = LCCOMB_X8_Y9_N22; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CK_Consistant start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 4.042 ns start_stop_selection:inst19\|inst3 3 COMB LCCOMB_X8_Y9_N28 9 " "Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 4.042 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 4.634 ns inst16 4 COMB LCCOMB_X8_Y9_N24 8 " "Info: 4: + IC(0.386 ns) + CELL(0.206 ns) = 4.634 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.666 ns) 6.380 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 5 REG LCFF_X9_Y12_N3 5 " "Info: 5: + IC(1.080 ns) + CELL(0.666 ns) = 6.380 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.278 ns ( 35.71 % ) " "Info: Total cell delay = 2.278 ns ( 35.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.102 ns ( 64.29 % ) " "Info: Total interconnect delay = 4.102 ns ( 64.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.380 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.380 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.268ns 0.368ns 0.386ns 1.080ns } { 0.000ns 0.994ns 0.206ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.923 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.923 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.268ns 0.368ns 6.319ns 0.896ns } { 0.000ns 0.994ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.380 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.380 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.268ns 0.368ns 0.386ns 1.080ns } { 0.000ns 0.994ns 0.206ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.501 ns - Shortest register register " "Info: - Shortest register to register delay is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 1 REG LCFF_X9_Y12_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.651 ns) 1.811 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~18 2 COMB LCCOMB_X9_Y12_N10 2 " "Info: 2: + IC(1.160 ns) + CELL(0.651 ns) = 1.811 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~18'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 2.393 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|102~92 3 COMB LCCOMB_X9_Y12_N8 1 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 2.393 ns; Loc. = LCCOMB_X9_Y12_N8; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|102~92'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 528 592 584 "102" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.501 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99 4 REG LCFF_X9_Y12_N9 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.501 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.965 ns ( 38.58 % ) " "Info: Total cell delay = 0.965 ns ( 38.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.536 ns ( 61.42 % ) " "Info: Total interconnect delay = 1.536 ns ( 61.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 1.160ns 0.376ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.923 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.923 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.268ns 0.368ns 6.319ns 0.896ns } { 0.000ns 0.994ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.380 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.380 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.268ns 0.368ns 0.386ns 1.080ns } { 0.000ns 0.994ns 0.206ns 0.206ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 1.160ns 0.376ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 101 " "Warning: Circuit may not operate. Detected 101 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99 START 3.86 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99\" for clock \"START\" (Hold time is 3.86 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.359 ns + Largest " "Info: + Largest clock skew is 6.359 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 12.608 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 12.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1400 -744 -576 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.113 ns) + CELL(0.206 ns) 3.469 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X8_Y9_N8 1 " "Info: 2: + IC(2.113 ns) + CELL(0.206 ns) = 3.469 ns; Loc. = LCCOMB_X8_Y9_N8; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { START start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.319 ns) 4.153 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X8_Y9_N22 2 " "Info: 3: + IC(0.365 ns) + CELL(0.319 ns) = 4.153 ns; Loc. = LCCOMB_X8_Y9_N22; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 4.727 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X8_Y9_N28 9 " "Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 4.727 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.319 ns) + CELL(0.000 ns) 11.046 ns start_stop_selection:inst19\|inst3~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(6.319 ns) + CELL(0.000 ns) = 11.046 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop_selection:inst19\|inst3~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.319 ns" { start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 12.608 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99 6 REG LCFF_X9_Y12_N9 4 " "Info: 6: + IC(0.896 ns) + CELL(0.666 ns) = 12.608 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.547 ns ( 20.20 % ) " "Info: Total cell delay = 2.547 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.061 ns ( 79.80 % ) " "Info: Total interconnect delay = 10.061 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.608 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.608 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.113ns 0.365ns 0.368ns 6.319ns 0.896ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 6.249 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 6.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1400 -744 -576 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.615 ns) 3.911 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X8_Y9_N28 9 " "Info: 2: + IC(2.146 ns) + CELL(0.615 ns) = 3.911 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { START start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 4.503 ns inst16 3 COMB LCCOMB_X8_Y9_N24 8 " "Info: 3: + IC(0.386 ns) + CELL(0.206 ns) = 4.503 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.666 ns) 6.249 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 4 REG LCFF_X9_Y12_N3 5 " "Info: 4: + IC(1.080 ns) + CELL(0.666 ns) = 6.249 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.637 ns ( 42.20 % ) " "Info: Total cell delay = 2.637 ns ( 42.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.612 ns ( 57.80 % ) " "Info: Total interconnect delay = 3.612 ns ( 57.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.249 ns" { START start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.249 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.146ns 0.386ns 1.080ns } { 0.000ns 1.150ns 0.615ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.608 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.608 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.113ns 0.365ns 0.368ns 6.319ns 0.896ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.249 ns" { START start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.249 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.146ns 0.386ns 1.080ns } { 0.000ns 1.150ns 0.615ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.501 ns - Shortest register register " "Info: - Shortest register to register delay is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 1 REG LCFF_X9_Y12_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.651 ns) 1.811 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~18 2 COMB LCCOMB_X9_Y12_N10 2 " "Info: 2: + IC(1.160 ns) + CELL(0.651 ns) = 1.811 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~18'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 2.393 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|102~92 3 COMB LCCOMB_X9_Y12_N8 1 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 2.393 ns; Loc. = LCCOMB_X9_Y12_N8; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|102~92'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 528 592 584 "102" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.501 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99 4 REG LCFF_X9_Y12_N9 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.501 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.965 ns ( 38.58 % ) " "Info: Total cell delay = 0.965 ns ( 38.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.536 ns ( 61.42 % ) " "Info: Total interconnect delay = 1.536 ns ( 61.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 1.160ns 0.376ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.608 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.608 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.113ns 0.365ns 0.368ns 6.319ns 0.896ns } { 0.000ns 1.150ns 0.206ns 0.319ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.249 ns" { START start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.249 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.146ns 0.386ns 1.080ns } { 0.000ns 1.150ns 0.615ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 1.160ns 0.376ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99 CLR 3.044 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99\" for clock \"CLR\" (Hold time is 3.044 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.543 ns + Largest " "Info: + Largest clock skew is 5.543 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 12.765 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 12.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1432 -744 -576 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.252 ns) + CELL(0.370 ns) 3.626 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X8_Y9_N8 1 " "Info: 2: + IC(2.252 ns) + CELL(0.370 ns) = 3.626 ns; Loc. = LCCOMB_X8_Y9_N8; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.319 ns) 4.310 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X8_Y9_N22 2 " "Info: 3: + IC(0.365 ns) + CELL(0.319 ns) = 4.310 ns; Loc. = LCCOMB_X8_Y9_N22; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 4.884 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X8_Y9_N28 9 " "Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 4.884 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.319 ns) + CELL(0.000 ns) 11.203 ns start_stop_selection:inst19\|inst3~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(6.319 ns) + CELL(0.000 ns) = 11.203 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop_selection:inst19\|inst3~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.319 ns" { start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 12.765 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99 6 REG LCFF_X9_Y12_N9 4 " "Info: 6: + IC(0.896 ns) + CELL(0.666 ns) = 12.765 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.565 ns ( 20.09 % ) " "Info: Total cell delay = 2.565 ns ( 20.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.200 ns ( 79.91 % ) " "Info: Total interconnect delay = 10.200 ns ( 79.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.765 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.765 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.252ns 0.365ns 0.368ns 6.319ns 0.896ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 7.222 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 7.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1432 -744 -576 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.252 ns) + CELL(0.370 ns) 3.626 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X8_Y9_N8 1 " "Info: 2: + IC(2.252 ns) + CELL(0.370 ns) = 3.626 ns; Loc. = LCCOMB_X8_Y9_N8; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.319 ns) 4.310 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X8_Y9_N22 2 " "Info: 3: + IC(0.365 ns) + CELL(0.319 ns) = 4.310 ns; Loc. = LCCOMB_X8_Y9_N22; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 4.884 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X8_Y9_N28 9 " "Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 4.884 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 5.476 ns inst16 5 COMB LCCOMB_X8_Y9_N24 8 " "Info: 5: + IC(0.386 ns) + CELL(0.206 ns) = 5.476 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.666 ns) 7.222 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 6 REG LCFF_X9_Y12_N3 5 " "Info: 6: + IC(1.080 ns) + CELL(0.666 ns) = 7.222 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.771 ns ( 38.37 % ) " "Info: Total cell delay = 2.771 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.451 ns ( 61.63 % ) " "Info: Total interconnect delay = 4.451 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.252ns 0.365ns 0.368ns 0.386ns 1.080ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.765 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.765 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.252ns 0.365ns 0.368ns 6.319ns 0.896ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.252ns 0.365ns 0.368ns 0.386ns 1.080ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.501 ns - Shortest register register " "Info: - Shortest register to register delay is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 1 REG LCFF_X9_Y12_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.651 ns) 1.811 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~18 2 COMB LCCOMB_X9_Y12_N10 2 " "Info: 2: + IC(1.160 ns) + CELL(0.651 ns) = 1.811 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~18'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 2.393 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|102~92 3 COMB LCCOMB_X9_Y12_N8 1 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 2.393 ns; Loc. = LCCOMB_X9_Y12_N8; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|102~92'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 528 592 584 "102" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.501 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99 4 REG LCFF_X9_Y12_N9 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.501 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.965 ns ( 38.58 % ) " "Info: Total cell delay = 0.965 ns ( 38.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.536 ns ( 61.42 % ) " "Info: Total interconnect delay = 1.536 ns ( 61.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 1.160ns 0.376ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.765 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.765 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 2.252ns 0.365ns 0.368ns 6.319ns 0.896ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.252ns 0.365ns 0.368ns 0.386ns 1.080ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 1.160ns 0.376ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CK_Single 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"CK_Single\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99 CK_Single 3.044 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99\" for clock \"CK_Single\" (Hold time is 3.044 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.543 ns + Largest " "Info: + Largest clock skew is 5.543 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single destination 11.344 ns + Longest register " "Info: + Longest clock path from clock \"CK_Single\" to destination register is 11.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CK_Single 1 CLK PIN_67 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 -744 -576 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.589 ns) 3.463 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X8_Y9_N28 9 " "Info: 2: + IC(1.880 ns) + CELL(0.589 ns) = 3.463 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { CK_Single start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.319 ns) + CELL(0.000 ns) 9.782 ns start_stop_selection:inst19\|inst3~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(6.319 ns) + CELL(0.000 ns) = 9.782 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop_selection:inst19\|inst3~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.319 ns" { start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 11.344 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99 4 REG LCFF_X9_Y12_N9 4 " "Info: 4: + IC(0.896 ns) + CELL(0.666 ns) = 11.344 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.249 ns ( 19.83 % ) " "Info: Total cell delay = 2.249 ns ( 19.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.095 ns ( 80.17 % ) " "Info: Total interconnect delay = 9.095 ns ( 80.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.344 ns" { CK_Single start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.344 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.880ns 6.319ns 0.896ns } { 0.000ns 0.994ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single source 5.801 ns - Shortest register " "Info: - Shortest clock path from clock \"CK_Single\" to source register is 5.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CK_Single 1 CLK PIN_67 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 -744 -576 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.589 ns) 3.463 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X8_Y9_N28 9 " "Info: 2: + IC(1.880 ns) + CELL(0.589 ns) = 3.463 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { CK_Single start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 4.055 ns inst16 3 COMB LCCOMB_X8_Y9_N24 8 " "Info: 3: + IC(0.386 ns) + CELL(0.206 ns) = 4.055 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.666 ns) 5.801 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 4 REG LCFF_X9_Y12_N3 5 " "Info: 4: + IC(1.080 ns) + CELL(0.666 ns) = 5.801 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.455 ns ( 42.32 % ) " "Info: Total cell delay = 2.455 ns ( 42.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.346 ns ( 57.68 % ) " "Info: Total interconnect delay = 3.346 ns ( 57.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.801 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.801 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.880ns 0.386ns 1.080ns } { 0.000ns 0.994ns 0.589ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.344 ns" { CK_Single start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.344 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.880ns 6.319ns 0.896ns } { 0.000ns 0.994ns 0.589ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.801 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.801 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.880ns 0.386ns 1.080ns } { 0.000ns 0.994ns 0.589ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.501 ns - Shortest register register " "Info: - Shortest register to register delay is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 1 REG LCFF_X9_Y12_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.651 ns) 1.811 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~18 2 COMB LCCOMB_X9_Y12_N10 2 " "Info: 2: + IC(1.160 ns) + CELL(0.651 ns) = 1.811 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~18'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 2.393 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|102~92 3 COMB LCCOMB_X9_Y12_N8 1 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 2.393 ns; Loc. = LCCOMB_X9_Y12_N8; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|102~92'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 528 592 584 "102" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.501 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99 4 REG LCFF_X9_Y12_N9 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.501 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|99'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.965 ns ( 38.58 % ) " "Info: Total cell delay = 0.965 ns ( 38.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.536 ns ( 61.42 % ) " "Info: Total interconnect delay = 1.536 ns ( 61.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 1.160ns 0.376ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.344 ns" { CK_Single start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.344 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.880ns 6.319ns 0.896ns } { 0.000ns 0.994ns 0.589ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.801 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.801 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.880ns 0.386ns 1.080ns } { 0.000ns 0.994ns 0.589ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|102~92 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|99 {} } { 0.000ns 1.160ns 0.376ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR4 23 " "Warning: Circuit may not operate. Detected 23 non-operational path(s) clocked by clock \"uIR4\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst uIR4 2.119 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst\" for clock \"uIR4\" (Hold time is 2.119 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.395 ns + Largest " "Info: + Largest clock skew is 6.395 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 11.498 ns + Longest register " "Info: + Longest clock path from clock \"uIR4\" to destination register is 11.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.631 ns) + CELL(0.494 ns) 4.109 ns inst16 2 COMB LCCOMB_X8_Y9_N24 8 " "Info: 2: + IC(2.631 ns) + CELL(0.494 ns) = 4.109 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.125 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.723 ns) + CELL(0.666 ns) 11.498 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst 3 REG LCFF_X8_Y12_N17 5 " "Info: 3: + IC(6.723 ns) + CELL(0.666 ns) = 11.498 ns; Loc. = LCFF_X8_Y12_N17; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.389 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 18.65 % ) " "Info: Total cell delay = 2.144 ns ( 18.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.354 ns ( 81.35 % ) " "Info: Total interconnect delay = 9.354 ns ( 81.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.498 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.498 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.631ns 6.723ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 5.103 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR4\" to source register is 5.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.631 ns) + CELL(0.494 ns) 4.109 ns inst16 2 COMB LCCOMB_X8_Y9_N24 8 " "Info: 2: + IC(2.631 ns) + CELL(0.494 ns) = 4.109 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.125 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.666 ns) 5.103 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X8_Y9_N17 20 " "Info: 3: + IC(0.328 ns) + CELL(0.666 ns) = 5.103 ns; Loc. = LCFF_X8_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 42.01 % ) " "Info: Total cell delay = 2.144 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.959 ns ( 57.99 % ) " "Info: Total interconnect delay = 2.959 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.103 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.103 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.631ns 0.328ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.498 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.498 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.631ns 6.723ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.103 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.103 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.631ns 0.328ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.278 ns - Shortest register register " "Info: - Shortest register to register delay is 4.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X8_Y9_N17 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.537 ns) 1.745 ns mux2-8:B_sclector\|inst19~129 2 COMB LCCOMB_X7_Y12_N16 1 " "Info: 2: + IC(1.208 ns) + CELL(0.537 ns) = 1.745 ns; Loc. = LCCOMB_X7_Y12_N16; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.370 ns) 2.494 ns mux2-8:B_sclector\|inst19~131 3 COMB LCCOMB_X7_Y12_N2 3 " "Info: 3: + IC(0.379 ns) + CELL(0.370 ns) = 2.494 ns; Loc. = LCCOMB_X7_Y12_N2; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst19~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 3.096 ns ALU_parallel_8b:inst4\|74181:inst\|45~121 4 COMB LCCOMB_X7_Y12_N20 4 " "Info: 4: + IC(0.396 ns) + CELL(0.206 ns) = 3.096 ns; Loc. = LCCOMB_X7_Y12_N20; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.370 ns) 4.170 ns ALU_parallel_8b:inst4\|74181:inst\|77 5 COMB LCCOMB_X8_Y12_N16 8 " "Info: 5: + IC(0.704 ns) + CELL(0.370 ns) = 4.170 ns; Loc. = LCCOMB_X8_Y12_N16; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|77'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.278 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst 6 REG LCFF_X8_Y12_N17 5 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.278 ns; Loc. = LCFF_X8_Y12_N17; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst|77 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.591 ns ( 37.19 % ) " "Info: Total cell delay = 1.591 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.687 ns ( 62.81 % ) " "Info: Total interconnect delay = 2.687 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.278 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.278 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 1.208ns 0.379ns 0.396ns 0.704ns 0.000ns } { 0.000ns 0.537ns 0.370ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.498 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.498 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.631ns 6.723ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.103 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.103 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.631ns 0.328ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.278 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.278 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 1.208ns 0.379ns 0.396ns 0.704ns 0.000ns } { 0.000ns 0.537ns 0.370ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR6 32 " "Warning: Circuit may not operate. Detected 32 non-operational path(s) clocked by clock \"uIR6\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst uIR6 2.119 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst\" for clock \"uIR6\" (Hold time is 2.119 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.395 ns + Largest " "Info: + Largest clock skew is 6.395 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 11.372 ns + Longest register " "Info: + Longest clock path from clock \"uIR6\" to destination register is 11.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.619 ns) + CELL(0.370 ns) 3.983 ns inst16 2 COMB LCCOMB_X8_Y9_N24 8 " "Info: 2: + IC(2.619 ns) + CELL(0.370 ns) = 3.983 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.723 ns) + CELL(0.666 ns) 11.372 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst 3 REG LCFF_X8_Y12_N17 5 " "Info: 3: + IC(6.723 ns) + CELL(0.666 ns) = 11.372 ns; Loc. = LCFF_X8_Y12_N17; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.389 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 17.85 % ) " "Info: Total cell delay = 2.030 ns ( 17.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.342 ns ( 82.15 % ) " "Info: Total interconnect delay = 9.342 ns ( 82.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.372 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.372 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.619ns 6.723ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 4.977 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR6\" to source register is 4.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.619 ns) + CELL(0.370 ns) 3.983 ns inst16 2 COMB LCCOMB_X8_Y9_N24 8 " "Info: 2: + IC(2.619 ns) + CELL(0.370 ns) = 3.983 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.666 ns) 4.977 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X8_Y9_N17 20 " "Info: 3: + IC(0.328 ns) + CELL(0.666 ns) = 4.977 ns; Loc. = LCFF_X8_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 40.79 % ) " "Info: Total cell delay = 2.030 ns ( 40.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.947 ns ( 59.21 % ) " "Info: Total interconnect delay = 2.947 ns ( 59.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.977 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.977 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.619ns 0.328ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.372 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.372 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.619ns 6.723ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.977 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.977 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.619ns 0.328ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.278 ns - Shortest register register " "Info: - Shortest register to register delay is 4.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X8_Y9_N17 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.537 ns) 1.745 ns mux2-8:B_sclector\|inst19~129 2 COMB LCCOMB_X7_Y12_N16 1 " "Info: 2: + IC(1.208 ns) + CELL(0.537 ns) = 1.745 ns; Loc. = LCCOMB_X7_Y12_N16; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.370 ns) 2.494 ns mux2-8:B_sclector\|inst19~131 3 COMB LCCOMB_X7_Y12_N2 3 " "Info: 3: + IC(0.379 ns) + CELL(0.370 ns) = 2.494 ns; Loc. = LCCOMB_X7_Y12_N2; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst19~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 3.096 ns ALU_parallel_8b:inst4\|74181:inst\|45~121 4 COMB LCCOMB_X7_Y12_N20 4 " "Info: 4: + IC(0.396 ns) + CELL(0.206 ns) = 3.096 ns; Loc. = LCCOMB_X7_Y12_N20; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.370 ns) 4.170 ns ALU_parallel_8b:inst4\|74181:inst\|77 5 COMB LCCOMB_X8_Y12_N16 8 " "Info: 5: + IC(0.704 ns) + CELL(0.370 ns) = 4.170 ns; Loc. = LCCOMB_X8_Y12_N16; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|77'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.278 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst 6 REG LCFF_X8_Y12_N17 5 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.278 ns; Loc. = LCFF_X8_Y12_N17; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst|77 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.591 ns ( 37.19 % ) " "Info: Total cell delay = 1.591 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.687 ns ( 62.81 % ) " "Info: Total interconnect delay = 2.687 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.278 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.278 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 1.208ns 0.379ns 0.396ns 0.704ns 0.000ns } { 0.000ns 0.537ns 0.370ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.372 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.372 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.619ns 6.723ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.977 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.977 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.619ns 0.328ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.278 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.278 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 1.208ns 0.379ns 0.396ns 0.704ns 0.000ns } { 0.000ns 0.537ns 0.370ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR5 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"uIR5\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst uIR5 2.119 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst\" for clock \"uIR5\" (Hold time is 2.119 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.395 ns + Largest " "Info: + Largest clock skew is 6.395 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 11.551 ns + Longest register " "Info: + Longest clock path from clock \"uIR5\" to destination register is 11.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.679 ns) + CELL(0.499 ns) 4.162 ns inst16 2 COMB LCCOMB_X8_Y9_N24 8 " "Info: 2: + IC(2.679 ns) + CELL(0.499 ns) = 4.162 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.723 ns) + CELL(0.666 ns) 11.551 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst 3 REG LCFF_X8_Y12_N17 5 " "Info: 3: + IC(6.723 ns) + CELL(0.666 ns) = 11.551 ns; Loc. = LCFF_X8_Y12_N17; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.389 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.149 ns ( 18.60 % ) " "Info: Total cell delay = 2.149 ns ( 18.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.402 ns ( 81.40 % ) " "Info: Total interconnect delay = 9.402 ns ( 81.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.551 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.551 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.679ns 6.723ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 5.156 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR5\" to source register is 5.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.679 ns) + CELL(0.499 ns) 4.162 ns inst16 2 COMB LCCOMB_X8_Y9_N24 8 " "Info: 2: + IC(2.679 ns) + CELL(0.499 ns) = 4.162 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.666 ns) 5.156 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X8_Y9_N17 20 " "Info: 3: + IC(0.328 ns) + CELL(0.666 ns) = 5.156 ns; Loc. = LCFF_X8_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.149 ns ( 41.68 % ) " "Info: Total cell delay = 2.149 ns ( 41.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.007 ns ( 58.32 % ) " "Info: Total interconnect delay = 3.007 ns ( 58.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.156 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.156 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.679ns 0.328ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.551 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.551 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.679ns 6.723ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.156 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.156 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.679ns 0.328ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.278 ns - Shortest register register " "Info: - Shortest register to register delay is 4.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X8_Y9_N17 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y9_N17; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.537 ns) 1.745 ns mux2-8:B_sclector\|inst19~129 2 COMB LCCOMB_X7_Y12_N16 1 " "Info: 2: + IC(1.208 ns) + CELL(0.537 ns) = 1.745 ns; Loc. = LCCOMB_X7_Y12_N16; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.370 ns) 2.494 ns mux2-8:B_sclector\|inst19~131 3 COMB LCCOMB_X7_Y12_N2 3 " "Info: 3: + IC(0.379 ns) + CELL(0.370 ns) = 2.494 ns; Loc. = LCCOMB_X7_Y12_N2; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst19~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 3.096 ns ALU_parallel_8b:inst4\|74181:inst\|45~121 4 COMB LCCOMB_X7_Y12_N20 4 " "Info: 4: + IC(0.396 ns) + CELL(0.206 ns) = 3.096 ns; Loc. = LCCOMB_X7_Y12_N20; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.370 ns) 4.170 ns ALU_parallel_8b:inst4\|74181:inst\|77 5 COMB LCCOMB_X8_Y12_N16 8 " "Info: 5: + IC(0.704 ns) + CELL(0.370 ns) = 4.170 ns; Loc. = LCCOMB_X8_Y12_N16; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|77'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.278 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst 6 REG LCFF_X8_Y12_N17 5 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.278 ns; Loc. = LCFF_X8_Y12_N17; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst|77 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.591 ns ( 37.19 % ) " "Info: Total cell delay = 1.591 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.687 ns ( 62.81 % ) " "Info: Total interconnect delay = 2.687 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.278 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.278 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 1.208ns 0.379ns 0.396ns 0.704ns 0.000ns } { 0.000ns 0.537ns 0.370ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.551 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.551 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.679ns 6.723ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.156 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.156 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.679ns 0.328ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.278 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.278 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|77 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 1.208ns 0.379ns 0.396ns 0.704ns 0.000ns } { 0.000ns 0.537ns 0.370ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 B_R uIR6 10.530 ns register " "Info: tsu for register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" (data pin = \"B_R\", clock pin = \"uIR6\") is 10.530 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.299 ns + Longest pin register " "Info: + Longest pin to register delay is 16.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns B_R 1 PIN PIN_106 9 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 9; PIN Node = 'B_R'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_R } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -112 -88 80 -96 "B_R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.648 ns) + CELL(0.651 ns) 9.314 ns 24_decoder:inst1\|inst6 2 COMB LCCOMB_X7_Y12_N18 4 " "Info: 2: + IC(7.648 ns) + CELL(0.651 ns) = 9.314 ns; Loc. = LCCOMB_X7_Y12_N18; Fanout = 4; COMB Node = '24_decoder:inst1\|inst6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.299 ns" { B_R 24_decoder:inst1|inst6 } "NODE_NAME" } } { "24_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/24_decoder.bdf" { { 280 544 608 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.624 ns) 11.430 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X7_Y12_N22 3 " "Info: 3: + IC(1.492 ns) + CELL(0.624 ns) = 11.430 ns; Loc. = LCCOMB_X7_Y12_N22; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { 24_decoder:inst1|inst6 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 12.029 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 4 COMB LCCOMB_X7_Y12_N30 2 " "Info: 4: + IC(0.393 ns) + CELL(0.206 ns) = 12.029 ns; Loc. = LCCOMB_X7_Y12_N30; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.366 ns) 13.011 ns ALU_parallel_8b:inst4\|74182:inst2\|31~162 5 COMB LCCOMB_X7_Y12_N26 3 " "Info: 5: + IC(0.616 ns) + CELL(0.366 ns) = 13.011 ns; Loc. = LCCOMB_X7_Y12_N26; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~162'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.206 ns) 14.284 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X9_Y12_N4 3 " "Info: 6: + IC(1.067 ns) + CELL(0.206 ns) = 14.284 ns; Loc. = LCCOMB_X9_Y12_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.370 ns) 15.034 ns ALU_parallel_8b:inst4\|74181:inst1\|69~5 7 COMB LCCOMB_X9_Y12_N22 2 " "Info: 7: + IC(0.380 ns) + CELL(0.370 ns) = 15.034 ns; Loc. = LCCOMB_X9_Y12_N22; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 15.612 ns ALU_parallel_8b:inst4\|74181:inst1\|75 8 COMB LCCOMB_X9_Y12_N18 1 " "Info: 8: + IC(0.372 ns) + CELL(0.206 ns) = 15.612 ns; Loc. = LCCOMB_X9_Y12_N18; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|75'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 16.191 ns ALU_parallel_8b:inst4\|74181:inst1\|82 9 COMB LCCOMB_X9_Y12_N2 8 " "Info: 9: + IC(0.373 ns) + CELL(0.206 ns) = 16.191 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 16.299 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 10 REG LCFF_X9_Y12_N3 5 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 16.299 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.958 ns ( 24.28 % ) " "Info: Total cell delay = 3.958 ns ( 24.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.341 ns ( 75.72 % ) " "Info: Total interconnect delay = 12.341 ns ( 75.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.299 ns" { B_R 24_decoder:inst1|inst6 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.299 ns" { B_R {} B_R~combout {} 24_decoder:inst1|inst6 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 7.648ns 1.492ns 0.393ns 0.616ns 1.067ns 0.380ns 0.372ns 0.373ns 0.000ns } { 0.000ns 1.015ns 0.651ns 0.624ns 0.206ns 0.366ns 0.206ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 5.729 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR6\" to destination register is 5.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.619 ns) + CELL(0.370 ns) 3.983 ns inst16 2 COMB LCCOMB_X8_Y9_N24 8 " "Info: 2: + IC(2.619 ns) + CELL(0.370 ns) = 3.983 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.666 ns) 5.729 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 3 REG LCFF_X9_Y12_N3 5 " "Info: 3: + IC(1.080 ns) + CELL(0.666 ns) = 5.729 ns; Loc. = LCFF_X9_Y12_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 35.43 % ) " "Info: Total cell delay = 2.030 ns ( 35.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.699 ns ( 64.57 % ) " "Info: Total interconnect delay = 3.699 ns ( 64.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.729 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.729 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.619ns 1.080ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.299 ns" { B_R 24_decoder:inst1|inst6 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.299 ns" { B_R {} B_R~combout {} 24_decoder:inst1|inst6 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 7.648ns 1.492ns 0.393ns 0.616ns 1.067ns 0.380ns 0.372ns 0.373ns 0.000ns } { 0.000ns 1.015ns 0.651ns 0.624ns 0.206ns 0.366ns 0.206ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.729 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.729 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.619ns 1.080ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLR LA15 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 29.547 ns register " "Info: tco from clock \"CLR\" to destination pin \"LA15\" through register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" is 29.547 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 14.136 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to source register is 14.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1432 -744 -576 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.252 ns) + CELL(0.370 ns) 3.626 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X8_Y9_N8 1 " "Info: 2: + IC(2.252 ns) + CELL(0.370 ns) = 3.626 ns; Loc. = LCCOMB_X8_Y9_N8; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.319 ns) 4.310 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X8_Y9_N22 2 " "Info: 3: + IC(0.365 ns) + CELL(0.319 ns) = 4.310 ns; Loc. = LCCOMB_X8_Y9_N22; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 4.884 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X8_Y9_N28 9 " "Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 4.884 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 5.476 ns inst16 5 COMB LCCOMB_X8_Y9_N24 8 " "Info: 5: + IC(0.386 ns) + CELL(0.206 ns) = 5.476 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.970 ns) 7.526 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 6 REG LCFF_X9_Y12_N21 18 " "Info: 6: + IC(1.080 ns) + CELL(0.970 ns) = 7.526 ns; Loc. = LCFF_X9_Y12_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.650 ns) 9.429 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X8_Y11_N28 1 " "Info: 7: + IC(1.253 ns) + CELL(0.650 ns) = 9.429 ns; Loc. = LCCOMB_X8_Y11_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.580 ns) 10.366 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X8_Y11_N22 1 " "Info: 8: + IC(0.357 ns) + CELL(0.580 ns) = 10.366 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.210 ns) + CELL(0.000 ns) 12.576 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G5 8 " "Info: 9: + IC(2.210 ns) + CELL(0.000 ns) = 12.576 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 14.136 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 10 REG LCFF_X7_Y12_N25 2 " "Info: 10: + IC(0.894 ns) + CELL(0.666 ns) = 14.136 ns; Loc. = LCFF_X7_Y12_N25; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.971 ns ( 35.17 % ) " "Info: Total cell delay = 4.971 ns ( 35.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.165 ns ( 64.83 % ) " "Info: Total interconnect delay = 9.165 ns ( 64.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.136 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.136 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.252ns 0.365ns 0.368ns 0.386ns 1.080ns 1.253ns 0.357ns 2.210ns 0.894ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.206ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.107 ns + Longest register pin " "Info: + Longest register to pin delay is 15.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X7_Y12_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y12_N25; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.206 ns) 0.973 ns mux2-8:B_sclector\|inst25~150 2 COMB LCCOMB_X7_Y12_N4 1 " "Info: 2: + IC(0.767 ns) + CELL(0.206 ns) = 0.973 ns; Loc. = LCCOMB_X7_Y12_N4; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~150'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.370 ns) 1.730 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X7_Y12_N22 3 " "Info: 3: + IC(0.387 ns) + CELL(0.370 ns) = 1.730 ns; Loc. = LCCOMB_X7_Y12_N22; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 2.329 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 4 COMB LCCOMB_X7_Y12_N30 2 " "Info: 4: + IC(0.393 ns) + CELL(0.206 ns) = 2.329 ns; Loc. = LCCOMB_X7_Y12_N30; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.366 ns) 3.311 ns ALU_parallel_8b:inst4\|74182:inst2\|31~162 5 COMB LCCOMB_X7_Y12_N26 3 " "Info: 5: + IC(0.616 ns) + CELL(0.366 ns) = 3.311 ns; Loc. = LCCOMB_X7_Y12_N26; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~162'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.206 ns) 4.584 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X9_Y12_N4 3 " "Info: 6: + IC(1.067 ns) + CELL(0.206 ns) = 4.584 ns; Loc. = LCCOMB_X9_Y12_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.206 ns) 5.491 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 7 COMB LCCOMB_X8_Y12_N12 3 " "Info: 7: + IC(0.701 ns) + CELL(0.206 ns) = 5.491 ns; Loc. = LCCOMB_X8_Y12_N12; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.206 ns) 6.092 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 8 COMB LCCOMB_X8_Y12_N22 2 " "Info: 8: + IC(0.395 ns) + CELL(0.206 ns) = 6.092 ns; Loc. = LCCOMB_X8_Y12_N22; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 6.670 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 9 COMB LCCOMB_X8_Y12_N20 8 " "Info: 9: + IC(0.372 ns) + CELL(0.206 ns) = 6.670 ns; Loc. = LCCOMB_X8_Y12_N20; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.651 ns) 8.032 ns inst10~107 10 COMB LCCOMB_X9_Y12_N28 1 " "Info: 10: + IC(0.711 ns) + CELL(0.651 ns) = 8.032 ns; Loc. = LCCOMB_X9_Y12_N28; Fanout = 1; COMB Node = 'inst10~107'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1120 320 384 -976 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 8.602 ns micro_address_generator:inst22\|inst10~33 11 COMB LCCOMB_X9_Y12_N30 2 " "Info: 11: + IC(0.364 ns) + CELL(0.206 ns) = 8.602 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|inst10~33'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { inst10~107 micro_address_generator:inst22|inst10~33 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/micro_address_generator.bdf" { { 768 928 992 848 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 9.177 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17 12 COMB LCCOMB_X9_Y12_N16 2 " "Info: 12: + IC(0.369 ns) + CELL(0.206 ns) = 9.177 ns; Loc. = LCCOMB_X9_Y12_N16; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.319 ns) 9.883 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46 13 COMB LCCOMB_X9_Y12_N12 2 " "Info: 13: + IC(0.387 ns) + CELL(0.319 ns) = 9.883 ns; Loc. = LCCOMB_X9_Y12_N12; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 240 872 936 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(3.096 ns) 15.107 ns LA15 14 PIN PIN_33 0 " "Info: 14: + IC(2.128 ns) + CELL(3.096 ns) = 15.107 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'LA15'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.224 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 LA15 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { 536 2632 2808 552 "LA15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.450 ns ( 42.70 % ) " "Info: Total cell delay = 6.450 ns ( 42.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.657 ns ( 57.30 % ) " "Info: Total interconnect delay = 8.657 ns ( 57.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.107 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 LA15 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.107 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} inst10~107 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 {} LA15 {} } { 0.000ns 0.767ns 0.387ns 0.393ns 0.616ns 1.067ns 0.701ns 0.395ns 0.372ns 0.711ns 0.364ns 0.369ns 0.387ns 2.128ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.366ns 0.206ns 0.206ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.319ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.136 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.136 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.252ns 0.365ns 0.368ns 0.386ns 1.080ns 1.253ns 0.357ns 2.210ns 0.894ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.206ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.107 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 LA15 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.107 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} inst10~107 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 {} LA15 {} } { 0.000ns 0.767ns 0.387ns 0.393ns 0.616ns 1.067ns 0.701ns 0.395ns 0.372ns 0.711ns 0.364ns 0.369ns 0.387ns 2.128ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.366ns 0.206ns 0.206ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.319ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B_R LA15 24.807 ns Longest " "Info: Longest tpd from source pin \"B_R\" to destination pin \"LA15\" is 24.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns B_R 1 PIN PIN_106 9 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 9; PIN Node = 'B_R'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_R } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -112 -88 80 -96 "B_R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.648 ns) + CELL(0.651 ns) 9.314 ns 24_decoder:inst1\|inst6 2 COMB LCCOMB_X7_Y12_N18 4 " "Info: 2: + IC(7.648 ns) + CELL(0.651 ns) = 9.314 ns; Loc. = LCCOMB_X7_Y12_N18; Fanout = 4; COMB Node = '24_decoder:inst1\|inst6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.299 ns" { B_R 24_decoder:inst1|inst6 } "NODE_NAME" } } { "24_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/24_decoder.bdf" { { 280 544 608 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.624 ns) 11.430 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X7_Y12_N22 3 " "Info: 3: + IC(1.492 ns) + CELL(0.624 ns) = 11.430 ns; Loc. = LCCOMB_X7_Y12_N22; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { 24_decoder:inst1|inst6 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 12.029 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 4 COMB LCCOMB_X7_Y12_N30 2 " "Info: 4: + IC(0.393 ns) + CELL(0.206 ns) = 12.029 ns; Loc. = LCCOMB_X7_Y12_N30; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.366 ns) 13.011 ns ALU_parallel_8b:inst4\|74182:inst2\|31~162 5 COMB LCCOMB_X7_Y12_N26 3 " "Info: 5: + IC(0.616 ns) + CELL(0.366 ns) = 13.011 ns; Loc. = LCCOMB_X7_Y12_N26; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~162'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.206 ns) 14.284 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X9_Y12_N4 3 " "Info: 6: + IC(1.067 ns) + CELL(0.206 ns) = 14.284 ns; Loc. = LCCOMB_X9_Y12_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.206 ns) 15.191 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 7 COMB LCCOMB_X8_Y12_N12 3 " "Info: 7: + IC(0.701 ns) + CELL(0.206 ns) = 15.191 ns; Loc. = LCCOMB_X8_Y12_N12; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.206 ns) 15.792 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 8 COMB LCCOMB_X8_Y12_N22 2 " "Info: 8: + IC(0.395 ns) + CELL(0.206 ns) = 15.792 ns; Loc. = LCCOMB_X8_Y12_N22; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 16.370 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 9 COMB LCCOMB_X8_Y12_N20 8 " "Info: 9: + IC(0.372 ns) + CELL(0.206 ns) = 16.370 ns; Loc. = LCCOMB_X8_Y12_N20; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.651 ns) 17.732 ns inst10~107 10 COMB LCCOMB_X9_Y12_N28 1 " "Info: 10: + IC(0.711 ns) + CELL(0.651 ns) = 17.732 ns; Loc. = LCCOMB_X9_Y12_N28; Fanout = 1; COMB Node = 'inst10~107'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1120 320 384 -976 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 18.302 ns micro_address_generator:inst22\|inst10~33 11 COMB LCCOMB_X9_Y12_N30 2 " "Info: 11: + IC(0.364 ns) + CELL(0.206 ns) = 18.302 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|inst10~33'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { inst10~107 micro_address_generator:inst22|inst10~33 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/micro_address_generator.bdf" { { 768 928 992 848 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 18.877 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17 12 COMB LCCOMB_X9_Y12_N16 2 " "Info: 12: + IC(0.369 ns) + CELL(0.206 ns) = 18.877 ns; Loc. = LCCOMB_X9_Y12_N16; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.319 ns) 19.583 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46 13 COMB LCCOMB_X9_Y12_N12 2 " "Info: 13: + IC(0.387 ns) + CELL(0.319 ns) = 19.583 ns; Loc. = LCCOMB_X9_Y12_N12; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 240 872 936 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(3.096 ns) 24.807 ns LA15 14 PIN PIN_33 0 " "Info: 14: + IC(2.128 ns) + CELL(3.096 ns) = 24.807 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'LA15'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.224 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 LA15 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { 536 2632 2808 552 "LA15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.164 ns ( 32.91 % ) " "Info: Total cell delay = 8.164 ns ( 32.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.643 ns ( 67.09 % ) " "Info: Total interconnect delay = 16.643 ns ( 67.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.807 ns" { B_R 24_decoder:inst1|inst6 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 LA15 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "24.807 ns" { B_R {} B_R~combout {} 24_decoder:inst1|inst6 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} inst10~107 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 {} LA15 {} } { 0.000ns 0.000ns 7.648ns 1.492ns 0.393ns 0.616ns 1.067ns 0.701ns 0.395ns 0.372ns 0.711ns 0.364ns 0.369ns 0.387ns 2.128ns } { 0.000ns 1.015ns 0.651ns 0.624ns 0.206ns 0.366ns 0.206ns 0.206ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.319ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 C0 CLR 3.624 ns register " "Info: th for register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" (data pin = \"C0\", clock pin = \"CLR\") is 3.624 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 14.136 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 14.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 3 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 3; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1432 -744 -576 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.252 ns) + CELL(0.370 ns) 3.626 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X8_Y9_N8 1 " "Info: 2: + IC(2.252 ns) + CELL(0.370 ns) = 3.626 ns; Loc. = LCCOMB_X8_Y9_N8; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.319 ns) 4.310 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X8_Y9_N22 2 " "Info: 3: + IC(0.365 ns) + CELL(0.319 ns) = 4.310 ns; Loc. = LCCOMB_X8_Y9_N22; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 4.884 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X8_Y9_N28 9 " "Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 4.884 ns; Loc. = LCCOMB_X8_Y9_N28; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 5.476 ns inst16 5 COMB LCCOMB_X8_Y9_N24 8 " "Info: 5: + IC(0.386 ns) + CELL(0.206 ns) = 5.476 ns; Loc. = LCCOMB_X8_Y9_N24; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.970 ns) 7.526 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 6 REG LCFF_X9_Y12_N21 18 " "Info: 6: + IC(1.080 ns) + CELL(0.970 ns) = 7.526 ns; Loc. = LCFF_X9_Y12_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.650 ns) 9.429 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X8_Y11_N28 1 " "Info: 7: + IC(1.253 ns) + CELL(0.650 ns) = 9.429 ns; Loc. = LCCOMB_X8_Y11_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.580 ns) 10.366 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X8_Y11_N22 1 " "Info: 8: + IC(0.357 ns) + CELL(0.580 ns) = 10.366 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.210 ns) + CELL(0.000 ns) 12.576 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G5 8 " "Info: 9: + IC(2.210 ns) + CELL(0.000 ns) = 12.576 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 14.136 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 10 REG LCFF_X7_Y12_N25 2 " "Info: 10: + IC(0.894 ns) + CELL(0.666 ns) = 14.136 ns; Loc. = LCFF_X7_Y12_N25; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.971 ns ( 35.17 % ) " "Info: Total cell delay = 4.971 ns ( 35.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.165 ns ( 64.83 % ) " "Info: Total interconnect delay = 9.165 ns ( 64.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.136 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.136 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.252ns 0.365ns 0.368ns 0.386ns 1.080ns 1.253ns 0.357ns 2.210ns 0.894ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.206ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.818 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns C0 1 PIN PIN_117 2 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 2; PIN Node = 'C0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C0 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -808 408 576 -792 "C0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.262 ns) + CELL(0.624 ns) 8.881 ns ALU_parallel_8b:inst4\|74181:inst\|80 2 COMB LCCOMB_X8_Y9_N2 8 " "Info: 2: + IC(7.262 ns) + CELL(0.624 ns) = 8.881 ns; Loc. = LCCOMB_X8_Y9_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.886 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.460 ns) 10.818 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X7_Y12_N25 2 " "Info: 3: + IC(1.477 ns) + CELL(0.460 ns) = 10.818 ns; Loc. = LCFF_X7_Y12_N25; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.079 ns ( 19.22 % ) " "Info: Total cell delay = 2.079 ns ( 19.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.739 ns ( 80.78 % ) " "Info: Total interconnect delay = 8.739 ns ( 80.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.818 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.818 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 7.262ns 1.477ns } { 0.000ns 0.995ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.136 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.136 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.252ns 0.365ns 0.368ns 0.386ns 1.080ns 1.253ns 0.357ns 2.210ns 0.894ns } { 0.000ns 1.004ns 0.370ns 0.319ns 0.206ns 0.206ns 0.970ns 0.650ns 0.580ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.818 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.818 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 7.262ns 1.477ns } { 0.000ns 0.995ns 0.624ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 19:06:30 2024 " "Info: Processing ended: Thu May 09 19:06:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Info: Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
