vhdl isim_temp "lab1_half_adder.vhd"
vhdl isim_temp "lab1_full_adder.vhd"
vhdl isim_temp "lab1_full_ader_test.vhd"
