Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\zrouv\Desktop\School\EEE6744\Lab5\expt5\adc1.qsys --block-symbol-file --output-directory=C:\Users\zrouv\Desktop\School\EEE6744\Lab5\expt5\adc1 --family="MAX 10" --part=10M50SAE144C8G
Progress: Loading expt5/adc1.qsys
Progress: Reading input file
Progress: Adding modular_adc_0 [altera_modular_adc 18.1]
Progress: Parameterizing module modular_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\zrouv\Desktop\School\EEE6744\Lab5\expt5\adc1.qsys --synthesis=VERILOG --output-directory=C:\Users\zrouv\Desktop\School\EEE6744\Lab5\expt5\adc1\synthesis --family="MAX 10" --part=10M50SAE144C8G
Progress: Loading expt5/adc1.qsys
Progress: Reading input file
Progress: Adding modular_adc_0 [altera_modular_adc 18.1]
Progress: Parameterizing module modular_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: adc1: Generating adc1 "adc1" for QUARTUS_SYNTH
Info: modular_adc_0: "adc1" instantiated altera_modular_adc "modular_adc_0"
Info: control_internal: "modular_adc_0" instantiated altera_modular_adc_control "control_internal"
Info: sequencer_internal: "modular_adc_0" instantiated altera_modular_adc_sequencer "sequencer_internal"
Info: adc1: Done "adc1" with 4 modules, 12 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
