WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 30000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

BTB:
Basic BTB sets: 1024 ways: 8
Indirect:
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
RAS:
RAS size: 64
[LLC] INSTR Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] DATA  Demand IPV: 1 1 1 2 4 Prefetch IPV: 1 1 2 2 4
Berti Prefetcher
CPU 0 Entangling prefetcher
Off-chip DRAM Size: 8 GiB Channels: 2 Width: 64-bit Data Race: 6400 MT/s
[DUEL] Epoch ended. INSTR misses = 2, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 14, DATA misses = 16. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 3, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 13, DATA misses = 16. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 10000004 cycles: 1666936 heartbeat IPC: 5.999 cumulative IPC: 5.999 (Simulation time: 00 hr 00 min 22 sec)
[DUEL] Epoch ended. INSTR misses = 1, DATA misses = 0. Winner = DATA
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 20000000 cycles: 3333619 heartbeat IPC: 6 cumulative IPC: 5.999 (Simulation time: 00 hr 00 min 45 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 30000001 cycles: 5000286 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 01 min 08 sec)
Warmup finished CPU 0 instructions: 30000001 cycles: 5000287 cumulative IPC: 6 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 30000001 cycles: 5000287 cumulative IPC: 6 (Simulation time: 00 hr 01 min 08 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 40000007 cycles: 6667131 heartbeat IPC: 5.999 cumulative IPC: 5.999 (Simulation time: 00 hr 01 min 34 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 50000001 cycles: 8333903 heartbeat IPC: 6 cumulative IPC: 5.999 (Simulation time: 00 hr 02 min 00 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 60000004 cycles: 10000714 heartbeat IPC: 5.999 cumulative IPC: 5.999 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 11667463 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 02 min 53 sec)
[DUEL] Epoch ended. INSTR misses = 0, DATA misses = 0. Winner = INSTR
Heartbeat CPU 0 instructions: 80000000 cycles: 13334245 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 90000005 cycles: 15001034 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 03 min 46 sec)
Heartbeat CPU 0 instructions: 100000009 cycles: 16667792 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 04 min 12 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_fp/compute_fp_131.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 18334664 heartbeat IPC: 5.999 cumulative IPC: 6 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 20001464 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 05 min 05 sec)
Heartbeat CPU 0 instructions: 130000008 cycles: 21668128 heartbeat IPC: 6 cumulative IPC: 6 (Simulation time: 00 hr 05 min 31 sec)
Simulation finished CPU 0 instructions: 100000007 cycles: 16667842 cumulative IPC: 6 (Simulation time: 00 hr 05 min 31 sec)
Simulation complete CPU 0 instructions: 100000007 cycles: 16667842 cumulative IPC: 6 (Simulation time: 00 hr 05 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_fp/compute_fp_131.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 6 instructions: 100000007 cycles: 16667842
CPU 0 Branch Prediction Accuracy: 100% MPKI: 0.00018 Average ROB Occupancy at Mispredict: 88.17
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.00018
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:        110 HIT:          0 MISS:        110
LLC LOAD         ACCESS:          0 HIT:          0 MISS:          0
LLC RFO          ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH     ACCESS:        110 HIT:          0 MISS:        110
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 79.37 cycles
cpu0_DTLB TOTAL        ACCESS:   16622882 HIT:   16606381 MISS:      16501
cpu0_DTLB LOAD         ACCESS:   16622882 HIT:   16606381 MISS:      16501
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.575 cycles
cpu0_ITLB TOTAL        ACCESS:       6347 HIT:       6347 MISS:          0
cpu0_ITLB LOAD         ACCESS:       6347 HIT:       6347 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:   39534654 HIT:   38449390 MISS:    1085264
cpu0_L1D LOAD         ACCESS:   22436578 HIT:   22345936 MISS:      90642
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:   10101070 HIT:    9107167 MISS:     993903
cpu0_L1D WRITE        ACCESS:    6997006 HIT:    6996287 MISS:        719
cpu0_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH REQUESTED:   67639106 ISSUED:   10101055 USEFUL:     874204 USELESS:       4626
cpu0_L1D AVERAGE MISS LATENCY: 8.386 cycles
cpu0_L1I TOTAL        ACCESS:       9364 HIT:       9070 MISS:        294
cpu0_L1I LOAD         ACCESS:       5189 HIT:       4969 MISS:        220
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:       4175 HIT:       4101 MISS:         74
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:       7951 ISSUED:       4175 USEFUL:         38 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.01 cycles
cpu0_L2C TOTAL        ACCESS:    2880101 HIT:    2879883 MISS:        218
cpu0_L2C LOAD         ACCESS:      13801 HIT:      13801 MISS:          0
cpu0_L2C RFO          ACCESS:        207 HIT:        207 MISS:          0
cpu0_L2C PREFETCH     ACCESS:    1987766 HIT:    1987548 MISS:        218
cpu0_L2C WRITE        ACCESS:     878327 HIT:     878327 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH REQUESTED:    1004076 ISSUED:     997493 USEFUL:         52 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 50.65 cycles
cpu0_STLB TOTAL        ACCESS:      15870 HIT:      15870 MISS:          0
cpu0_STLB LOAD         ACCESS:      15870 HIT:      15870 MISS:          0
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         44
  ROW_BUFFER_MISS:         10
 AVG DBUS CONGESTED CYCLE: -
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0

Channel 1 RQ ROW_BUFFER_HIT:         44
  ROW_BUFFER_MISS:         12
 AVG DBUS CONGESTED CYCLE: 4
WQ ROW_BUFFER_HIT: Channel 1 
  ROW_BUFFER_MISS:          0
  FULL:          0
BERTI TO_L1: 62022361 TO_L2: 25503760 TO_L2_BC_MSHR: 12518
BERTI AVG_LAT: 59.1975 NUM_TRACK_LATENCY: 1159379 NUM_CANT_TRACK_LATENCY: 0
BERTI CROSS_PAGE 13380925 NO_CROSS_PAGE: 74145196
BERTI FOUND_BERTI: 24159742 NO_FOUND_BERTI: 5568788
BERTI AVERAGE_ISSUED: 2.57127
CPU 0 L1I Entangling prefetcher final stats
IP accesses: 3b34 ecd00 66 / 5189
IP misses: f0d5 3c3540 23 / 220
IP hits: 0 0 0 / 0
IP late: 2134 84d00 9 / 118
IP wrong: 0 0 0 / 0
miss rate: 0.0423974
coverage: 0
coverage_late: 0.536364
accuracy: 0
accuracy_late: 1
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 0
max bb size: 15
formats: 0 0 7 6 2 7 0 
hist_lookups: 5 4 1 3 14 5 5 7 4 1 4 3 1 0 0 0 0 257 
hist_lookups_evict: 0 %
hist_lookups_shortlat: 81.8472 %
bb_found_hist: 0 880 505 200 9 35 45 6 0 0 3 6 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_found_summary: 3244 1698 1.91049
entangled_found_hist: 0 527 260 160 61 0 0 0 
entangled_found_summary: 1771 1008 1.75695
bb_ent_found_hist: 0 541 473 61 18 0 44 36 0 0 51 0 0 0 0 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_ent_found_summary: 3113 1247 2.4964
