// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : axil_interconnect_wrapper_v1_0.v
// Device     : gemini
// LiteX sha1 : --------
// Date       : 2024-02-15 12:12:30
//------------------------------------------------------------------------------
// This file is Copyright (c) 2022 RapidSilicon
//--------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module axil_interconnect_wrapper #(
	parameter IP_TYPE 		= "AXIL_IC",
	parameter IP_VERSION 	= 32'h1, 
	parameter IP_ID 		= 32'h4f2031e
)
(    input  wire          clk,
    input  wire          rst,
    input  wire          s00_axil_awvalid,
    output wire          s00_axil_awready,
    input  wire   [31:0] s00_axil_awaddr,
    input  wire    [2:0] s00_axil_awprot,
    input  wire          s00_axil_wvalid,
    output wire          s00_axil_wready,
    input  wire   [31:0] s00_axil_wdata,
    input  wire    [3:0] s00_axil_wstrb,
    output wire          s00_axil_bvalid,
    input  wire          s00_axil_bready,
    output wire    [1:0] s00_axil_bresp,
    input  wire          s00_axil_arvalid,
    output wire          s00_axil_arready,
    input  wire   [31:0] s00_axil_araddr,
    input  wire    [2:0] s00_axil_arprot,
    output wire          s00_axil_rvalid,
    input  wire          s00_axil_rready,
    output wire    [1:0] s00_axil_rresp,
    output wire   [31:0] s00_axil_rdata,
    input  wire          s01_axil_awvalid,
    output wire          s01_axil_awready,
    input  wire   [31:0] s01_axil_awaddr,
    input  wire    [2:0] s01_axil_awprot,
    input  wire          s01_axil_wvalid,
    output wire          s01_axil_wready,
    input  wire   [31:0] s01_axil_wdata,
    input  wire    [3:0] s01_axil_wstrb,
    output wire          s01_axil_bvalid,
    input  wire          s01_axil_bready,
    output wire    [1:0] s01_axil_bresp,
    input  wire          s01_axil_arvalid,
    output wire          s01_axil_arready,
    input  wire   [31:0] s01_axil_araddr,
    input  wire    [2:0] s01_axil_arprot,
    output wire          s01_axil_rvalid,
    input  wire          s01_axil_rready,
    output wire    [1:0] s01_axil_rresp,
    output wire   [31:0] s01_axil_rdata,
    input  wire          s02_axil_awvalid,
    output wire          s02_axil_awready,
    input  wire   [31:0] s02_axil_awaddr,
    input  wire    [2:0] s02_axil_awprot,
    input  wire          s02_axil_wvalid,
    output wire          s02_axil_wready,
    input  wire   [31:0] s02_axil_wdata,
    input  wire    [3:0] s02_axil_wstrb,
    output wire          s02_axil_bvalid,
    input  wire          s02_axil_bready,
    output wire    [1:0] s02_axil_bresp,
    input  wire          s02_axil_arvalid,
    output wire          s02_axil_arready,
    input  wire   [31:0] s02_axil_araddr,
    input  wire    [2:0] s02_axil_arprot,
    output wire          s02_axil_rvalid,
    input  wire          s02_axil_rready,
    output wire    [1:0] s02_axil_rresp,
    output wire   [31:0] s02_axil_rdata,
    input  wire          s03_axil_awvalid,
    output wire          s03_axil_awready,
    input  wire   [31:0] s03_axil_awaddr,
    input  wire    [2:0] s03_axil_awprot,
    input  wire          s03_axil_wvalid,
    output wire          s03_axil_wready,
    input  wire   [31:0] s03_axil_wdata,
    input  wire    [3:0] s03_axil_wstrb,
    output wire          s03_axil_bvalid,
    input  wire          s03_axil_bready,
    output wire    [1:0] s03_axil_bresp,
    input  wire          s03_axil_arvalid,
    output wire          s03_axil_arready,
    input  wire   [31:0] s03_axil_araddr,
    input  wire    [2:0] s03_axil_arprot,
    output wire          s03_axil_rvalid,
    input  wire          s03_axil_rready,
    output wire    [1:0] s03_axil_rresp,
    output wire   [31:0] s03_axil_rdata,
    output wire          m00_axil_awvalid,
    input  wire          m00_axil_awready,
    output wire   [31:0] m00_axil_awaddr,
    output wire    [2:0] m00_axil_awprot,
    output wire          m00_axil_wvalid,
    input  wire          m00_axil_wready,
    output wire   [31:0] m00_axil_wdata,
    output wire    [3:0] m00_axil_wstrb,
    input  wire          m00_axil_bvalid,
    output wire          m00_axil_bready,
    input  wire    [1:0] m00_axil_bresp,
    output wire          m00_axil_arvalid,
    input  wire          m00_axil_arready,
    output wire   [31:0] m00_axil_araddr,
    output wire    [2:0] m00_axil_arprot,
    input  wire          m00_axil_rvalid,
    output wire          m00_axil_rready,
    input  wire    [1:0] m00_axil_rresp,
    input  wire   [31:0] m00_axil_rdata,
    output wire          m01_axil_awvalid,
    input  wire          m01_axil_awready,
    output wire   [31:0] m01_axil_awaddr,
    output wire    [2:0] m01_axil_awprot,
    output wire          m01_axil_wvalid,
    input  wire          m01_axil_wready,
    output wire   [31:0] m01_axil_wdata,
    output wire    [3:0] m01_axil_wstrb,
    input  wire          m01_axil_bvalid,
    output wire          m01_axil_bready,
    input  wire    [1:0] m01_axil_bresp,
    output wire          m01_axil_arvalid,
    input  wire          m01_axil_arready,
    output wire   [31:0] m01_axil_araddr,
    output wire    [2:0] m01_axil_arprot,
    input  wire          m01_axil_rvalid,
    output wire          m01_axil_rready,
    input  wire    [1:0] m01_axil_rresp,
    input  wire   [31:0] m01_axil_rdata,
    output wire          m02_axil_awvalid,
    input  wire          m02_axil_awready,
    output wire   [31:0] m02_axil_awaddr,
    output wire    [2:0] m02_axil_awprot,
    output wire          m02_axil_wvalid,
    input  wire          m02_axil_wready,
    output wire   [31:0] m02_axil_wdata,
    output wire    [3:0] m02_axil_wstrb,
    input  wire          m02_axil_bvalid,
    output wire          m02_axil_bready,
    input  wire    [1:0] m02_axil_bresp,
    output wire          m02_axil_arvalid,
    input  wire          m02_axil_arready,
    output wire   [31:0] m02_axil_araddr,
    output wire    [2:0] m02_axil_arprot,
    input  wire          m02_axil_rvalid,
    output wire          m02_axil_rready,
    input  wire    [1:0] m02_axil_rresp,
    input  wire   [31:0] m02_axil_rdata,
    output wire          m03_axil_awvalid,
    input  wire          m03_axil_awready,
    output wire   [31:0] m03_axil_awaddr,
    output wire    [2:0] m03_axil_awprot,
    output wire          m03_axil_wvalid,
    input  wire          m03_axil_wready,
    output wire   [31:0] m03_axil_wdata,
    output wire    [3:0] m03_axil_wstrb,
    input  wire          m03_axil_bvalid,
    output wire          m03_axil_bready,
    input  wire    [1:0] m03_axil_bresp,
    output wire          m03_axil_arvalid,
    input  wire          m03_axil_arready,
    output wire   [31:0] m03_axil_araddr,
    output wire    [2:0] m03_axil_arprot,
    input  wire          m03_axil_rvalid,
    output wire          m03_axil_rready,
    input  wire    [1:0] m03_axil_rresp,
    input  wire   [31:0] m03_axil_rdata
);


//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

wire          sys_clk;
wire          sys_rst;
wire          axiliteinterface0_aw_valid0;
wire          axiliteinterface0_aw_ready0;
wire   [31:0] axiliteinterface0_aw_payload_addr0;
wire    [2:0] axiliteinterface0_aw_payload_prot0;
wire          axiliteinterface0_w_valid0;
wire          axiliteinterface0_w_ready0;
wire   [31:0] axiliteinterface0_w_payload_data0;
wire    [3:0] axiliteinterface0_w_payload_strb0;
wire          axiliteinterface0_b_valid0;
wire          axiliteinterface0_b_ready0;
wire    [1:0] axiliteinterface0_b_payload_resp0;
wire          axiliteinterface0_ar_valid0;
wire          axiliteinterface0_ar_ready0;
wire   [31:0] axiliteinterface0_ar_payload_addr0;
wire    [2:0] axiliteinterface0_ar_payload_prot0;
wire          axiliteinterface0_r_valid0;
wire          axiliteinterface0_r_ready0;
wire    [1:0] axiliteinterface0_r_payload_resp0;
wire   [31:0] axiliteinterface0_r_payload_data0;
wire          axiliteinterface1_aw_valid0;
wire          axiliteinterface1_aw_ready0;
wire   [31:0] axiliteinterface1_aw_payload_addr0;
wire    [2:0] axiliteinterface1_aw_payload_prot0;
wire          axiliteinterface1_w_valid0;
wire          axiliteinterface1_w_ready0;
wire   [31:0] axiliteinterface1_w_payload_data0;
wire    [3:0] axiliteinterface1_w_payload_strb0;
wire          axiliteinterface1_b_valid0;
wire          axiliteinterface1_b_ready0;
wire    [1:0] axiliteinterface1_b_payload_resp0;
wire          axiliteinterface1_ar_valid0;
wire          axiliteinterface1_ar_ready0;
wire   [31:0] axiliteinterface1_ar_payload_addr0;
wire    [2:0] axiliteinterface1_ar_payload_prot0;
wire          axiliteinterface1_r_valid0;
wire          axiliteinterface1_r_ready0;
wire    [1:0] axiliteinterface1_r_payload_resp0;
wire   [31:0] axiliteinterface1_r_payload_data0;
wire          axiliteinterface2_aw_valid0;
wire          axiliteinterface2_aw_ready0;
wire   [31:0] axiliteinterface2_aw_payload_addr0;
wire    [2:0] axiliteinterface2_aw_payload_prot0;
wire          axiliteinterface2_w_valid0;
wire          axiliteinterface2_w_ready0;
wire   [31:0] axiliteinterface2_w_payload_data0;
wire    [3:0] axiliteinterface2_w_payload_strb0;
wire          axiliteinterface2_b_valid0;
wire          axiliteinterface2_b_ready0;
wire    [1:0] axiliteinterface2_b_payload_resp0;
wire          axiliteinterface2_ar_valid0;
wire          axiliteinterface2_ar_ready0;
wire   [31:0] axiliteinterface2_ar_payload_addr0;
wire    [2:0] axiliteinterface2_ar_payload_prot0;
wire          axiliteinterface2_r_valid0;
wire          axiliteinterface2_r_ready0;
wire    [1:0] axiliteinterface2_r_payload_resp0;
wire   [31:0] axiliteinterface2_r_payload_data0;
wire          axiliteinterface3_aw_valid0;
wire          axiliteinterface3_aw_ready0;
wire   [31:0] axiliteinterface3_aw_payload_addr0;
wire    [2:0] axiliteinterface3_aw_payload_prot0;
wire          axiliteinterface3_w_valid0;
wire          axiliteinterface3_w_ready0;
wire   [31:0] axiliteinterface3_w_payload_data0;
wire    [3:0] axiliteinterface3_w_payload_strb0;
wire          axiliteinterface3_b_valid0;
wire          axiliteinterface3_b_ready0;
wire    [1:0] axiliteinterface3_b_payload_resp0;
wire          axiliteinterface3_ar_valid0;
wire          axiliteinterface3_ar_ready0;
wire   [31:0] axiliteinterface3_ar_payload_addr0;
wire    [2:0] axiliteinterface3_ar_payload_prot0;
wire          axiliteinterface3_r_valid0;
wire          axiliteinterface3_r_ready0;
wire    [1:0] axiliteinterface3_r_payload_resp0;
wire   [31:0] axiliteinterface3_r_payload_data0;
wire          axiliteinterface0_aw_valid1;
wire          axiliteinterface0_aw_ready1;
wire   [31:0] axiliteinterface0_aw_payload_addr1;
wire    [2:0] axiliteinterface0_aw_payload_prot1;
wire          axiliteinterface0_w_valid1;
wire          axiliteinterface0_w_ready1;
wire   [31:0] axiliteinterface0_w_payload_data1;
wire    [3:0] axiliteinterface0_w_payload_strb1;
wire          axiliteinterface0_b_valid1;
wire          axiliteinterface0_b_ready1;
wire    [1:0] axiliteinterface0_b_payload_resp1;
wire          axiliteinterface0_ar_valid1;
wire          axiliteinterface0_ar_ready1;
wire   [31:0] axiliteinterface0_ar_payload_addr1;
wire    [2:0] axiliteinterface0_ar_payload_prot1;
wire          axiliteinterface0_r_valid1;
wire          axiliteinterface0_r_ready1;
wire    [1:0] axiliteinterface0_r_payload_resp1;
wire   [31:0] axiliteinterface0_r_payload_data1;
wire          axiliteinterface1_aw_valid1;
wire          axiliteinterface1_aw_ready1;
wire   [31:0] axiliteinterface1_aw_payload_addr1;
wire    [2:0] axiliteinterface1_aw_payload_prot1;
wire          axiliteinterface1_w_valid1;
wire          axiliteinterface1_w_ready1;
wire   [31:0] axiliteinterface1_w_payload_data1;
wire    [3:0] axiliteinterface1_w_payload_strb1;
wire          axiliteinterface1_b_valid1;
wire          axiliteinterface1_b_ready1;
wire    [1:0] axiliteinterface1_b_payload_resp1;
wire          axiliteinterface1_ar_valid1;
wire          axiliteinterface1_ar_ready1;
wire   [31:0] axiliteinterface1_ar_payload_addr1;
wire    [2:0] axiliteinterface1_ar_payload_prot1;
wire          axiliteinterface1_r_valid1;
wire          axiliteinterface1_r_ready1;
wire    [1:0] axiliteinterface1_r_payload_resp1;
wire   [31:0] axiliteinterface1_r_payload_data1;
wire          axiliteinterface2_aw_valid1;
wire          axiliteinterface2_aw_ready1;
wire   [31:0] axiliteinterface2_aw_payload_addr1;
wire    [2:0] axiliteinterface2_aw_payload_prot1;
wire          axiliteinterface2_w_valid1;
wire          axiliteinterface2_w_ready1;
wire   [31:0] axiliteinterface2_w_payload_data1;
wire    [3:0] axiliteinterface2_w_payload_strb1;
wire          axiliteinterface2_b_valid1;
wire          axiliteinterface2_b_ready1;
wire    [1:0] axiliteinterface2_b_payload_resp1;
wire          axiliteinterface2_ar_valid1;
wire          axiliteinterface2_ar_ready1;
wire   [31:0] axiliteinterface2_ar_payload_addr1;
wire    [2:0] axiliteinterface2_ar_payload_prot1;
wire          axiliteinterface2_r_valid1;
wire          axiliteinterface2_r_ready1;
wire    [1:0] axiliteinterface2_r_payload_resp1;
wire   [31:0] axiliteinterface2_r_payload_data1;
wire          axiliteinterface3_aw_valid1;
wire          axiliteinterface3_aw_ready1;
wire   [31:0] axiliteinterface3_aw_payload_addr1;
wire    [2:0] axiliteinterface3_aw_payload_prot1;
wire          axiliteinterface3_w_valid1;
wire          axiliteinterface3_w_ready1;
wire   [31:0] axiliteinterface3_w_payload_data1;
wire    [3:0] axiliteinterface3_w_payload_strb1;
wire          axiliteinterface3_b_valid1;
wire          axiliteinterface3_b_ready1;
wire    [1:0] axiliteinterface3_b_payload_resp1;
wire          axiliteinterface3_ar_valid1;
wire          axiliteinterface3_ar_ready1;
wire   [31:0] axiliteinterface3_ar_payload_addr1;
wire    [2:0] axiliteinterface3_ar_payload_prot1;
wire          axiliteinterface3_r_valid1;
wire          axiliteinterface3_r_ready1;
wire    [1:0] axiliteinterface3_r_payload_resp1;
wire   [31:0] axiliteinterface3_r_payload_data1;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign sys_clk = clk;
assign sys_rst = rst;
assign axiliteinterface0_aw_valid0 = s00_axil_awvalid;
assign axiliteinterface0_aw_payload_addr0 = s00_axil_awaddr;
assign axiliteinterface0_aw_payload_prot0 = s00_axil_awprot;
assign s00_axil_awready = axiliteinterface0_aw_ready0;
assign axiliteinterface0_w_valid0 = s00_axil_wvalid;
assign axiliteinterface0_w_payload_data0 = s00_axil_wdata;
assign axiliteinterface0_w_payload_strb0 = s00_axil_wstrb;
assign s00_axil_wready = axiliteinterface0_w_ready0;
assign s00_axil_bvalid = axiliteinterface0_b_valid0;
assign s00_axil_bresp = axiliteinterface0_b_payload_resp0;
assign axiliteinterface0_b_ready0 = s00_axil_bready;
assign axiliteinterface0_ar_valid0 = s00_axil_arvalid;
assign axiliteinterface0_ar_payload_addr0 = s00_axil_araddr;
assign axiliteinterface0_ar_payload_prot0 = s00_axil_arprot;
assign s00_axil_arready = axiliteinterface0_ar_ready0;
assign s00_axil_rvalid = axiliteinterface0_r_valid0;
assign s00_axil_rresp = axiliteinterface0_r_payload_resp0;
assign s00_axil_rdata = axiliteinterface0_r_payload_data0;
assign axiliteinterface0_r_ready0 = s00_axil_rready;
assign axiliteinterface1_aw_valid0 = s01_axil_awvalid;
assign axiliteinterface1_aw_payload_addr0 = s01_axil_awaddr;
assign axiliteinterface1_aw_payload_prot0 = s01_axil_awprot;
assign s01_axil_awready = axiliteinterface1_aw_ready0;
assign axiliteinterface1_w_valid0 = s01_axil_wvalid;
assign axiliteinterface1_w_payload_data0 = s01_axil_wdata;
assign axiliteinterface1_w_payload_strb0 = s01_axil_wstrb;
assign s01_axil_wready = axiliteinterface1_w_ready0;
assign s01_axil_bvalid = axiliteinterface1_b_valid0;
assign s01_axil_bresp = axiliteinterface1_b_payload_resp0;
assign axiliteinterface1_b_ready0 = s01_axil_bready;
assign axiliteinterface1_ar_valid0 = s01_axil_arvalid;
assign axiliteinterface1_ar_payload_addr0 = s01_axil_araddr;
assign axiliteinterface1_ar_payload_prot0 = s01_axil_arprot;
assign s01_axil_arready = axiliteinterface1_ar_ready0;
assign s01_axil_rvalid = axiliteinterface1_r_valid0;
assign s01_axil_rresp = axiliteinterface1_r_payload_resp0;
assign s01_axil_rdata = axiliteinterface1_r_payload_data0;
assign axiliteinterface1_r_ready0 = s01_axil_rready;
assign axiliteinterface2_aw_valid0 = s02_axil_awvalid;
assign axiliteinterface2_aw_payload_addr0 = s02_axil_awaddr;
assign axiliteinterface2_aw_payload_prot0 = s02_axil_awprot;
assign s02_axil_awready = axiliteinterface2_aw_ready0;
assign axiliteinterface2_w_valid0 = s02_axil_wvalid;
assign axiliteinterface2_w_payload_data0 = s02_axil_wdata;
assign axiliteinterface2_w_payload_strb0 = s02_axil_wstrb;
assign s02_axil_wready = axiliteinterface2_w_ready0;
assign s02_axil_bvalid = axiliteinterface2_b_valid0;
assign s02_axil_bresp = axiliteinterface2_b_payload_resp0;
assign axiliteinterface2_b_ready0 = s02_axil_bready;
assign axiliteinterface2_ar_valid0 = s02_axil_arvalid;
assign axiliteinterface2_ar_payload_addr0 = s02_axil_araddr;
assign axiliteinterface2_ar_payload_prot0 = s02_axil_arprot;
assign s02_axil_arready = axiliteinterface2_ar_ready0;
assign s02_axil_rvalid = axiliteinterface2_r_valid0;
assign s02_axil_rresp = axiliteinterface2_r_payload_resp0;
assign s02_axil_rdata = axiliteinterface2_r_payload_data0;
assign axiliteinterface2_r_ready0 = s02_axil_rready;
assign axiliteinterface3_aw_valid0 = s03_axil_awvalid;
assign axiliteinterface3_aw_payload_addr0 = s03_axil_awaddr;
assign axiliteinterface3_aw_payload_prot0 = s03_axil_awprot;
assign s03_axil_awready = axiliteinterface3_aw_ready0;
assign axiliteinterface3_w_valid0 = s03_axil_wvalid;
assign axiliteinterface3_w_payload_data0 = s03_axil_wdata;
assign axiliteinterface3_w_payload_strb0 = s03_axil_wstrb;
assign s03_axil_wready = axiliteinterface3_w_ready0;
assign s03_axil_bvalid = axiliteinterface3_b_valid0;
assign s03_axil_bresp = axiliteinterface3_b_payload_resp0;
assign axiliteinterface3_b_ready0 = s03_axil_bready;
assign axiliteinterface3_ar_valid0 = s03_axil_arvalid;
assign axiliteinterface3_ar_payload_addr0 = s03_axil_araddr;
assign axiliteinterface3_ar_payload_prot0 = s03_axil_arprot;
assign s03_axil_arready = axiliteinterface3_ar_ready0;
assign s03_axil_rvalid = axiliteinterface3_r_valid0;
assign s03_axil_rresp = axiliteinterface3_r_payload_resp0;
assign s03_axil_rdata = axiliteinterface3_r_payload_data0;
assign axiliteinterface3_r_ready0 = s03_axil_rready;
assign m00_axil_awvalid = axiliteinterface0_aw_valid1;
assign m00_axil_awaddr = axiliteinterface0_aw_payload_addr1;
assign m00_axil_awprot = axiliteinterface0_aw_payload_prot1;
assign axiliteinterface0_aw_ready1 = m00_axil_awready;
assign m00_axil_wvalid = axiliteinterface0_w_valid1;
assign m00_axil_wdata = axiliteinterface0_w_payload_data1;
assign m00_axil_wstrb = axiliteinterface0_w_payload_strb1;
assign axiliteinterface0_w_ready1 = m00_axil_wready;
assign axiliteinterface0_b_valid1 = m00_axil_bvalid;
assign axiliteinterface0_b_payload_resp1 = m00_axil_bresp;
assign m00_axil_bready = axiliteinterface0_b_ready1;
assign m00_axil_arvalid = axiliteinterface0_ar_valid1;
assign m00_axil_araddr = axiliteinterface0_ar_payload_addr1;
assign m00_axil_arprot = axiliteinterface0_ar_payload_prot1;
assign axiliteinterface0_ar_ready1 = m00_axil_arready;
assign axiliteinterface0_r_valid1 = m00_axil_rvalid;
assign axiliteinterface0_r_payload_resp1 = m00_axil_rresp;
assign axiliteinterface0_r_payload_data1 = m00_axil_rdata;
assign m00_axil_rready = axiliteinterface0_r_ready1;
assign m01_axil_awvalid = axiliteinterface1_aw_valid1;
assign m01_axil_awaddr = axiliteinterface1_aw_payload_addr1;
assign m01_axil_awprot = axiliteinterface1_aw_payload_prot1;
assign axiliteinterface1_aw_ready1 = m01_axil_awready;
assign m01_axil_wvalid = axiliteinterface1_w_valid1;
assign m01_axil_wdata = axiliteinterface1_w_payload_data1;
assign m01_axil_wstrb = axiliteinterface1_w_payload_strb1;
assign axiliteinterface1_w_ready1 = m01_axil_wready;
assign axiliteinterface1_b_valid1 = m01_axil_bvalid;
assign axiliteinterface1_b_payload_resp1 = m01_axil_bresp;
assign m01_axil_bready = axiliteinterface1_b_ready1;
assign m01_axil_arvalid = axiliteinterface1_ar_valid1;
assign m01_axil_araddr = axiliteinterface1_ar_payload_addr1;
assign m01_axil_arprot = axiliteinterface1_ar_payload_prot1;
assign axiliteinterface1_ar_ready1 = m01_axil_arready;
assign axiliteinterface1_r_valid1 = m01_axil_rvalid;
assign axiliteinterface1_r_payload_resp1 = m01_axil_rresp;
assign axiliteinterface1_r_payload_data1 = m01_axil_rdata;
assign m01_axil_rready = axiliteinterface1_r_ready1;
assign m02_axil_awvalid = axiliteinterface2_aw_valid1;
assign m02_axil_awaddr = axiliteinterface2_aw_payload_addr1;
assign m02_axil_awprot = axiliteinterface2_aw_payload_prot1;
assign axiliteinterface2_aw_ready1 = m02_axil_awready;
assign m02_axil_wvalid = axiliteinterface2_w_valid1;
assign m02_axil_wdata = axiliteinterface2_w_payload_data1;
assign m02_axil_wstrb = axiliteinterface2_w_payload_strb1;
assign axiliteinterface2_w_ready1 = m02_axil_wready;
assign axiliteinterface2_b_valid1 = m02_axil_bvalid;
assign axiliteinterface2_b_payload_resp1 = m02_axil_bresp;
assign m02_axil_bready = axiliteinterface2_b_ready1;
assign m02_axil_arvalid = axiliteinterface2_ar_valid1;
assign m02_axil_araddr = axiliteinterface2_ar_payload_addr1;
assign m02_axil_arprot = axiliteinterface2_ar_payload_prot1;
assign axiliteinterface2_ar_ready1 = m02_axil_arready;
assign axiliteinterface2_r_valid1 = m02_axil_rvalid;
assign axiliteinterface2_r_payload_resp1 = m02_axil_rresp;
assign axiliteinterface2_r_payload_data1 = m02_axil_rdata;
assign m02_axil_rready = axiliteinterface2_r_ready1;
assign m03_axil_awvalid = axiliteinterface3_aw_valid1;
assign m03_axil_awaddr = axiliteinterface3_aw_payload_addr1;
assign m03_axil_awprot = axiliteinterface3_aw_payload_prot1;
assign axiliteinterface3_aw_ready1 = m03_axil_awready;
assign m03_axil_wvalid = axiliteinterface3_w_valid1;
assign m03_axil_wdata = axiliteinterface3_w_payload_data1;
assign m03_axil_wstrb = axiliteinterface3_w_payload_strb1;
assign axiliteinterface3_w_ready1 = m03_axil_wready;
assign axiliteinterface3_b_valid1 = m03_axil_bvalid;
assign axiliteinterface3_b_payload_resp1 = m03_axil_bresp;
assign m03_axil_bready = axiliteinterface3_b_ready1;
assign m03_axil_arvalid = axiliteinterface3_ar_valid1;
assign m03_axil_araddr = axiliteinterface3_ar_payload_addr1;
assign m03_axil_arprot = axiliteinterface3_ar_payload_prot1;
assign axiliteinterface3_ar_ready1 = m03_axil_arready;
assign axiliteinterface3_r_valid1 = m03_axil_rvalid;
assign axiliteinterface3_r_payload_resp1 = m03_axil_rresp;
assign axiliteinterface3_r_payload_data1 = m03_axil_rdata;
assign m03_axil_rready = axiliteinterface3_r_ready1;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

axil_interconnect #(
	.ADDR_WIDTH(32),
	.DATA_WIDTH(32),
	.M_COUNT(4),
	.S_COUNT(4)
) axil_interconnect (
	.clk(sys_clk),
	.m_axil_arready({axiliteinterface3_ar_ready1, axiliteinterface2_ar_ready1, axiliteinterface1_ar_ready1, axiliteinterface0_ar_ready1}),
	.m_axil_awready({axiliteinterface3_aw_ready1, axiliteinterface2_aw_ready1, axiliteinterface1_aw_ready1, axiliteinterface0_aw_ready1}),
	.m_axil_bresp({axiliteinterface3_b_payload_resp1, axiliteinterface2_b_payload_resp1, axiliteinterface1_b_payload_resp1, axiliteinterface0_b_payload_resp1}),
	.m_axil_bvalid({axiliteinterface3_b_valid1, axiliteinterface2_b_valid1, axiliteinterface1_b_valid1, axiliteinterface0_b_valid1}),
	.m_axil_rdata({axiliteinterface3_r_payload_data1, axiliteinterface2_r_payload_data1, axiliteinterface1_r_payload_data1, axiliteinterface0_r_payload_data1}),
	.m_axil_rresp({axiliteinterface3_r_payload_resp1, axiliteinterface2_r_payload_resp1, axiliteinterface1_r_payload_resp1, axiliteinterface0_r_payload_resp1}),
	.m_axil_rvalid({axiliteinterface3_r_valid1, axiliteinterface2_r_valid1, axiliteinterface1_r_valid1, axiliteinterface0_r_valid1}),
	.rst(sys_rst),
	.s_axil_araddr({axiliteinterface3_ar_payload_addr0, axiliteinterface2_ar_payload_addr0, axiliteinterface1_ar_payload_addr0, axiliteinterface0_ar_payload_addr0}),
	.s_axil_arprot({axiliteinterface3_ar_payload_prot0, axiliteinterface2_ar_payload_prot0, axiliteinterface1_ar_payload_prot0, axiliteinterface0_ar_payload_prot0}),
	.s_axil_arvalid({axiliteinterface3_ar_valid0, axiliteinterface2_ar_valid0, axiliteinterface1_ar_valid0, axiliteinterface0_ar_valid0}),
	.s_axil_awaddr({axiliteinterface3_aw_payload_addr0, axiliteinterface2_aw_payload_addr0, axiliteinterface1_aw_payload_addr0, axiliteinterface0_aw_payload_addr0}),
	.s_axil_awprot({axiliteinterface3_aw_payload_prot0, axiliteinterface2_aw_payload_prot0, axiliteinterface1_aw_payload_prot0, axiliteinterface0_aw_payload_prot0}),
	.s_axil_awvalid({axiliteinterface3_aw_valid0, axiliteinterface2_aw_valid0, axiliteinterface1_aw_valid0, axiliteinterface0_aw_valid0}),
	.s_axil_bready({axiliteinterface3_b_ready0, axiliteinterface2_b_ready0, axiliteinterface1_b_ready0, axiliteinterface0_b_ready0}),
	.s_axil_rready({axiliteinterface3_r_ready0, axiliteinterface2_r_ready0, axiliteinterface1_r_ready0, axiliteinterface0_r_ready0}),
	.s_axil_wdata({axiliteinterface3_w_payload_data0, axiliteinterface2_w_payload_data0, axiliteinterface1_w_payload_data0, axiliteinterface0_w_payload_data0}),
	.s_axil_wstrb({axiliteinterface3_w_payload_strb0, axiliteinterface2_w_payload_strb0, axiliteinterface1_w_payload_strb0, axiliteinterface0_w_payload_strb0}),
	.s_axil_wvalid({axiliteinterface3_w_valid0, axiliteinterface2_w_valid0, axiliteinterface1_w_valid0, axiliteinterface0_w_valid0}),
	.m_axil_araddr({axiliteinterface3_ar_payload_addr1, axiliteinterface2_ar_payload_addr1, axiliteinterface1_ar_payload_addr1, axiliteinterface0_ar_payload_addr1}),
	.m_axil_arprot({axiliteinterface3_ar_payload_prot1, axiliteinterface2_ar_payload_prot1, axiliteinterface1_ar_payload_prot1, axiliteinterface0_ar_payload_prot1}),
	.m_axil_arvalid({axiliteinterface3_ar_valid1, axiliteinterface2_ar_valid1, axiliteinterface1_ar_valid1, axiliteinterface0_ar_valid1}),
	.m_axil_awaddr({axiliteinterface3_aw_payload_addr1, axiliteinterface2_aw_payload_addr1, axiliteinterface1_aw_payload_addr1, axiliteinterface0_aw_payload_addr1}),
	.m_axil_awprot({axiliteinterface3_aw_payload_prot1, axiliteinterface2_aw_payload_prot1, axiliteinterface1_aw_payload_prot1, axiliteinterface0_aw_payload_prot1}),
	.m_axil_awvalid({axiliteinterface3_aw_valid1, axiliteinterface2_aw_valid1, axiliteinterface1_aw_valid1, axiliteinterface0_aw_valid1}),
	.m_axil_bready({axiliteinterface3_b_ready1, axiliteinterface2_b_ready1, axiliteinterface1_b_ready1, axiliteinterface0_b_ready1}),
	.m_axil_rready({axiliteinterface3_r_ready1, axiliteinterface2_r_ready1, axiliteinterface1_r_ready1, axiliteinterface0_r_ready1}),
	.m_axil_wdata({axiliteinterface3_w_payload_data1, axiliteinterface2_w_payload_data1, axiliteinterface1_w_payload_data1, axiliteinterface0_w_payload_data1}),
	.m_axil_wready({axiliteinterface3_w_ready1, axiliteinterface2_w_ready1, axiliteinterface1_w_ready1, axiliteinterface0_w_ready1}),
	.m_axil_wstrb({axiliteinterface3_w_payload_strb1, axiliteinterface2_w_payload_strb1, axiliteinterface1_w_payload_strb1, axiliteinterface0_w_payload_strb1}),
	.m_axil_wvalid({axiliteinterface3_w_valid1, axiliteinterface2_w_valid1, axiliteinterface1_w_valid1, axiliteinterface0_w_valid1}),
	.s_axil_arready({axiliteinterface3_ar_ready0, axiliteinterface2_ar_ready0, axiliteinterface1_ar_ready0, axiliteinterface0_ar_ready0}),
	.s_axil_awready({axiliteinterface3_aw_ready0, axiliteinterface2_aw_ready0, axiliteinterface1_aw_ready0, axiliteinterface0_aw_ready0}),
	.s_axil_bresp({axiliteinterface3_b_payload_resp0, axiliteinterface2_b_payload_resp0, axiliteinterface1_b_payload_resp0, axiliteinterface0_b_payload_resp0}),
	.s_axil_bvalid({axiliteinterface3_b_valid0, axiliteinterface2_b_valid0, axiliteinterface1_b_valid0, axiliteinterface0_b_valid0}),
	.s_axil_rdata({axiliteinterface3_r_payload_data0, axiliteinterface2_r_payload_data0, axiliteinterface1_r_payload_data0, axiliteinterface0_r_payload_data0}),
	.s_axil_rresp({axiliteinterface3_r_payload_resp0, axiliteinterface2_r_payload_resp0, axiliteinterface1_r_payload_resp0, axiliteinterface0_r_payload_resp0}),
	.s_axil_rvalid({axiliteinterface3_r_valid0, axiliteinterface2_r_valid0, axiliteinterface1_r_valid0, axiliteinterface0_r_valid0}),
	.s_axil_wready({axiliteinterface3_w_ready0, axiliteinterface2_w_ready0, axiliteinterface1_w_ready0, axiliteinterface0_w_ready0})
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2024-02-15 12:12:30.
//------------------------------------------------------------------------------
