// Seed: 3608789914
module module_0 #(
    parameter id_5 = 32'd13,
    parameter id_6 = 32'd79
) (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  logic [7:0] id_4;
  defparam id_5.id_6 = id_4[1];
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  id_3(
      .id_0(1), .id_1(1'b0), .id_2(id_1), .id_3(1)
  ); module_0(
      id_2, id_2
  );
endmodule
