# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name Lam_tabz_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_0 \
    op interface \
    ports { Lam_tabz_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 353 \
    name Peta_tabz_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_0 \
    op interface \
    ports { Peta_tabz_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 354 \
    name Lam_tabz_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_1 \
    op interface \
    ports { Lam_tabz_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 355 \
    name Peta_tabz_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_1 \
    op interface \
    ports { Peta_tabz_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 356 \
    name Lam_tabz_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_2 \
    op interface \
    ports { Lam_tabz_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 357 \
    name Peta_tabz_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_2 \
    op interface \
    ports { Peta_tabz_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 358 \
    name Lam_tabz_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_3 \
    op interface \
    ports { Lam_tabz_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 359 \
    name Peta_tabz_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_3 \
    op interface \
    ports { Peta_tabz_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 360 \
    name Lam_tabz_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_4 \
    op interface \
    ports { Lam_tabz_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 361 \
    name Peta_tabz_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_4 \
    op interface \
    ports { Peta_tabz_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 362 \
    name Lam_tabz_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_5 \
    op interface \
    ports { Lam_tabz_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 363 \
    name Peta_tabz_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_5 \
    op interface \
    ports { Peta_tabz_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 364 \
    name Lam_tabz_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_6 \
    op interface \
    ports { Lam_tabz_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 365 \
    name Peta_tabz_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_6 \
    op interface \
    ports { Peta_tabz_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 366 \
    name Lam_tabz_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_7 \
    op interface \
    ports { Lam_tabz_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 367 \
    name Peta_tabz_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_7 \
    op interface \
    ports { Peta_tabz_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 368 \
    name Lam_tabz_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_8 \
    op interface \
    ports { Lam_tabz_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 369 \
    name Peta_tabz_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_8 \
    op interface \
    ports { Peta_tabz_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 370 \
    name Lam_tabz_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_9 \
    op interface \
    ports { Lam_tabz_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 371 \
    name Peta_tabz_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_9 \
    op interface \
    ports { Peta_tabz_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 372 \
    name Lam_tabz_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_10 \
    op interface \
    ports { Lam_tabz_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 373 \
    name Peta_tabz_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_10 \
    op interface \
    ports { Peta_tabz_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 374 \
    name Lam_tabz_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_11 \
    op interface \
    ports { Lam_tabz_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 375 \
    name Peta_tabz_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_11 \
    op interface \
    ports { Peta_tabz_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 376 \
    name Lam_tabz_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_12 \
    op interface \
    ports { Lam_tabz_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 377 \
    name Peta_tabz_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_12 \
    op interface \
    ports { Peta_tabz_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 378 \
    name Lam_tabz_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_13 \
    op interface \
    ports { Lam_tabz_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 379 \
    name Peta_tabz_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_13 \
    op interface \
    ports { Peta_tabz_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 380 \
    name Lam_tabz_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_14 \
    op interface \
    ports { Lam_tabz_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 381 \
    name Peta_tabz_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_14 \
    op interface \
    ports { Peta_tabz_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 382 \
    name Lam_tabz_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_15 \
    op interface \
    ports { Lam_tabz_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 383 \
    name Peta_tabz_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_15 \
    op interface \
    ports { Peta_tabz_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 384 \
    name Lam_tabz_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_16 \
    op interface \
    ports { Lam_tabz_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 385 \
    name Peta_tabz_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_16 \
    op interface \
    ports { Peta_tabz_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 386 \
    name Lam_tabz_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_tabz_17 \
    op interface \
    ports { Lam_tabz_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 387 \
    name Peta_tabz_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_tabz_17 \
    op interface \
    ports { Peta_tabz_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 388 \
    name Eta_ans_2_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_0 \
    op interface \
    ports { Eta_ans_2_0 { O 16 vector } Eta_ans_2_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 389 \
    name Eta_ans_2_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_1 \
    op interface \
    ports { Eta_ans_2_1 { O 16 vector } Eta_ans_2_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 390 \
    name Eta_ans_2_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_2 \
    op interface \
    ports { Eta_ans_2_2 { O 16 vector } Eta_ans_2_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 391 \
    name Eta_ans_2_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_3 \
    op interface \
    ports { Eta_ans_2_3 { O 16 vector } Eta_ans_2_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 392 \
    name Eta_ans_2_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_4 \
    op interface \
    ports { Eta_ans_2_4 { O 16 vector } Eta_ans_2_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 393 \
    name Eta_ans_2_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_5 \
    op interface \
    ports { Eta_ans_2_5 { O 16 vector } Eta_ans_2_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 394 \
    name Eta_ans_2_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_6 \
    op interface \
    ports { Eta_ans_2_6 { O 16 vector } Eta_ans_2_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 395 \
    name Eta_ans_2_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_7 \
    op interface \
    ports { Eta_ans_2_7 { O 16 vector } Eta_ans_2_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 396 \
    name Eta_ans_2_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_8 \
    op interface \
    ports { Eta_ans_2_8 { O 16 vector } Eta_ans_2_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 397 \
    name Eta_ans_2_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_9 \
    op interface \
    ports { Eta_ans_2_9 { O 16 vector } Eta_ans_2_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 398 \
    name Eta_ans_2_10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_10 \
    op interface \
    ports { Eta_ans_2_10 { O 16 vector } Eta_ans_2_10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 399 \
    name Eta_ans_2_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_11 \
    op interface \
    ports { Eta_ans_2_11 { O 16 vector } Eta_ans_2_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 400 \
    name Eta_ans_2_12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_12 \
    op interface \
    ports { Eta_ans_2_12 { O 16 vector } Eta_ans_2_12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 401 \
    name Eta_ans_2_13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_13 \
    op interface \
    ports { Eta_ans_2_13 { O 16 vector } Eta_ans_2_13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 402 \
    name Eta_ans_2_14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_14 \
    op interface \
    ports { Eta_ans_2_14 { O 16 vector } Eta_ans_2_14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 403 \
    name Eta_ans_2_15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_15 \
    op interface \
    ports { Eta_ans_2_15 { O 16 vector } Eta_ans_2_15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 404 \
    name Eta_ans_2_16 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_16 \
    op interface \
    ports { Eta_ans_2_16 { O 16 vector } Eta_ans_2_16_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 405 \
    name Eta_ans_2_17 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_2_17 \
    op interface \
    ports { Eta_ans_2_17 { O 16 vector } Eta_ans_2_17_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


