// Seed: 2880018385
module module_0 (
    input uwire id_0,
    input wire  id_1
);
  logic [7:0] id_3;
  wire id_4;
  assign {{id_0, 1'h0}, 1, id_3[1 : 1], id_1} = 1;
  wire id_5 = 1;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri0 id_5,
    output supply0 id_6,
    output wand id_7,
    output supply0 id_8,
    output uwire id_9,
    input wand id_10,
    output supply1 id_11,
    input tri1 id_12,
    output wand id_13,
    input supply0 id_14,
    output supply1 id_15,
    output tri1 id_16,
    output tri1 id_17,
    output supply0 id_18,
    input supply1 id_19,
    output tri1 id_20
);
  id_22 :
  assert property (@(posedge 1) {id_10{id_10}})
  else $display(id_3);
  module_0(
      id_2, id_10
  );
endmodule
