
module add(input [31:0] rs1,rs2, output reg [31:0] rd);
assign rd = (rs1+rs2);
endmodule



module clz(
  input  [31:0] rs,
  output reg [31:0] rd
);

integer i;
always @(*) 
   begin // Count one's
       assign  rd = 0; 
    //    for (i = 31; i >= 0; i = i - 1) begin
   //         if (rs[4]) begin
                add a1(.rs1(rd),.rs2(1),.rd(rd));
           // end
      //  end
    end

endmodule

