INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/SPM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/SixteenBitShiftRightReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenBitShiftRightReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/UniversalReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UniversalReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/carrySaveFullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-311] analyzing module carrySaveAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/chainedCSFAs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chainedCSFAs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sources_1/new/tcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/omarbeheiry/Documents/GitHub/SPM/verilog/SPM/SPM.srcs/sim_1/new/spm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spm_tb
