{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 14:53:19 2019 " "Info: Processing started: Sun Jun 02 14:53:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cycle_lsl -c Cycle_lsl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cycle_lsl -c Cycle_lsl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cycle_lsl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cycle_lsl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cycle_lsl-bhv " "Info: Found design unit 1: Cycle_lsl-bhv" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Cycle_lsl " "Info: Found entity 1: Cycle_lsl" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_lsl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer_lsl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_lsl-bhv " "Info: Found design unit 1: Timer_lsl-bhv" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Timer_lsl " "Info: Found entity 1: Timer_lsl" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21a.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux21a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21a-one " "Info: Found design unit 1: mux21a-one" {  } { { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux21a " "Info: Found entity 1: mux21a" {  } { { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cycle_lsl " "Info: Elaborating entity \"Cycle_lsl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_lsl Timer_lsl:U1 " "Info: Elaborating entity \"Timer_lsl\" for hierarchy \"Timer_lsl:U1\"" {  } { { "Cycle_lsl.vhd" "U1" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21a mux21a:U2 " "Info: Elaborating entity \"mux21a\" for hierarchy \"mux21a:U2\"" {  } { { "Cycle_lsl.vhd" "U2" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux21a:U2\|Mux0 " "Warning: Found clock multiplexer mux21a:U2\|Mux0" {  } { { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Warning (13410): Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 10 " "Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM2\[3\] " "Info: Register \"Timer_lsl:U1\|NUM2\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM2\[4\] " "Info: Register \"Timer_lsl:U1\|NUM2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM2\[5\] " "Info: Register \"Timer_lsl:U1\|NUM2\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM2\[6\] " "Info: Register \"Timer_lsl:U1\|NUM2\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM2\[7\] " "Info: Register \"Timer_lsl:U1\|NUM2\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM1\[3\] " "Info: Register \"Timer_lsl:U1\|NUM1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM1\[4\] " "Info: Register \"Timer_lsl:U1\|NUM1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM1\[5\] " "Info: Register \"Timer_lsl:U1\|NUM1\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM1\[6\] " "Info: Register \"Timer_lsl:U1\|NUM1\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Timer_lsl:U1\|NUM1\[7\] " "Info: Register \"Timer_lsl:U1\|NUM1\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "296 " "Info: Implemented 296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "257 " "Info: Implemented 257 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 14:53:23 2019 " "Info: Processing ended: Sun Jun 02 14:53:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
