/*
 * Copyright (c) 2015, Swiss Federal Institute of Technology (ETH Zurich).
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * 3. Neither the name of the copyright holder nor the names of its
 *    contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE
 * COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
 * OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * Author:  Reto Da Forno
 */

#include "contiki.h"
#include "platform.h"

/*---------------------------------------------------------------------------*/
/* pin definitions */
#ifndef UART_RXD
#define UART_RXD        PORT2, PIN0     /* input (receive line) */
#endif /* UART_RXD */
#ifndef UART_TXD
#define UART_TXD        PORT2, PIN1     /* output (transmit line) */
#endif /* UART_TXD */
#define UART_ENABLE     (UCA0CTL1 &= ~UCSWRST)
#define UART_DISABLE    (UCA0CTL1 |= UCSWRST)
/*---------------------------------------------------------------------------*/
#if UART_CONF_TX_INTERRUPT
static struct ringbuf txbuf;
static uint8_t txbuf_data[UART_CONF_TXBUF_SIZE];
#endif /* UART_CONF_TX_INTERRUPT */
static int (*uart0_input_handler)(unsigned char c);
static uint32_t prescaler = 0;
static uint32_t mod = 0;
/*---------------------------------------------------------------------------*/
/* this function must be defined (referenced from std lib printf.c) */
int
putchar(int c)
{

#if WATCHDOG_CONF_ON
  watchdog_periodic();
#endif /* WATCHDOG_CONF_ON */

#if UART_CONF_TX_INTERRUPT
  /* interrupt driven */
  
  /* put the outgoing byte on the transmission buffer. If the buffer
     is full, we just keep on trying to put the byte into the buffer
     until it is possible to put it there. */
  while(ringbuf_put(&txbuf, c) == 0);
  UCA0IE |= UCTXIE;                             /* enable UART TX interrupt  */
  
#else /* UART_CONF_TX_INTERRUPT */
  /* polling */
  /* Loop until the transmission buffer is available. */
  while((UCA0STAT & UCBUSY));
  // while(!(UCA0IFG&UCTXIFG))
  /* print out a single byte over UART */
  UCA0TXBUF = c;  
#endif /* UART_CONF_TX_INTERRUPT */

  return c;
}
void putstr( char*str)
{
  for(;*str;str++) putchar(*str);
}

/*---------------------------------------------------------------------------*/
void
uart_set_input_handler(int (*input)(unsigned char c))
{
  uart0_input_handler = input;
  UCA0IFG &= ~UCRXIFG;      /* clear pending interrupts */
  UCA0IE |= UCRXIE;         /* enable the RX interrupt */
}
/*---------------------------------------------------------------------------*/
void
uart_init(void)
{

PIN_MAP_AS_OUTPUT(UART_TXD, PM_UCA0TXD)
PIN_MAP_AS_INPUT(UART_RXD, PM_UCA0RXD)

  PIN_CFG_OUT(UART_TXD);
  PIN_CFG_IN(UART_RXD);
  PIN_SEL(UART_TXD);
  PIN_SEL(UART_RXD);

  // UART_DISABLE;          /* hold peripheral in reset state for configuration */
  // ////////
  //   UCA0CTL1 |= UCSWRST;                      // **Put state machine in reset**
  //   UCA0CTL1 |= UCSSEL__SMCLK;                     // SMCLK
  //   UCA0BR0 = 9;                              // 1MHz 115200 (see User's Guide)
  //   UCA0BR1 = 0;                              // 1MHz 115200
  //   UCA0MCTL |= UCBRS_1 + UCBRF_0;            // Modulation UCBRSx=1, UCBRFx=0
  //   UCA0CTL1 &= ~UCSWRST;                     // **Initialize USCI state machine**
  //   UCA0IE |= UCRXIE;
  //   UCA0IFG &= ~(UCRXIFG + UCTXIFG);               /* clear pending interrupts */
/////////
  UART_DISABLE;          /* hold peripheral in reset state for configuration */
  UCA0CTL1 &= ~UCSSEL_3;
  UCA0CTL1 |= UCSSEL__SMCLK;                   /* clock source select: SMCLK */
  /* LSB first is 0, one stop bit is 0, no parity is 0 > just clear the bits */
  UCA0CTL0 &= ~(UCMSB + UCSPB + UCPEN + UCSYNC + UC7BIT + UCMODE_3);
  uint32_t f = XT2CLK_SPEED / SMCLK_SPEED;
  uint32_t ratio = (SMCLK_SPEED * 100) / UART_CONF_BAUDRATE;
  prescaler = ratio / 100;
  mod = ((ratio - prescaler * 100) * f + 50) / 100;
  UCA0BRW = 28;         /* write the 16-bit clock prescaler */
  UCA0MCTL = (uint8_t)mod << 1;               /* modulation control register */
  // UCA0MCTL |= UCBRS_2 + UCBRF_0;            // Modulation UCBRSx=1, UCBRFx=0
  UCA0CTL0 |= UCMODE_0;                                  /* select UART mode */
  UCA0IFG &= ~(UCRXIFG + UCTXIFG);               /* clear pending interrupts */


  /* don't enable UART right now */
  
  /* note: do NOT enable interrupts by default, they can mess up the timing 
   * due to higher interrupt priority */
  
#if UART_CONF_TX_INTERRUPT
  ringbuf_init(&txbuf, txbuf_data, sizeof(txbuf_data));
#endif /* UART_CONF_TX_INTERRUPT */  
}
/*---------------------------------------------------------------------------*/
void
uart_reinit(void)
{
  if (USCI_A0_IN_SPI_MODE)      /* only reconfigure if module is in SPI mode */
  {
    while(UART_ACTIVE);      /* wait until all transmissions have terminated */
    UART_DISABLE;
    UCA0CTL0 &= ~(UCMSB + UCSPB + UCPEN + UCSYNC + UC7BIT + UCMODE_3);
    UCA0BRW   = (uint16_t)prescaler;
    UCA0CTL0 |= UCMODE_0;
    /* do not re-enable UART here */
  }
}
/*---------------------------------------------------------------------------*/
void
uart_enable(uint8_t enable)
{
  if(enable) {
    /* do whatever the application requires to do before UART is enabled */
    UART_BEFORE_ENABLE;         
    UART_ENABLE;
  } else {
    while(UART_ACTIVE);
    UART_DISABLE;
    /* do whatever the application requires to do after UART was disabled */
    UART_AFTER_DISABLE;
  }    
}
/*---------------------------------------------------------------------------*/
/* the interrupt handler could also be defined elsewhere... */
ISR(USCI_A0, uart0_rx_interrupt) 
{
  ENERGEST_ON(ENERGEST_TYPE_CPU);
          
  uint8_t c;
  if(UCA0IFG & UCRXIFG) {    /* data received */
    if(UCA0STAT & UCRXERR) {
      c = UCA0RXBUF;   /* clear error flags by forcing a dummy read. */
    } else {
      c = UCA0RXBUF;
      if(uart0_input_handler != NULL) {
        if(uart0_input_handler(c)) {
          LPM4_EXIT;
        }
      }
    }
  }
#if UART_CONF_TX_INTERRUPT
  if(UCA0IFG & UCTXIFG) {
    /* TX buffer empty, fetch the next byte and transmit it */
    if(ringbuf_elements(&txbuf) == 0) {
      UCA0TXBUF = ringbuf_get(&txbuf);
    } else {
      /* disable the TX interrupt */
      UCA0IE &= ~UCTXIE; 
    }
  }
#endif /* UART_CONF_TX_INTERRUPT */

  ENERGEST_OFF(ENERGEST_TYPE_CPU);
}
/*---------------------------------------------------------------------------*/
