
# Messages from "go new"

Creating project directory 'C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers\Catapult'. (PRJ-1)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Saving project file 'C:/FPGA/EIE-1stYear-project-FPGA/prj2/catapult_proj/markers/Catapult.ccs'. (PRJ-5)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v5' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v7' at state 'new' (PRJ-2)
Branching solution 'solution.v7' at state 'new' (PRJ-2)
Branching solution 'solution.v7' at state 'new' (PRJ-2)
Branching solution 'solution.v8' at state 'new' (PRJ-2)
Branching solution 'solution.v8' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)

# Messages from "go analyze"

Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\prj2\catapult_proj\markers_source\shift_class.h} (CIN-69)
Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
Source file analysis completed (CIN-68)
Starting transformation 'analyze' on solution 'solution.v9' (SOL-8)
Completed transformation 'analyze' on solution 'solution.v9': elapsed time 1.00 seconds, memory usage 256920kB, peak memory usage 307764kB (SOL-9)

# Messages from "go compile"

Starting transformation 'compile' on solution 'solution.v9' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'markers' specified by directive (CIN-52)
Synthesizing routine 'markers' (CIN-13)
Inlining routine 'markers' (CIN-14)
Optimizing block '/markers' ... (CIN-4)
Inout port 'vin' is only used as an input. (OPT-10)
Inout port 'vout' is only used as an output. (OPT-11)
Inout port 'volume' is only used as an output. (OPT-11)
Design 'markers' was read (SOL-1)
Optimizing partition '/markers': (Total ops = 45, Real ops = 4, Vars = 28) (SOL-10)
Optimizing partition '/markers/core': (Total ops = 45, Real ops = 4, Vars = 24) (SOL-10)
Optimizing partition '/markers/core': (Total ops = 45, Real ops = 4, Vars = 24) (SOL-10)
Optimizing partition '/markers': (Total ops = 45, Real ops = 4, Vars = 28) (SOL-10)
Optimizing partition '/markers': (Total ops = 45, Real ops = 4, Vars = 28) (SOL-10)
Optimizing partition '/markers/core': (Total ops = 45, Real ops = 4, Vars = 24) (SOL-10)
Optimizing partition '/markers/core': (Total ops = 23, Real ops = 4, Vars = 11) (SOL-10)
Optimizing partition '/markers': (Total ops = 23, Real ops = 4, Vars = 15) (SOL-10)
Optimizing partition '/markers': (Total ops = 23, Real ops = 4, Vars = 15) (SOL-10)
Optimizing partition '/markers/core': (Total ops = 20, Real ops = 4, Vars = 14) (SOL-10)
Optimizing partition '/markers/core': (Total ops = 7, Real ops = 0, Vars = 1) (SOL-10)
Optimizing partition '/markers': (Total ops = 7, Real ops = 0, Vars = 5) (SOL-10)
Optimizing partition '/markers/core': (Total ops = 7, Real ops = 0, Vars = 1) (SOL-10)
Optimizing partition '/markers': (Total ops = 7, Real ops = 0, Vars = 5) (SOL-10)
Optimizing partition '/markers': (Total ops = 7, Real ops = 0, Vars = 5) (SOL-10)
Optimizing partition '/markers/core': (Total ops = 7, Real ops = 0, Vars = 1) (SOL-10)
Optimizing partition '/markers': (Total ops = 7, Real ops = 0, Vars = 5) (SOL-10)
Optimizing partition '/markers/core': (Total ops = 7, Real ops = 0, Vars = 1) (SOL-10)
Completed transformation 'compile' on solution 'markers.v19': elapsed time 3.12 seconds, memory usage 250636kB, peak memory usage 307764kB (SOL-9)

# Messages from "go architect"

Starting transformation 'architect' on solution 'markers.v19' (SOL-8)
Loop '/markers/core/main' is left rolled. (LOOP-4)
I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
I/O-Port inferred - resource 'volume:rsc' (from var: volume) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 8). (MEM-2)
Optimizing partition '/markers': (Total ops = 9, Real ops = 1, Vars = 8) (SOL-10)
Optimizing partition '/markers/core': (Total ops = 9, Real ops = 1, Vars = 1) (SOL-10)
Optimizing partition '/markers/core': (Total ops = 8, Real ops = 1, Vars = 0) (SOL-10)
Optimizing partition '/markers': (Total ops = 8, Real ops = 1, Vars = 7) (SOL-10)
Optimizing partition '/markers': (Total ops = 8, Real ops = 1, Vars = 7) (SOL-10)
Optimizing partition '/markers/core': (Total ops = 8, Real ops = 1, Vars = 0) (SOL-10)
Input port 'vga_xy' is never used. (OPT-4)
Design 'markers' contains '1' real operations. (SOL-11)
Optimizing partition '/markers/core': (Total ops = 8, Real ops = 1, Vars = 0) (SOL-10)
Completed transformation 'architect' on solution 'markers.v19': elapsed time 8.94 seconds, memory usage 250656kB, peak memory usage 307764kB (SOL-9)

# Messages from "go allocate"

Performing concurrent resource allocation and scheduling on '/markers/core' (CRAAS-1)
Prescheduled LOOP 'main' (2 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL 'core' (total length 2 c-steps) (SCHD-8)
At least one feasible schedule exists. (CRAAS-9)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
Starting transformation 'allocate' on solution 'markers.v19' (SOL-8)
Select qualified components for data operations ... (CRAAS-3)
Apply resource constraints on data operations ... (CRAAS-4)
Initial schedule of SEQUENTIAL 'core': Latency = 1, Area (Datapath, Register, Total) = 0.00, 0.00, 0.00 (CRAAS-11)
Final schedule of SEQUENTIAL 'core': Latency = 1, Area (Datapath, Register, Total) = 0.00, 0.00, 0.00 (CRAAS-12)
Completed transformation 'allocate' on solution 'markers.v19': elapsed time 0.06 seconds, memory usage 250656kB, peak memory usage 307764kB (SOL-9)
