;redcode
;assert 1
	SPL 0, <314
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	ADD #270, <1
	SUB @121, 153
	MOV -1, <-20
	SUB @121, 106
	SLT 721, -0
	SUB 12, @15
	CMP 210, 60
	SUB @121, 106
	SUB -207, <-120
	SUB 0, @12
	SUB -207, <-120
	JMZ -1, @-20
	SUB 0, @12
	SUB 101, <-1
	SUB 12, @15
	SUB 12, @15
	SUB @121, 106
	ADD #10, 0
	SUB 12, @15
	SUB 101, <-1
	SUB 812, @15
	SUB @127, 106
	SLT 721, -0
	SUB 12, @15
	SUB 12, @15
	SPL 812, <15
	SLT 77, @10
	MOV -1, <-20
	MOV -1, <-20
	SUB @127, 106
	DJN <-1, @-20
	DJN <-1, @-20
	JMP @72, #200
	SUB 721, 0
	MOV -1, <-20
	MOV -1, <-20
	ADD 270, 60
	ADD #270, <1
	JMP @72, #200
	CMP -200, <-120
	CMP -200, <-124
	MOV -7, <-20
	MOV -1, <-20
	SPL 0, <314
	SPL 0, <314
	ADD 210, 60
	MOV -7, <-20
