

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Fri May 18 16:31:17 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hog_svm_fpga
* Solution:       hog_svm_fpga
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3529|  3529|  3529|  3529|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3528|  3528|         2|          -|          -|  1764|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     28|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     48|
|Register         |        -|      -|     26|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     26|     76|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_fu_67_p2         |     +    |      0|  0|  13|          11|           1|
    |exitcond_fu_61_p2  |   icmp   |      0|  0|  13|          11|          10|
    |ap_block_state1    |    or    |      0|  0|   2|           1|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  28|          23|          12|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  21|          4|    1|          4|
    |ap_done          |   9|          2|    1|          2|
    |out_r_blk_n      |   9|          2|    1|          2|
    |p_04_rec_reg_45  |   9|          2|   11|         22|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  48|         10|   14|         30|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   3|   0|    3|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |i_reg_81         |  11|   0|   11|          0|
    |p_04_rec_reg_45  |  11|   0|   11|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  26|   0|   26|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  Loop_2_proc | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  Loop_2_proc | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  Loop_2_proc | return value |
|ap_done       | out |    1| ap_ctrl_hs |  Loop_2_proc | return value |
|ap_continue   |  in |    1| ap_ctrl_hs |  Loop_2_proc | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  Loop_2_proc | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  Loop_2_proc | return value |
|out_r_din     | out |   32|   ap_fifo  |     out_r    |    pointer   |
|out_r_full_n  |  in |    1|   ap_fifo  |     out_r    |    pointer   |
|out_r_write   | out |    1|   ap_fifo  |     out_r    |    pointer   |
|hog_address0  | out |   11|  ap_memory |      hog     |     array    |
|hog_ce0       | out |    1|  ap_memory |      hog     |     array    |
|hog_q0        |  in |   32|  ap_memory |      hog     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

