"d:\Dokumenty\Pulpit\programming_stuff\projekty_wersje_ostateczne\FPGACombinationLock\FPGACombinationLock\CombinationLock\src\DisplayPrescaler.vhd" VHDL CombinationLock 1 0 0 -02
. . 0 0 0