
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.42default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
á
Running: %s
333*	simulator2µ
 C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L blk_mem_gen_v8_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot Minisys_new_sim_behav --prj D:/512/Minisys_new/Minisys_new.sim/sim_1/behav/Minisys_new_sim.prj work.Minisys_new_sim work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
ì
+Analyzing Verilog file "%s" into library %s165*xsimverific2{
gd:/512/Minisys_new/Minisys_new.srcs/sources_1/ip/program/blk_mem_gen_v8_1/simulation/blk_mem_gen_v8_1.v2default:default2$
blk_mem_gen_v8_12default:defaultZ10-165
¿
+Analyzing Verilog file "%s" into library %s165*xsimverific2Z
Fd:/512/Minisys_new/Minisys_new.srcs/sources_1/ip/program/sim/program.v2default:default2
work2default:defaultZ10-165
·
+Analyzing Verilog file "%s" into library %s165*xsimverific2R
>d:/512/Minisys_new/Minisys_new.srcs/sources_1/ip/ram/sim/ram.v2default:default2
work2default:defaultZ10-165
»
+Analyzing Verilog file "%s" into library %s165*xsimverific2V
BD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/new/memori.v2default:default2
work2default:defaultZ10-165
»
+Analyzing Verilog file "%s" into library %s165*xsimverific2V
BD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/new/ioread.v2default:default2
work2default:defaultZ10-165
Ä
+Analyzing Verilog file "%s" into library %s165*xsimverific2_
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Ifect32.v2default:default2
work2default:defaultZ10-165
Æ
+Analyzing Verilog file "%s" into library %s165*xsimverific2a
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Idecode32.v2default:default2
work2default:defaultZ10-165
Æ
+Analyzing Verilog file "%s" into library %s165*xsimverific2a
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/Execute32.v2default:default2
work2default:defaultZ10-165
Æ
+Analyzing Verilog file "%s" into library %s165*xsimverific2a
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/dmemory32.v2default:default2
work2default:defaultZ10-165
Æ
+Analyzing Verilog file "%s" into library %s165*xsimverific2a
MD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/control32.v2default:default2
work2default:defaultZ10-165
Ä
+Analyzing Verilog file "%s" into library %s165*xsimverific2_
KD:/512/Minisys_new/Minisys_new.srcs/sources_1/imports/Minisys_new/minisys.v2default:default2
work2default:defaultZ10-165
¸
+Analyzing Verilog file "%s" into library %s165*xsimverific2S
?D:/512/Minisys_new/Minisys_new.srcs/sim_1/new/Minisys_new_sim.v2default:default2
work2default:defaultZ10-165
¨
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_output_stage(C_...
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_softecc_output_...
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_mem_module(C_CO...
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_1.blk_mem_gen_v8_1(C_FAMILY="artix...
2default:defaultZ43-3953
S
Compiling module %s405*	simulator2!
work.program
2default:defaultZ43-3953
S
Compiling module %s405*	simulator2!
work.Ifect32
2default:defaultZ43-3953
U
Compiling module %s405*	simulator2#
work.control32
2default:defaultZ43-3953
U
Compiling module %s405*	simulator2#
work.Idecode32
2default:defaultZ43-3953
U
Compiling module %s405*	simulator2#
work.Execute32
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_1.BLK_MEM_GEN_v8_1_mem_module(C_CO...
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_1.blk_mem_gen_v8_1(C_FAMILY="artix...
2default:defaultZ43-3953
O
Compiling module %s405*	simulator2
	work.ram
2default:defaultZ43-3953
U
Compiling module %s405*	simulator2#
work.dmemory32
2default:defaultZ43-3953
S
Compiling module %s405*	simulator2!
work.memorio
2default:defaultZ43-3953
R
Compiling module %s405*	simulator2 
work.ioread
2default:defaultZ43-3953
S
Compiling module %s405*	simulator2!
work.minisys
2default:defaultZ43-3953
[
Compiling module %s405*	simulator2)
work.Minisys_new_sim
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
e
Built simulation snapshot %s
278*	simulator2)
Minisys_new_sim_behav2default:defaultZ43-3394


End Record