// Seed: 4226457512
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input tri id_3
);
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output wire id_2,
    output tri id_3,
    output wand id_4,
    input wor id_5,
    output tri0 id_6,
    output tri0 id_7,
    input tri id_8
    , id_13,
    output wor id_9,
    input supply1 id_10,
    output uwire id_11
);
  logic [-1 'h0 : -1] id_14 = id_14;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_5,
      id_8
  );
  assign modCall_1.id_1 = 0;
  assign id_3 = -1;
  assign id_14 = 'b0;
  assign id_6 = 1;
endmodule
