
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.56+197 (git sha1 d4c4b2106, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `-' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /home/meowth/ysyx/ysyx-workbench/yosys/yosys-sta/result/ysyx_25030077_top-10MHz/ysyx_25030077_top.netlist.fixed.v
Parsing Verilog input from `/home/meowth/ysyx/ysyx-workbench/yosys/yosys-sta/result/ysyx_25030077_top-10MHz/ysyx_25030077_top.netlist.fixed.v' to AST representation.
Generating RTLIL representation for module `\ysyx_25030077_top'.
Successfully finished Verilog frontend.

2. Executing Liberty frontend: /home/meowth/ysyx/ysyx-workbench/yosys/yosys-sta/scripts/../pdk/nangate45/lib/Nangate45_typ.lib
Imported 134 cell types from liberty file.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \ysyx_25030077_top

3.2. Analyzing design hierarchy..
Top module:  \ysyx_25030077_top
Removed 0 unused modules.

4. Executing CHECK pass (checking for obvious problems).
Checking module ysyx_25030077_top...
Found and reported 0 problems.

5. Printing statistics.

=== ysyx_25030077_top ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      176        - wires
      307        - wire bits
      176        - public wires
      307        - public wire bits
       10        - ports
      141        - port bits
      167  304.038 cells
       20    21.28   AND2_X1
        7   16.758   AND2_X4
       13    17.29   AND3_X1
        3    8.778   AND3_X4
        4    6.384   AND4_X1
        1    3.458   AND4_X4
       13   13.832   AOI21_X1
        1    1.064   CLKBUF_X2
        2    6.916   CLKGATE_X1
       30   135.66   DFF_X1
       21   11.172   INV_X1
        1    0.798   INV_X2
        1    0.532   LOGIC0_X1
        1    0.532   LOGIC1_X1
        1    0.798   NAND2_X1
        4    4.256   NAND3_X1
        1    3.458   NAND3_X4
       14   11.172   NOR2_X1
        1    1.064   NOR3_X1
       13   13.832   OAI21_X1
        2    2.128   OR2_X1
        7     9.31   OR3_X1
        3    8.778   OR3_X4
        3    4.788   XNOR2_X1

   Chip area for module '\ysyx_25030077_top': 304.038000
     of which used for sequential elements: 135.660000 (44.62%)

End of script. Logfile hash: fe9a27e9e8, CPU: user 0.11s system 0.02s, MEM: 31.27 MB peak
Yosys 0.56+197 (git sha1 d4c4b2106, clang++ 18.1.8 -fPIC -O3)
Time spent: 41% 1x stat (0 sec), 28% 2x read_liberty (0 sec), ...
