// Seed: 554204494
module module_0 (
    input  wand  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output uwire id_3,
    input  wire  id_4
);
  assign id_3 = id_4;
  assign module_2.id_15 = 0;
  assign id_3 = id_0;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output tri id_2,
    output tri1 id_3,
    input supply1 id_4
);
  logic [-1 : 1 'h0] id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_3,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_21 = 32'd25,
    parameter id_8  = 32'd83
) (
    output wand id_0,
    output tri0 id_1
    , _id_21,
    input wor id_2,
    input supply0 id_3,
    input uwire id_4,
    output tri id_5,
    input supply1 id_6,
    output wand id_7,
    input wand _id_8,
    output logic id_9,
    input tri0 id_10,
    input tri id_11,
    input wire id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri1 id_15,
    input supply0 id_16,
    output wand id_17,
    input wor id_18,
    input supply1 id_19
);
  always @* id_9 = 1;
  assign id_7 = id_3;
  assign id_9 = 1'h0;
  wire id_22;
  struct packed {
    id_23 id_24;
    struct packed {
      logic [-1 : -1] id_25;
      id_26 id_27;
    } [1 : 1] id_28;
  } [id_8 : id_21] id_29;
  module_0 modCall_1 (
      id_19,
      id_11,
      id_10,
      id_1,
      id_12
  );
endmodule
